
---------- Begin Simulation Statistics ----------
simSeconds                                   0.023999                       # Number of seconds simulated (Second)
simTicks                                  23998725500                       # Number of ticks simulated (Tick)
finalTick                                434120575500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     48.16                       # Real time elapsed on the host (Second)
hostTickRate                                498283209                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     779208                       # Number of bytes of host memory used (Byte)
simInsts                                     28352002                       # Number of instructions simulated (Count)
simOps                                       28427272                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   588669                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     590232                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         47997451                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.692912                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.590698                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1293162     30.41%     30.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1337309     31.44%     61.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     61.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1297490     30.51%     92.36% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       302151      7.10%     99.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        22784      0.54%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4252901                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        94808     21.85%     21.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       138933     32.02%     53.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     53.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       152495     35.14%     89.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        47082     10.85%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          641      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        433959                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        61001      9.71%      9.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       274564     43.70%     53.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     53.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       203006     32.31%     85.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        79517     12.65%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        10268      1.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       628361                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1198354     31.38%     31.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1198376     31.38%     62.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     62.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1144995     29.98%     92.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       255069      6.68%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        22143      0.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3818942                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        61001      9.71%      9.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       274564     43.70%     53.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     53.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       203006     32.31%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        79517     12.65%     98.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        10268      1.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       628361                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       697845     16.41%     16.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2241916     52.71%     69.12% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1293162     30.41%     99.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        19978      0.47%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4252901                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        68639     45.69%     45.69% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        81554     54.29%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           33      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       150226                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1297495                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       635936                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            628361                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          14623                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       553518                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         74843                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4252901                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               483585                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2769520                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.651207                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           15354                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           22784                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              19978                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2806                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1293162     30.41%     30.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1337309     31.44%     61.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     61.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1297490     30.51%     92.36% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       302151      7.10%     99.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        22784      0.54%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4252901                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1283027     86.49%     86.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        15510      1.05%     87.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     87.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       154317     10.40%     97.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         7738      0.52%     98.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        22784      1.54%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1483381                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       274564     56.78%     56.78% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     56.78% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       137191     28.37%     85.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        71830     14.85%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       483585                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       274564     56.78%     56.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     56.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       137191     28.37%     85.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        71830     14.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       483585                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        22784                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        19978                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2806                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         8927                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        33052                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1432117                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1432095                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             233741                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1198354                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1137353                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             61001                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             28352002                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               28427272                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.692912                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.590698                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     15127082     53.21%     53.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        41718      0.15%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         4654      0.02%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        14858      0.05%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         2108      0.01%     53.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         2108      0.01%     53.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp        12750      0.04%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        67314      0.24%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc        10447      0.04%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         8942      0.03%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      7979380     28.07%     81.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4949570     17.41%     99.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         9308      0.03%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         4654      0.02%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        62483      0.22%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        26554      0.09%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        32216      0.11%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        10447      0.04%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        60674      0.21%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     28427272                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       11955369                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11955369                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11955369                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11955369                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        85611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           85611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        85611                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          85611                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3370248000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3370248000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3370248000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3370248000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12040980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12040980                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12040980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12040980                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007110                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007110                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007110                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007110                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 39366.997232                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 39366.997232                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 39366.997232                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 39366.997232                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        51738                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             51738                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5555                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5555                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5555                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5555                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        80056                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        80056                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        80056                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        80056                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2911895000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2911895000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2911895000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2911895000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006649                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006649                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006649                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006649                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 36373.226242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 36373.226242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 36373.226242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36373.226242                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  80056                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6971913                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6971913                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        70584                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         70584                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2376733000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2376733000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7042497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7042497                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010023                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010023                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 33672.404511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 33672.404511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          337                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          337                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        70247                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        70247                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2290718500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2290718500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009975                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009975                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 32609.485103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 32609.485103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4983456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4983456                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        15027                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        15027                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    993515000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    993515000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4998483                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4998483                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 66115.325747                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 66115.325747                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         5218                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         5218                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9809                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9809                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    621176500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    621176500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001962                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001962                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63327.199511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63327.199511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14828776                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              80056                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             185.230039                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          240                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          235                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           24162016                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          24162016                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       642833                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            16938128                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 4654                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              189804                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            9102407                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           5804828                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       10310496                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10310496                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10310496                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10310496                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       155794                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          155794                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       155794                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         155794                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2042146500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2042146500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2042146500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2042146500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10466290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10466290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10466290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10466290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.014885                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.014885                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.014885                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.014885                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13107.991964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13107.991964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13107.991964                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13107.991964                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       155794                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            155794                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       155794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       155794                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       155794                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       155794                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1886351500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1886351500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1886351500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1886351500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.014885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.014885                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.014885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.014885                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12107.985545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12107.985545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12107.985545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12107.985545                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 155794                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10310496                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10310496                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       155794                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        155794                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2042146500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2042146500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10466290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10466290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.014885                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.014885                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13107.991964                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13107.991964                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       155794                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       155794                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1886351500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1886351500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.014885                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.014885                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12107.985545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12107.985545                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.965811                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             31537281                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             155794                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             202.429368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.965811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          422                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           21088375                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          21088375                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 28352002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   28427272                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 155558                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  53789                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    209347                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                155558                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 53789                       # number of overall hits (Count)
system.l2.overallHits::total                   209347                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  236                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25708                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25944                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 236                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25708                       # number of overall misses (Count)
system.l2.overallMisses::total                  25944                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19160000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2210353000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2229513000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19160000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2210353000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2229513000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             155794                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              79497                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                235291                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            155794                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             79497                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               235291                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.001515                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.323383                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.110263                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.001515                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.323383                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.110263                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81186.440678                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85979.189357                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85935.592044                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81186.440678                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85979.189357                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85935.592044                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                12375                       # number of writebacks (Count)
system.l2.writebacks::total                     12375                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              236                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25708                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25944                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             236                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25708                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25944                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16790000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1953273000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1970063000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16790000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1953273000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1970063000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.001515                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.323383                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.110263                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.001515                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.323383                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.110263                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71144.067797                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75979.189357                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75935.206599                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71144.067797                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75979.189357                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75935.206599                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          26819                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            9                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              9                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          558                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             558                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          559                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           559                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.998211                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.998211                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          558                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          558                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     10579000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     10579000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.998211                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.998211                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18958.781362                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18958.781362                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          155558                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             155558                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           236                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              236                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19160000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19160000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       155794                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         155794                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.001515                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001515                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81186.440678                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81186.440678                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          236                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          236                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16790000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16790000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.001515                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001515                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71144.067797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71144.067797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               2648                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  2648                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6617                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6617                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    562809000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      562809000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9265                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.714193                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.714193                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85055.009823                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85055.009823                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         6617                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            6617                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    496639000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    496639000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.714193                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.714193                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75055.009823                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75055.009823                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          51141                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             51141                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        19091                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           19091                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1647544000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1647544000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        70232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         70232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.271828                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.271828                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86299.512859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86299.512859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        19091                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        19091                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1456634000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1456634000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.271828                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.271828                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76299.512859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76299.512859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       155794                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           155794                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       155794                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       155794                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        51738                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            51738                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        51738                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        51738                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.997212                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9523560                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      26820                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     355.091723                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     251.165197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        90.736737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3754.095278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.061320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.916527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   19                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  140                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1688                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1934                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  315                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3800420                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3800420                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12376.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     25512.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000578338500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          708                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          708                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               69762                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              11691                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       25945                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12376                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     25945                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12376                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    196                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 25945                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12376                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   25698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          708                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      36.389831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     32.799388                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     16.339936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      0.14%      0.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              8      1.13%      1.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            32      4.52%      5.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            48      6.78%     12.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            95     13.42%     25.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            82     11.58%     37.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            57      8.05%     45.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            46      6.50%     52.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            69      9.75%     61.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            51      7.20%     69.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            45      6.36%     75.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            37      5.23%     80.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            40      5.65%     86.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            32      4.52%     90.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            17      2.40%     93.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67            18      2.54%     95.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71            11      1.55%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             5      0.71%     98.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             8      1.13%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             1      0.14%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             1      0.14%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             2      0.28%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.14%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            1      0.14%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           708                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          708                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.504237                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.479504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.917369                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              181     25.56%     25.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               12      1.69%     27.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              496     70.06%     97.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               16      2.26%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.28%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           708                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1660480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               792064                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              69190340.96206485                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              33004419.33885198                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   23998630500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     626252.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1632768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       793152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 632033.563615701278                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 68035612.974530667067                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 33049755.079702045768                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        25708                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12376                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7057500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    895395000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 567266598000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29778.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34829.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  45836021.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1645312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1660480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       792064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       792064                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25708                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           25945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12376                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12376                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         632034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       68558307                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          69190341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       632034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        632034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     33004419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         33004419                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     33004419                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        632034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      68558307                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        102194760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                25749                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12393                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          583                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               419658750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             128745000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          902452500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16298.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35048.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                8110                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               6418                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            31.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        23611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   103.374190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    87.742592                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    86.299609                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        15639     66.24%     66.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6630     28.08%     94.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          905      3.83%     98.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          227      0.96%     99.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           83      0.35%     99.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           30      0.13%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           47      0.20%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           17      0.07%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           33      0.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        23611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1647936                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         793152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               68.667647                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               33.049755                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               38.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        83509440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        44382525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       90885060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      29623500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1894320480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7981666110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2494275360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   12618662475                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   525.805526                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6406877250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    801320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16790964750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        85115940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        45221220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       92998500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      35067960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1894320480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7202220750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3150482880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12505427730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   521.087161                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8125321000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    801320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15076300750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               19328                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12376                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13883                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6617                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6617                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          19328                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            558                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        78707                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   78707                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      2452544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2452544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              26503                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    26503    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                26503                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           109683000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          141266750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          52762                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        26259                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             226027                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        64113                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       155794                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            42762                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9265                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9265                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         155794                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         70232                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           559                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          559                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       467383                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       240168                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 707551                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19941696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8399040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                28340736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           26819                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    792000                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            262669                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002166                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046492                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  262100     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     569      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              262669                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 434120575500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          443382000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         233692500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         119525998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        471700                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       235850                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             569                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         7986944                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        40010507                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.040585                       # Number of seconds simulated (Second)
simTicks                                  40584613000                       # Number of ticks simulated (Tick)
finalTick                                450706463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     68.53                       # Real time elapsed on the host (Second)
hostTickRate                                592179632                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     781256                       # Number of bytes of host memory used (Byte)
simInsts                                     40790917                       # Number of instructions simulated (Count)
simOps                                       40866187                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   595189                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     596288                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         81169226                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.989885                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.502542                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          771      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2012913     29.28%     29.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      2045234     29.75%     59.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          786      0.01%     59.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2182886     31.75%     90.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       601700      8.75%     99.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        30853      0.45%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6875143                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       150350     22.43%     22.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       183419     27.37%     49.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           17      0.00%     49.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       259776     38.76%     88.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        75841     11.32%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          819      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        670224                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          768      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        73605      8.93%      9.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       327650     39.75%     48.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           20      0.00%     48.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       298659     36.23%     85.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       110540     13.41%     98.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        13075      1.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       824317                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          768      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1862564     30.02%     30.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1861814     30.01%     60.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          769      0.01%     60.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1923109     30.99%     91.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       525857      8.47%     99.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        30034      0.48%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      6204915                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          768      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        73605      8.93%      9.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       327650     39.75%     48.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           20      0.00%     48.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       298659     36.23%     85.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       110540     13.41%     98.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        13075      1.59%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       824317                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1158091     16.84%     16.84% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3676987     53.48%     70.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2012913     29.28%     99.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        27152      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6875143                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       101489     45.80%     45.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       120060     54.18%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           39      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       221588                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2183657                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1097742                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            824317                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          28932                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       710825                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        113492                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6875143                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               626252                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 4501368                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.654731                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           29742                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           31639                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              27152                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4487                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          771      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2012913     29.28%     29.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      2045234     29.75%     59.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          786      0.01%     59.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2182886     31.75%     90.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       601700      8.75%     99.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        30853      0.45%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6875143                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          771      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1996111     84.09%     84.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        28971      1.22%     85.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          782      0.03%     85.38% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       297170     12.52%     97.89% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        19117      0.81%     98.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        30853      1.30%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2373775                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       327650     52.32%     52.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     52.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       196500     31.38%     83.70% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       102102     16.30%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       626252                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       327650     52.32%     52.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     52.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       196500     31.38%     83.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       102102     16.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       626252                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        31639                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        27152                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4487                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        10200                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        44734                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2196370                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2196349                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             333786                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1862564                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1788959                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             73605                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             40790917                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               40866187                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.989885                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.502542                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          769      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     22076166     54.02%     54.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        68179      0.17%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           12      0.00%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         4654      0.01%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        14858      0.04%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         2108      0.01%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         2108      0.01%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp        12750      0.03%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        67314      0.16%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc        10447      0.03%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         8942      0.02%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11081977     27.12%     81.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7291166     17.84%     99.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         9308      0.02%     99.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         4654      0.01%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        67366      0.16%     99.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        31437      0.08%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        32216      0.08%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        10447      0.03%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        69307      0.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     40866187                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       16757139                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          16757139                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      16757139                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         16757139                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       264766                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          264766                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       264766                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         264766                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12454373500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12454373500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12454373500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12454373500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     17021905                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      17021905                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     17021905                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     17021905                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015554                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015554                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47039.172326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47039.172326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47039.172326                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47039.172326                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       177874                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            177874                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         6717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          6717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         6717                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         6717                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       258049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       258049                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       258049                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       258049                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  11786612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  11786612000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  11786612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  11786612000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 45675.867762                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 45675.867762                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 45675.867762                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 45675.867762                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 258049                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9460675                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9460675                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       216268                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        216268                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9806518000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9806518000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9676943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9676943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.022349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.022349                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 45344.285794                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 45344.285794                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1367                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1367                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       214901                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       214901                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   9547702500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   9547702500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.022208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 44428.376322                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 44428.376322                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      7296464                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7296464                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        48498                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        48498                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2647855500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2647855500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7344962                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7344962                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.006603                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.006603                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54597.210194                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54597.210194                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         5350                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         5350                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        43148                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        43148                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2238909500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2238909500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005875                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005875                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51889.067859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51889.067859                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21312189                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             258561                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              82.426155                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          327                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          130                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           34301859                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          34301859                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       891578                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            24538227                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 4654                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              199364                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           12482018                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           8325474                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       15858376                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          15858376                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      15858376                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         15858376                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       199204                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          199204                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       199204                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         199204                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2632482500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2632482500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2632482500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2632482500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     16057580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      16057580                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     16057580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     16057580                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.012406                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.012406                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.012406                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.012406                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13215.008233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13215.008233                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13215.008233                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13215.008233                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       199204                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            199204                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       199204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       199204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       199204                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       199204                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2433277500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2433277500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2433277500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2433277500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.012406                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.012406                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.012406                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.012406                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12215.003213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12215.003213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12215.003213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12215.003213                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 199204                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     15858376                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        15858376                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       199204                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        199204                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2632482500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2632482500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     16057580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     16057580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.012406                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.012406                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13215.008233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13215.008233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       199204                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       199204                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2433277500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2433277500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.012406                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.012406                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12215.003213                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12215.003213                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.979783                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             62711775                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             199716                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             314.004762                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.979783                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          430                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           32314365                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          32314365                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 40790917                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   40866187                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   769                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 198594                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 139293                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    337887                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                198594                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                139293                       # number of overall hits (Count)
system.l2.overallHits::total                   337887                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  610                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               118197                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  118807                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 610                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              118197                       # number of overall misses (Count)
system.l2.overallMisses::total                 118807                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        49090000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      9912381000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         9961471000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       49090000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     9912381000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        9961471000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             199204                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             257490                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                456694                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            199204                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            257490                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               456694                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003062                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.459035                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.260146                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003062                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.459035                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.260146                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80475.409836                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83863.219879                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83845.825583                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80475.409836                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83863.219879                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83845.825583                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                56362                       # number of writebacks (Count)
system.l2.writebacks::total                     56362                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              610                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           118197                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              118807                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             610                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          118197                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             118807                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     42980000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   8730411000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8773391000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     42980000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   8730411000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8773391000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003062                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.459035                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.260146                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003062                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.459035                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.260146                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70459.016393                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73863.219879                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73845.741413                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70459.016393                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73863.219879                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73845.741413                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         120091                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          558                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             558                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          559                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           559                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.998211                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.998211                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          558                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          558                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     10579000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     10579000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.998211                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.998211                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18958.781362                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18958.781362                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          198594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             198594                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           610                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              610                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     49090000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     49090000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       199204                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         199204                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003062                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003062                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80475.409836                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80475.409836                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          610                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          610                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     42980000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     42980000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003062                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003062                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70459.016393                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70459.016393                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              21896                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 21896                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            20708                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               20708                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1923520500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1923520500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          42604                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             42604                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.486058                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.486058                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 92887.796987                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 92887.796987                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        20708                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           20708                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1716440500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1716440500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.486058                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.486058                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82887.796987                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82887.796987                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         117397                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            117397                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        97489                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           97489                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   7988860500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7988860500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       214886                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        214886                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.453678                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.453678                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81946.275990                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81946.275990                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        97489                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        97489                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7013970500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7013970500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.453678                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.453678                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71946.275990                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71946.275990                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       199204                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           199204                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       199204                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       199204                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       177874                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           177874                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       177874                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       177874                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.998351                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10346800                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     124188                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      83.315618                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     175.628206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        77.104600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3843.265545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.042878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.018824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.938297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  332                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2440                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1134                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7436140                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7436140                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     56362.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       611.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    117740.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002270132500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3299                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3299                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              299564                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              53120                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      118808                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      56363                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    118808                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    56363                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    457                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                118808                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                56363                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  113227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3312                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3299                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.877236                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.455402                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     87.400314                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          3271     99.15%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            2      0.06%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            9      0.27%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.12%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            2      0.06%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.06%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3299                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3299                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.086996                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.055632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.035459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1515     45.92%     45.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               98      2.97%     48.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1575     47.74%     96.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              107      3.24%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.09%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3299                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   29248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7603712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3607232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              187354552.32750404                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              88881764.13065711                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40584611000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     231685.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        39104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7535360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3607680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 963517.873140739393                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 185670367.239919245243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 88892802.796961501241                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          611                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       118197                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        56363                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17915750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3862538000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 968220959250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29322.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32678.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  17178307.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        39104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7564608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7603712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        39104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        39104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3607232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3607232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          611                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       118197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          118808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        56363                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          56363                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         963518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      186391034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         187354552                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       963518                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        963518                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     88881764                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         88881764                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     88881764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        963518                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     186391034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        276236316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               118351                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               56370                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         7283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         7247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         7298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         7619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1661372500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             591755000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3880453750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14037.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32787.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               64128                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              16512                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            54.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           29.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        94075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   118.857337                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.466856                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   127.059955                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        60844     64.68%     64.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        23924     25.43%     90.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6469      6.88%     96.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1178      1.25%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          326      0.35%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          123      0.13%     98.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          128      0.14%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           86      0.09%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          997      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        94075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           7574464                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3607680                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              186.633885                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               88.892803                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       340785060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       181120170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      423123540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     147637260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3203503680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  13785904860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3975476160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   22057550730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   543.495406                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10203104250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1355120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29026825250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       330974700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       175894455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      421938300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     146614140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3203503680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  13149067800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4511592480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   21939585555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   540.588758                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11608125500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1355120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27625583750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               98100                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         56363                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             62759                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              20708                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             20708                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          98100                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            558                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       357296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  357296                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     11210944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11210944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             119366                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   119366    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               119366                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           500388500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          640681750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         238488                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       119122                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             414091                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       234236                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       199204                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           143904                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             42604                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            42604                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         199204                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        214886                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           559                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          559                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       597613                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       774147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1371760                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25498176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     27863296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                53361472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          120091                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3607168                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            577344                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001736                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.041624                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  576342     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1002      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              577344                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 450706463000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          834331000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         298807500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         386515498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        914506                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       457253                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1002                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        22259752                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        58909474                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
