Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 27 01:35:39 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[17]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[18]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[19]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 223 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.596        0.000                      0                 1689        0.057        0.000                      0                 1689        3.000        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock                    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1   {0.000 5.000}        10.000          100.000         
sysclk                   {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_24MHz_clk_wiz_0_1       37.935        0.000                      0                   45        0.264        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0_1       21.598        0.000                      0                  846        0.163        0.000                      0                  846       19.500        0.000                       0                   101  
  clk_5MHz_clk_wiz_0_1       180.444        0.000                      0                  798        0.215        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sysclk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_24MHz_clk_wiz_0         37.932        0.000                      0                   45        0.264        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0         21.596        0.000                      0                  846        0.163        0.000                      0                  846       19.500        0.000                       0                   101  
  clk_5MHz_clk_wiz_0         180.440        0.000                      0                  798        0.215        0.000                      0                  798       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_24MHz_clk_wiz_0    clk_24MHz_clk_wiz_0_1       37.932        0.000                      0                   45        0.157        0.000                      0                   45  
clk_25MHz_clk_wiz_0    clk_25MHz_clk_wiz_0_1       21.596        0.000                      0                  846        0.057        0.000                      0                  846  
clk_5MHz_clk_wiz_0     clk_5MHz_clk_wiz_0_1       180.440        0.000                      0                  798        0.072        0.000                      0                  798  
clk_24MHz_clk_wiz_0_1  clk_24MHz_clk_wiz_0         37.932        0.000                      0                   45        0.157        0.000                      0                   45  
clk_25MHz_clk_wiz_0_1  clk_25MHz_clk_wiz_0         21.596        0.000                      0                  846        0.057        0.000                      0                  846  
clk_5MHz_clk_wiz_0_1   clk_5MHz_clk_wiz_0         180.440        0.000                      0                  798        0.072        0.000                      0                  798  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.056ns (56.567%)  route 1.579ns (43.433%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.480 r  clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.968     2.448    clks/data0[14]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.303     2.751 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.751    clks/bounce_count_0[14]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.029    40.686    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.686    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             38.017ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.180ns (60.586%)  route 1.418ns (39.414%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.573 r  clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.808     2.381    clks/data0[20]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.334     2.715 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.715    clks/bounce_count_0[20]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.732    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.732    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 38.017    

Slack (MET) :             38.035ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.198ns (60.663%)  route 1.425ns (39.337%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.594 r  clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.815     2.409    clks/data0[18]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.331     2.740 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.740    clks/bounce_count_0[18]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.118    40.775    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.775    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 38.035    

Slack (MET) :             38.040ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.963ns (27.106%)  route 2.590ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.669 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.669    clks/bounce_count_0[6]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.104    40.679    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.031    40.710    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.710    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 38.040    

Slack (MET) :             38.041ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.963ns (27.126%)  route 2.587ns (72.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.666 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.666    clks/bounce_count_0[1]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.104    40.679    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.029    40.708    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.708    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 38.041    

Slack (MET) :             38.056ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.960ns (55.764%)  route 1.555ns (44.236%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.385 r  clks/bounce_count0_carry__2/O[2]
                         net (fo=1, routed)           0.944     2.329    clks/data0[15]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.302     2.631 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.631    clks/bounce_count_0[15]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.031    40.688    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.688    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 38.056    

Slack (MET) :             38.056ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.991ns (27.676%)  route 2.590ns (72.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.697 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.697    clks/bounce_count_0[8]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.104    40.679    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.754    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.754    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 38.056    

Slack (MET) :             38.059ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.991ns (27.697%)  route 2.587ns (72.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.694 r  clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.694    clks/bounce_count_0[2]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.104    40.679    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.754    clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.754    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 38.059    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.940ns (56.676%)  route 1.483ns (43.324%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.368 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.873     2.240    clks/data0[13]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.299     2.539 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.539    clks/bounce_count_0[13]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.077    40.734    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.734    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.213ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.080ns (61.143%)  route 1.322ns (38.857%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.482 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.712     2.193    clks/data0[17]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.325     2.518 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.518    clks/bounce_count_0[17]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.104    40.657    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.732    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.732    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 38.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.245    init_count_reg_n_0_[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.200    init_count[0]_i_8_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.130 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.130    init_count_reg[0]_i_2_n_7
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X87Y34     clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y35     clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X88Y35     clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X88Y35     clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y35     clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y63    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y63    init_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X87Y34     clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X87Y34     clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y35     clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y35     clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.598ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.699ns  (logic 6.748ns (38.127%)  route 10.951ns (61.873%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          7.611    16.183    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y47         LUT5 (Prop_lut5_I1_O)        0.326    16.509 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.362    16.871    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.614    38.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.104    38.912    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.469    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.469    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 21.598    

Slack (MET) :             21.819ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.476ns  (logic 6.518ns (37.297%)  route 10.958ns (62.703%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.791    16.163    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.362    16.648    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.104    38.910    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -16.648    
  -------------------------------------------------------------------
                         slack                                 21.819    

Slack (MET) :             21.915ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 6.518ns (37.508%)  route 10.860ns (62.492%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[13]
                         net (fo=1, routed)           0.760     8.187    vga/P[13]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.311 r  vga/left_i_21/O
                         net (fo=56, routed)          7.531    15.841    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X24Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.965 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    16.550    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.104    38.908    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 21.915    

Slack (MET) :             22.225ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.067ns  (logic 6.748ns (39.539%)  route 10.319ns (60.461%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.979    15.551    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    15.877 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.362    16.239    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.609    38.535    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.011    
                         clock uncertainty           -0.104    38.907    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.464    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                 22.225    

Slack (MET) :             22.271ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.022ns  (logic 6.518ns (38.292%)  route 10.504ns (61.708%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.114    15.485    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.609 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.585    16.194    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.104    38.908    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 22.271    

Slack (MET) :             22.276ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 6.518ns (38.492%)  route 10.416ns (61.508%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          7.120    15.492    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.616 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.490    16.106    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.527    38.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.104    38.825    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.382    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 22.276    

Slack (MET) :             22.482ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 6.748ns (40.146%)  route 10.061ns (59.854%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[14]
                         net (fo=1, routed)           0.992     8.419    vga/P[14]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  vga/left_i_20/O
                         net (fo=56, routed)          6.722    15.293    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.326    15.619 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.362    15.981    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.608    38.534    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.104    38.906    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 22.482    

Slack (MET) :             22.559ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 6.518ns (39.202%)  route 10.109ns (60.798%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          6.425    14.797    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.921 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.878    15.799    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.516    38.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.104    38.801    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.358    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 22.559    

Slack (MET) :             22.704ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.576ns  (logic 6.748ns (40.709%)  route 9.828ns (59.291%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.489    15.060    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.326    15.386 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.362    15.748    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.597    38.523    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.999    
                         clock uncertainty           -0.104    38.895    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.452    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                 22.704    

Slack (MET) :             22.735ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.560ns  (logic 6.518ns (39.361%)  route 10.042ns (60.639%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          6.652    15.024    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.124    15.148 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    15.732    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.104    38.910    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 22.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  vga/vcounter_reg[5]/Q
                         net (fo=15, routed)          0.110    -0.326    vga/vcount[5]
    SLICE_X92Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga/plusOp[9]
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X92Y20         FDRE (Hold_fdre_C_D)         0.120    -0.445    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT3 (Prop_lut3_I1_O)        0.048    -0.266 r  vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga/plusOp[2]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.131    -0.433    vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.269 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga/plusOp[1]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.120    -0.444    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.789%)  route 0.148ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.549    -0.630    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y22         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.816    -0.869    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.070    -0.545    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.339    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059    -0.561    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.314    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.059    -0.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.344    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052    -0.568    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.052    -0.543    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.600    -0.579    vga/CLK
    SLICE_X93Y22         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.174    -0.263    vga/hcount[8]
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  vga/addrb0_i_3/O
                         net (fo=2, routed)           0.000    -0.218    vga/D[9]
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.867    -0.818    vga/CLK
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X92Y22         FDRE (Hold_fdre_C_D)         0.120    -0.446    vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.285%)  route 0.156ns (42.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X90Y20         FDRE                                         r  vga/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  vga/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.258    vga/addrb1[4]
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga/plusOp[5]
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.273    -0.543    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.091    -0.452    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      180.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             180.444ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 7.675ns (41.041%)  route 11.026ns (58.959%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.725    16.876    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.000 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.879    17.879    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.138   198.767    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.324    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                         -17.879    
  -------------------------------------------------------------------
                         slack                                180.444    

Slack (MET) :             180.462ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 7.675ns (40.835%)  route 11.120ns (59.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.753    16.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124    17.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.945    17.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.614   198.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.016    
                         clock uncertainty           -0.138   198.878    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.435    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.435    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                180.462    

Slack (MET) :             180.666ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 7.675ns (41.282%)  route 10.917ns (58.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.550    16.701    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.825 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.945    17.770    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.615   198.541    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.017    
                         clock uncertainty           -0.138   198.879    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.436    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.436    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.666    

Slack (MET) :             180.699ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 7.675ns (41.614%)  route 10.768ns (58.386%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.524    16.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    16.799 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.822    17.622    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.138   198.764    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                180.699    

Slack (MET) :             181.220ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.034ns  (logic 7.675ns (42.558%)  route 10.359ns (57.442%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.026    16.177    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.912    17.213    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.612   198.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.138   198.876    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.433    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.433    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                181.220    

Slack (MET) :             181.306ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 7.909ns (44.311%)  route 9.940ns (55.689%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 f  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.244    16.353    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.332    16.685 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.343    17.027    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.512   198.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.914    
                         clock uncertainty           -0.138   198.776    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.333    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.333    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                181.306    

Slack (MET) :             181.334ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 7.675ns (43.085%)  route 10.138ns (56.915%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.374    16.525    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.649 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    16.992    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.138   198.769    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.326    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.326    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                181.334    

Slack (MET) :             181.464ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 7.909ns (44.678%)  route 9.793ns (55.322%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.098    16.206    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.332    16.538 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    16.881    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.524   198.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.138   198.788    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.345    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.345    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                181.464    

Slack (MET) :             181.572ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.684ns  (logic 7.675ns (43.401%)  route 10.009ns (56.599%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.146    16.297    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.421 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    16.862    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.613   198.539    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.015    
                         clock uncertainty           -0.138   198.877    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.434    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                181.572    

Slack (MET) :             181.632ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 7.909ns (45.096%)  route 9.629ns (54.904%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          6.934    16.042    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y7          LUT6 (Prop_lut6_I4_O)        0.332    16.374 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.343    16.716    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.527   198.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.138   198.791    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.348    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                181.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.120    -0.312    fifo_buffer/wen_l
    SLICE_X99Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.267    fifo_buffer/wen_l_i_1_n_0
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.873    -0.812    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.573    
    SLICE_X99Y32         FDRE (Hold_fdre_C_D)         0.091    -0.482    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.744%)  route 0.153ns (42.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.153    -0.258    fifo_buffer/pixel[4]
    SLICE_X97Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.273    -0.541    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.091    -0.450    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.159    -0.253    fifo_buffer/fifo_rrst
    SLICE_X92Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.208 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.208    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.455    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.237    fifo_buffer/fifo_oe
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.043    -0.194 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.194    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.133    -0.443    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.602    -0.577    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.255    fifo_buffer/pixel[1]
    SLICE_X95Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  fifo_buffer/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[2]_i_1_n_0
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.870    -0.815    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.107    -0.470    fifo_buffer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.208%)  route 0.177ns (48.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.177    -0.257    fifo_buffer/pixel[8]
    SLICE_X95Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  fifo_buffer/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fifo_buffer/pixel[9]_i_1_n_0
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.872    -0.813    fifo_buffer/clk_5MHz
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.091    -0.470    fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.224    fifo_buffer/pixel[3]
    SLICE_X98Y30         LUT5 (Prop_lut5_I3_O)        0.043    -0.181 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/pixel[4]_i_1_n_0
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.133    -0.442    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.168    -0.266    fifo_buffer/pixel[8]
    SLICE_X95Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.221    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.091    -0.485    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fifo_buffer/state_reg[0]/Q
                         net (fo=31, routed)          0.187    -0.221    fifo_buffer/state_reg_n_0_[0]
    SLICE_X92Y34         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    fifo_buffer/next_state[1]
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X92Y34         FDRE (Hold_fdre_C_D)         0.131    -0.442    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.261    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X95Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X95Y33         FDRE (Hold_fdre_C_D)         0.092    -0.481    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y8      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y11     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y31     fifo_buffer/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y31     fifo_buffer/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y33     fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.932ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.056ns (56.567%)  route 1.579ns (43.433%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.480 r  clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.968     2.448    clks/data0[14]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.303     2.751 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.751    clks/bounce_count_0[14]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.029    40.683    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 37.932    

Slack (MET) :             38.014ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.180ns (60.586%)  route 1.418ns (39.414%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.573 r  clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.808     2.381    clks/data0[20]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.334     2.715 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.715    clks/bounce_count_0[20]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 38.014    

Slack (MET) :             38.032ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.198ns (60.663%)  route 1.425ns (39.337%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.594 r  clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.815     2.409    clks/data0[18]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.331     2.740 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.740    clks/bounce_count_0[18]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.118    40.772    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 38.032    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.963ns (27.106%)  route 2.590ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.669 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.669    clks/bounce_count_0[6]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.031    40.707    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             38.039ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.963ns (27.126%)  route 2.587ns (72.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.666 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.666    clks/bounce_count_0[1]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.029    40.705    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 38.039    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.960ns (55.764%)  route 1.555ns (44.236%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.385 r  clks/bounce_count0_carry__2/O[2]
                         net (fo=1, routed)           0.944     2.329    clks/data0[15]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.302     2.631 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.631    clks/bounce_count_0[15]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.031    40.685    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.685    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.991ns (27.676%)  route 2.590ns (72.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.697 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.697    clks/bounce_count_0[8]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.057ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.991ns (27.697%)  route 2.587ns (72.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.694 r  clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.694    clks/bounce_count_0[2]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 38.057    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.940ns (56.676%)  route 1.483ns (43.324%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.368 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.873     2.240    clks/data0[13]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.299     2.539 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.539    clks/bounce_count_0[13]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.077    40.731    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.731    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.211ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.080ns (61.143%)  route 1.322ns (38.857%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.482 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.712     2.193    clks/data0[17]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.325     2.518 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.518    clks/bounce_count_0[17]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 38.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.440    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.245    init_count_reg_n_0_[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.200    init_count[0]_i_8_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.130 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.130    init_count_reg[0]_i_2_n_7
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X87Y34     clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y34     clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y35     clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X88Y35     clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X88Y35     clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X86Y35     clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y62    init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y63    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y63    init_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X87Y34     clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X87Y34     clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y34     clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y35     clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X86Y35     clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.596ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.699ns  (logic 6.748ns (38.127%)  route 10.951ns (61.873%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          7.611    16.183    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y47         LUT5 (Prop_lut5_I1_O)        0.326    16.509 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.362    16.871    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.614    38.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 21.596    

Slack (MET) :             21.816ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.476ns  (logic 6.518ns (37.297%)  route 10.958ns (62.703%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.791    16.163    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.362    16.648    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -16.648    
  -------------------------------------------------------------------
                         slack                                 21.816    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 6.518ns (37.508%)  route 10.860ns (62.492%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[13]
                         net (fo=1, routed)           0.760     8.187    vga/P[13]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.311 r  vga/left_i_21/O
                         net (fo=56, routed)          7.531    15.841    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X24Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.965 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    16.550    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.067ns  (logic 6.748ns (39.539%)  route 10.319ns (60.461%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.979    15.551    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    15.877 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.362    16.239    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.609    38.535    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.011    
                         clock uncertainty           -0.106    38.905    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.269ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.022ns  (logic 6.518ns (38.292%)  route 10.504ns (61.708%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.114    15.485    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.609 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.585    16.194    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 22.269    

Slack (MET) :             22.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 6.518ns (38.492%)  route 10.416ns (61.508%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          7.120    15.492    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.616 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.490    16.106    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.527    38.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 22.274    

Slack (MET) :             22.480ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 6.748ns (40.146%)  route 10.061ns (59.854%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[14]
                         net (fo=1, routed)           0.992     8.419    vga/P[14]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  vga/left_i_20/O
                         net (fo=56, routed)          6.722    15.293    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.326    15.619 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.362    15.981    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.608    38.534    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 22.480    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 6.518ns (39.202%)  route 10.109ns (60.798%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          6.425    14.797    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.921 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.878    15.799    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.516    38.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.576ns  (logic 6.748ns (40.709%)  route 9.828ns (59.291%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.489    15.060    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.326    15.386 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.362    15.748    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.597    38.523    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.999    
                         clock uncertainty           -0.106    38.893    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.733ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.560ns  (logic 6.518ns (39.361%)  route 10.042ns (60.639%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          6.652    15.024    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.124    15.148 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    15.732    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 22.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  vga/vcounter_reg[5]/Q
                         net (fo=15, routed)          0.110    -0.326    vga/vcount[5]
    SLICE_X92Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga/plusOp[9]
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X92Y20         FDRE (Hold_fdre_C_D)         0.120    -0.445    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT3 (Prop_lut3_I1_O)        0.048    -0.266 r  vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga/plusOp[2]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.131    -0.433    vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.269 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga/plusOp[1]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.251    -0.564    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.120    -0.444    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.789%)  route 0.148ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.549    -0.630    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y22         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.816    -0.869    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.070    -0.545    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.339    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059    -0.561    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.314    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.059    -0.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.344    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052    -0.568    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.052    -0.543    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.600    -0.579    vga/CLK
    SLICE_X93Y22         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.174    -0.263    vga/hcount[8]
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  vga/addrb0_i_3/O
                         net (fo=2, routed)           0.000    -0.218    vga/D[9]
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.867    -0.818    vga/CLK
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X92Y22         FDRE (Hold_fdre_C_D)         0.120    -0.446    vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.285%)  route 0.156ns (42.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X90Y20         FDRE                                         r  vga/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  vga/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.258    vga/addrb1[4]
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga/plusOp[5]
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.273    -0.543    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.091    -0.452    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y37     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y40     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y39     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      180.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             180.440ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 7.675ns (41.041%)  route 11.026ns (58.959%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.725    16.876    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.000 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.879    17.879    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -17.879    
  -------------------------------------------------------------------
                         slack                                180.440    

Slack (MET) :             180.457ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 7.675ns (40.835%)  route 11.120ns (59.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.753    16.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124    17.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.945    17.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.614   198.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.016    
                         clock uncertainty           -0.142   198.874    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.431    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.431    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                180.457    

Slack (MET) :             180.662ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 7.675ns (41.282%)  route 10.917ns (58.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.550    16.701    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.825 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.945    17.770    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.615   198.541    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.017    
                         clock uncertainty           -0.142   198.875    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.432    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.432    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.662    

Slack (MET) :             180.695ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 7.675ns (41.614%)  route 10.768ns (58.386%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.524    16.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    16.799 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.822    17.622    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                180.695    

Slack (MET) :             181.216ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.034ns  (logic 7.675ns (42.558%)  route 10.359ns (57.442%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.026    16.177    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.912    17.213    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.612   198.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                181.216    

Slack (MET) :             181.302ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 7.909ns (44.311%)  route 9.940ns (55.689%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 f  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.244    16.353    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.332    16.685 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.343    17.027    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.512   198.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.914    
                         clock uncertainty           -0.142   198.772    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.329    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                181.302    

Slack (MET) :             181.329ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 7.675ns (43.085%)  route 10.138ns (56.915%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.374    16.525    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.649 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    16.992    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                181.329    

Slack (MET) :             181.460ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 7.909ns (44.678%)  route 9.793ns (55.322%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.098    16.206    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.332    16.538 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    16.881    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.524   198.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.341    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                181.460    

Slack (MET) :             181.568ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.684ns  (logic 7.675ns (43.401%)  route 10.009ns (56.599%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.146    16.297    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.421 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    16.862    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.613   198.539    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.015    
                         clock uncertainty           -0.142   198.873    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.430    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.430    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                181.568    

Slack (MET) :             181.628ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 7.909ns (45.096%)  route 9.629ns (54.904%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          6.934    16.042    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y7          LUT6 (Prop_lut6_I4_O)        0.332    16.374 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.343    16.716    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.527   198.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                181.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.120    -0.312    fifo_buffer/wen_l
    SLICE_X99Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.267    fifo_buffer/wen_l_i_1_n_0
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.873    -0.812    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.573    
    SLICE_X99Y32         FDRE (Hold_fdre_C_D)         0.091    -0.482    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.744%)  route 0.153ns (42.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.153    -0.258    fifo_buffer/pixel[4]
    SLICE_X97Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.273    -0.541    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.091    -0.450    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.159    -0.253    fifo_buffer/fifo_rrst
    SLICE_X92Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.208 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.208    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.455    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.237    fifo_buffer/fifo_oe
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.043    -0.194 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.194    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.133    -0.443    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.602    -0.577    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.255    fifo_buffer/pixel[1]
    SLICE_X95Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  fifo_buffer/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[2]_i_1_n_0
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.870    -0.815    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
                         clock pessimism              0.238    -0.577    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.107    -0.470    fifo_buffer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.208%)  route 0.177ns (48.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.177    -0.257    fifo_buffer/pixel[8]
    SLICE_X95Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  fifo_buffer/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fifo_buffer/pixel[9]_i_1_n_0
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.872    -0.813    fifo_buffer/clk_5MHz
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.091    -0.470    fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.224    fifo_buffer/pixel[3]
    SLICE_X98Y30         LUT5 (Prop_lut5_I3_O)        0.043    -0.181 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/pixel[4]_i_1_n_0
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.133    -0.442    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.168    -0.266    fifo_buffer/pixel[8]
    SLICE_X95Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.221    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.091    -0.485    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fifo_buffer/state_reg[0]/Q
                         net (fo=31, routed)          0.187    -0.221    fifo_buffer/state_reg_n_0_[0]
    SLICE_X92Y34         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    fifo_buffer/next_state[1]
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X92Y34         FDRE (Hold_fdre_C_D)         0.131    -0.442    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.261    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X95Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X95Y33         FDRE (Hold_fdre_C_D)         0.092    -0.481    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y8      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y2      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y11     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X99Y34     fifo_buffer/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X92Y31     fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y31     fifo_buffer/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X93Y31     fifo_buffer/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y33     fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X95Y32     fifo_buffer/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.932ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.056ns (56.567%)  route 1.579ns (43.433%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.480 r  clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.968     2.448    clks/data0[14]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.303     2.751 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.751    clks/bounce_count_0[14]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.029    40.683    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 37.932    

Slack (MET) :             38.014ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.180ns (60.586%)  route 1.418ns (39.414%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.573 r  clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.808     2.381    clks/data0[20]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.334     2.715 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.715    clks/bounce_count_0[20]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 38.014    

Slack (MET) :             38.032ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.198ns (60.663%)  route 1.425ns (39.337%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.594 r  clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.815     2.409    clks/data0[18]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.331     2.740 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.740    clks/bounce_count_0[18]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.118    40.772    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 38.032    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.963ns (27.106%)  route 2.590ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.669 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.669    clks/bounce_count_0[6]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.031    40.707    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             38.039ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.963ns (27.126%)  route 2.587ns (72.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.666 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.666    clks/bounce_count_0[1]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.029    40.705    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 38.039    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.960ns (55.764%)  route 1.555ns (44.236%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.385 r  clks/bounce_count0_carry__2/O[2]
                         net (fo=1, routed)           0.944     2.329    clks/data0[15]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.302     2.631 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.631    clks/bounce_count_0[15]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.031    40.685    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.685    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.991ns (27.676%)  route 2.590ns (72.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.697 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.697    clks/bounce_count_0[8]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.057ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.991ns (27.697%)  route 2.587ns (72.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.694 r  clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.694    clks/bounce_count_0[2]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 38.057    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.940ns (56.676%)  route 1.483ns (43.324%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.368 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.873     2.240    clks/data0[13]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.299     2.539 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.539    clks/bounce_count_0[13]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.077    40.731    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.731    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.211ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.080ns (61.143%)  route 1.322ns (38.857%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.482 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.712     2.193    clks/data0[17]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.325     2.518 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.518    clks/bounce_count_0[17]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 38.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.245    init_count_reg_n_0_[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.200    init_count[0]_i_8_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.130 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.130    init_count_reg[0]_i_2_n_7
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.596ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.699ns  (logic 6.748ns (38.127%)  route 10.951ns (61.873%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          7.611    16.183    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y47         LUT5 (Prop_lut5_I1_O)        0.326    16.509 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.362    16.871    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.614    38.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 21.596    

Slack (MET) :             21.816ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.476ns  (logic 6.518ns (37.297%)  route 10.958ns (62.703%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.791    16.163    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.362    16.648    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -16.648    
  -------------------------------------------------------------------
                         slack                                 21.816    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 6.518ns (37.508%)  route 10.860ns (62.492%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[13]
                         net (fo=1, routed)           0.760     8.187    vga/P[13]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.311 r  vga/left_i_21/O
                         net (fo=56, routed)          7.531    15.841    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X24Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.965 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    16.550    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.067ns  (logic 6.748ns (39.539%)  route 10.319ns (60.461%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.979    15.551    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    15.877 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.362    16.239    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.609    38.535    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.011    
                         clock uncertainty           -0.106    38.905    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.269ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.022ns  (logic 6.518ns (38.292%)  route 10.504ns (61.708%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.114    15.485    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.609 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.585    16.194    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 22.269    

Slack (MET) :             22.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 6.518ns (38.492%)  route 10.416ns (61.508%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          7.120    15.492    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.616 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.490    16.106    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.527    38.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 22.274    

Slack (MET) :             22.480ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 6.748ns (40.146%)  route 10.061ns (59.854%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[14]
                         net (fo=1, routed)           0.992     8.419    vga/P[14]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  vga/left_i_20/O
                         net (fo=56, routed)          6.722    15.293    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.326    15.619 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.362    15.981    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.608    38.534    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 22.480    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 6.518ns (39.202%)  route 10.109ns (60.798%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          6.425    14.797    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.921 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.878    15.799    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.516    38.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.576ns  (logic 6.748ns (40.709%)  route 9.828ns (59.291%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.489    15.060    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.326    15.386 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.362    15.748    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.597    38.523    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.999    
                         clock uncertainty           -0.106    38.893    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.733ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.560ns  (logic 6.518ns (39.361%)  route 10.042ns (60.639%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          6.652    15.024    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.124    15.148 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    15.732    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 22.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  vga/vcounter_reg[5]/Q
                         net (fo=15, routed)          0.110    -0.326    vga/vcount[5]
    SLICE_X92Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga/plusOp[9]
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.106    -0.458    
    SLICE_X92Y20         FDRE (Hold_fdre_C_D)         0.120    -0.338    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT3 (Prop_lut3_I1_O)        0.048    -0.266 r  vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga/plusOp[2]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.131    -0.326    vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.269 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga/plusOp[1]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.120    -0.337    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.789%)  route 0.148ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.549    -0.630    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y22         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.816    -0.869    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.106    -0.508    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.070    -0.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.339    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059    -0.454    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.314    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.488    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.059    -0.429    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.344    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052    -0.461    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.488    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.052    -0.436    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.600    -0.579    vga/CLK
    SLICE_X93Y22         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.174    -0.263    vga/hcount[8]
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  vga/addrb0_i_3/O
                         net (fo=2, routed)           0.000    -0.218    vga/D[9]
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.867    -0.818    vga/CLK
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.106    -0.459    
    SLICE_X92Y22         FDRE (Hold_fdre_C_D)         0.120    -0.339    vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.285%)  route 0.156ns (42.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X90Y20         FDRE                                         r  vga/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  vga/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.258    vga/addrb1[4]
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga/plusOp[5]
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.273    -0.543    
                         clock uncertainty            0.106    -0.436    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.091    -0.345    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      180.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             180.440ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 7.675ns (41.041%)  route 11.026ns (58.959%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.725    16.876    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.000 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.879    17.879    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -17.879    
  -------------------------------------------------------------------
                         slack                                180.440    

Slack (MET) :             180.457ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 7.675ns (40.835%)  route 11.120ns (59.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.753    16.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124    17.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.945    17.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.614   198.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.016    
                         clock uncertainty           -0.142   198.874    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.431    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.431    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                180.457    

Slack (MET) :             180.662ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 7.675ns (41.282%)  route 10.917ns (58.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.550    16.701    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.825 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.945    17.770    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.615   198.541    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.017    
                         clock uncertainty           -0.142   198.875    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.432    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.432    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.662    

Slack (MET) :             180.695ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 7.675ns (41.614%)  route 10.768ns (58.386%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.524    16.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    16.799 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.822    17.622    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                180.695    

Slack (MET) :             181.216ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.034ns  (logic 7.675ns (42.558%)  route 10.359ns (57.442%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.026    16.177    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.912    17.213    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.612   198.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                181.216    

Slack (MET) :             181.302ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 7.909ns (44.311%)  route 9.940ns (55.689%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 f  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.244    16.353    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.332    16.685 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.343    17.027    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.512   198.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.914    
                         clock uncertainty           -0.142   198.772    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.329    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                181.302    

Slack (MET) :             181.329ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 7.675ns (43.085%)  route 10.138ns (56.915%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.374    16.525    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.649 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    16.992    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                181.329    

Slack (MET) :             181.460ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 7.909ns (44.678%)  route 9.793ns (55.322%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.098    16.206    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.332    16.538 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    16.881    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.524   198.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.341    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                181.460    

Slack (MET) :             181.568ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.684ns  (logic 7.675ns (43.401%)  route 10.009ns (56.599%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.146    16.297    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.421 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    16.862    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.613   198.539    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.015    
                         clock uncertainty           -0.142   198.873    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.430    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.430    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                181.568    

Slack (MET) :             181.628ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 7.909ns (45.096%)  route 9.629ns (54.904%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          6.934    16.042    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y7          LUT6 (Prop_lut6_I4_O)        0.332    16.374 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.343    16.716    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.527   198.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                181.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.120    -0.312    fifo_buffer/wen_l
    SLICE_X99Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.267    fifo_buffer/wen_l_i_1_n_0
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.873    -0.812    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X99Y32         FDRE (Hold_fdre_C_D)         0.091    -0.340    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.744%)  route 0.153ns (42.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.153    -0.258    fifo_buffer/pixel[4]
    SLICE_X97Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.273    -0.541    
                         clock uncertainty            0.142    -0.399    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.091    -0.308    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.159    -0.253    fifo_buffer/fifo_rrst
    SLICE_X92Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.208 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.208    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.313    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.237    fifo_buffer/fifo_oe
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.043    -0.194 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.194    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.133    -0.301    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.602    -0.577    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.255    fifo_buffer/pixel[1]
    SLICE_X95Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  fifo_buffer/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[2]_i_1_n_0
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.870    -0.815    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.107    -0.328    fifo_buffer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.208%)  route 0.177ns (48.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.177    -0.257    fifo_buffer/pixel[8]
    SLICE_X95Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  fifo_buffer/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fifo_buffer/pixel[9]_i_1_n_0
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.872    -0.813    fifo_buffer/clk_5MHz
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.142    -0.419    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.091    -0.328    fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.224    fifo_buffer/pixel[3]
    SLICE_X98Y30         LUT5 (Prop_lut5_I3_O)        0.043    -0.181 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/pixel[4]_i_1_n_0
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.239    -0.575    
                         clock uncertainty            0.142    -0.433    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.133    -0.300    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.168    -0.266    fifo_buffer/pixel[8]
    SLICE_X95Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.221    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.091    -0.343    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fifo_buffer/state_reg[0]/Q
                         net (fo=31, routed)          0.187    -0.221    fifo_buffer/state_reg_n_0_[0]
    SLICE_X92Y34         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    fifo_buffer/next_state[1]
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X92Y34         FDRE (Hold_fdre_C_D)         0.131    -0.300    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.261    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X95Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X95Y33         FDRE (Hold_fdre_C_D)         0.092    -0.339    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.932ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 2.056ns (56.567%)  route 1.579ns (43.433%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.480 r  clks/bounce_count0_carry__2/O[1]
                         net (fo=1, routed)           0.968     2.448    clks/data0[14]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.303     2.751 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.751    clks/bounce_count_0[14]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.029    40.683    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                 37.932    

Slack (MET) :             38.014ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 2.180ns (60.586%)  route 1.418ns (39.414%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.573 r  clks/bounce_count0_carry__3/O[3]
                         net (fo=1, routed)           0.808     2.381    clks/data0[20]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.334     2.715 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.715    clks/bounce_count_0[20]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                 38.014    

Slack (MET) :             38.032ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.198ns (60.663%)  route 1.425ns (39.337%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.594 r  clks/bounce_count0_carry__3/O[1]
                         net (fo=1, routed)           0.815     2.409    clks/data0[18]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.331     2.740 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.740    clks/bounce_count_0[18]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.118    40.772    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 38.032    

Slack (MET) :             38.038ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.963ns (27.106%)  route 2.590ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.669 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.669    clks/bounce_count_0[6]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.031    40.707    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.707    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 38.038    

Slack (MET) :             38.039ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.963ns (27.126%)  route 2.587ns (72.874%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.124     2.666 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.666    clks/bounce_count_0[1]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.029    40.705    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.705    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 38.039    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.960ns (55.764%)  route 1.555ns (44.236%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.385 r  clks/bounce_count0_carry__2/O[2]
                         net (fo=1, routed)           0.944     2.329    clks/data0[15]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.302     2.631 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.631    clks/bounce_count_0[15]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.031    40.685    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.685    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.054ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.991ns (27.676%)  route 2.590ns (72.324%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.545    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.697 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.697    clks/bounce_count_0[8]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 38.054    

Slack (MET) :             38.057ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.991ns (27.697%)  route 2.587ns (72.303%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 40.146 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y33         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clks/bounce_count_reg[8]/Q
                         net (fo=3, routed)           0.965     0.500    clks/bounce_count[8]
    SLICE_X85Y33         LUT4 (Prop_lut4_I0_O)        0.296     0.796 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.319     1.115    clks/bounce_count[20]_i_6_n_0
    SLICE_X86Y33         LUT5 (Prop_lut5_I4_O)        0.124     1.239 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.303     2.542    clks/bounce_count[20]_i_4_n_0
    SLICE_X88Y33         LUT4 (Prop_lut4_I2_O)        0.152     2.694 r  clks/bounce_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.694    clks/bounce_count_0[2]
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.553    40.146    clks/CLK
    SLICE_X88Y33         FDRE                                         r  clks/bounce_count_reg[2]/C
                         clock pessimism              0.637    40.783    
                         clock uncertainty           -0.107    40.676    
    SLICE_X88Y33         FDRE (Setup_fdre_C_D)        0.075    40.751    clks/bounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 38.057    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.940ns (56.676%)  route 1.483ns (43.324%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.368 r  clks/bounce_count0_carry__2/O[0]
                         net (fo=1, routed)           0.873     2.240    clks/data0[13]
    SLICE_X86Y35         LUT4 (Prop_lut4_I3_O)        0.299     2.539 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.539    clks/bounce_count_0[13]
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X86Y35         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X86Y35         FDRE (Setup_fdre_C_D)        0.077    40.731    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.731    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.211ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.080ns (61.143%)  route 1.322ns (38.857%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 40.148 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.728    -0.884    clks/CLK
    SLICE_X86Y33         FDRE                                         r  clks/bounce_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y33         FDRE (Prop_fdre_C_Q)         0.478    -0.406 r  clks/bounce_count_reg[5]/Q
                         net (fo=3, routed)           0.610     0.205    clks/bounce_count[5]
    SLICE_X87Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.032 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.032    clks/bounce_count0_carry__0_n_0
    SLICE_X87Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.146 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.146    clks/bounce_count0_carry__1_n_0
    SLICE_X87Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.260 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.260    clks/bounce_count0_carry__2_n_0
    SLICE_X87Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.482 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.712     2.193    clks/data0[17]
    SLICE_X88Y35         LUT4 (Prop_lut4_I3_O)        0.325     2.518 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.518    clks/bounce_count_0[17]
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.555    40.148    clks/CLK
    SLICE_X88Y35         FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.613    40.761    
                         clock uncertainty           -0.107    40.654    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)        0.075    40.729    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.729    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                 38.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.283    init_count_reg[11]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.175 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_4
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.281    init_count_reg[3]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.173    init_count_reg[0]_i_2_n_4
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.171    init_count_reg[8]_i_1_n_7
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.280    init_count_reg[2]
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.169    init_count_reg[0]_i_2_n_5
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.356%)  route 0.126ns (33.644%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.276    init_count_reg[7]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.168 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    init_count_reg[4]_i_1_n_4
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.277    init_count_reg[4]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.162 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    init_count_reg[4]_i_1_n_7
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.567%)  route 0.132ns (34.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.270    init_count_reg[6]
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.159 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.159    init_count_reg[4]_i_1_n_5
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X113Y62        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.520%)  route 0.133ns (34.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.133    -0.271    init_count_reg[10]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.160 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.160    init_count_reg[8]_i_1_n_5
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.634    -0.545    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.286    init_count_reg[8]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    init_count_reg[8]_i_1_n_6
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.905    -0.780    cam_sysclk_OBUF
    SLICE_X113Y63        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.235    -0.545    
                         clock uncertainty            0.107    -0.437    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.105    -0.332    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.245    init_count_reg_n_0_[0]
    SLICE_X113Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.200 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.200    init_count[0]_i_8_n_0
    SLICE_X113Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.130 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.130    init_count_reg[0]_i_2_n_7
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.596ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.699ns  (logic 6.748ns (38.127%)  route 10.951ns (61.873%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          7.611    16.183    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y47         LUT5 (Prop_lut5_I1_O)        0.326    16.509 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.362    16.871    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.614    38.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.016    
                         clock uncertainty           -0.106    38.910    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.467    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 21.596    

Slack (MET) :             21.816ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.476ns  (logic 6.518ns (37.297%)  route 10.958ns (62.703%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.791    16.163    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.362    16.648    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -16.648    
  -------------------------------------------------------------------
                         slack                                 21.816    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 6.518ns (37.508%)  route 10.860ns (62.492%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[13]
                         net (fo=1, routed)           0.760     8.187    vga/P[13]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.311 r  vga/left_i_21/O
                         net (fo=56, routed)          7.531    15.841    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X24Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.965 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    16.550    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.550    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.067ns  (logic 6.748ns (39.539%)  route 10.319ns (60.461%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.979    15.551    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    15.877 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.362    16.239    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.609    38.535    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.011    
                         clock uncertainty           -0.106    38.905    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                         -16.239    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.269ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.022ns  (logic 6.518ns (38.292%)  route 10.504ns (61.708%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          7.114    15.485    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y42         LUT5 (Prop_lut5_I4_O)        0.124    15.609 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.585    16.194    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.610    38.536    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.012    
                         clock uncertainty           -0.106    38.906    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.463    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 22.269    

Slack (MET) :             22.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 6.518ns (38.492%)  route 10.416ns (61.508%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          7.120    15.492    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y12         LUT5 (Prop_lut5_I2_O)        0.124    15.616 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.490    16.106    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.527    38.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.929    
                         clock uncertainty           -0.106    38.823    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.380    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.380    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                 22.274    

Slack (MET) :             22.480ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.809ns  (logic 6.748ns (40.146%)  route 10.061ns (59.854%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[14]
                         net (fo=1, routed)           0.992     8.419    vga/P[14]
    SLICE_X93Y23         LUT2 (Prop_lut2_I1_O)        0.152     8.571 r  vga/left_i_20/O
                         net (fo=56, routed)          6.722    15.293    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.326    15.619 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.362    15.981    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.608    38.534    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.010    
                         clock uncertainty           -0.106    38.904    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.461    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.461    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 22.480    

Slack (MET) :             22.556ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 6.518ns (39.202%)  route 10.109ns (60.798%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 r  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 r  vga/left_i_22/O
                         net (fo=56, routed)          6.425    14.797    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.124    14.921 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.878    15.799    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.516    38.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    38.904    
                         clock uncertainty           -0.106    38.798    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.355    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.355    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                 22.556    

Slack (MET) :             22.701ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.576ns  (logic 6.748ns (40.709%)  route 9.828ns (59.291%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[16]
                         net (fo=1, routed)           0.993     8.420    vga/P[16]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.152     8.572 f  vga/left_i_18/O
                         net (fo=56, routed)          6.489    15.060    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.326    15.386 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.362    15.748    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.597    38.523    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    38.999    
                         clock uncertainty           -0.106    38.893    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                         -15.748    
  -------------------------------------------------------------------
                         slack                                 22.701    

Slack (MET) :             22.733ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.560ns  (logic 6.518ns (39.361%)  route 10.042ns (60.639%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.784    -0.828    vga/CLK
    SLICE_X91Y20         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.409 f  vga/vcounter_reg[8]/Q
                         net (fo=11, routed)          1.275     0.866    vga/vcount[8]
    SLICE_X92Y23         LUT6 (Prop_lut6_I1_O)        0.297     1.163 r  vga/addrb1_i_1/O
                         net (fo=6, routed)           0.707     1.871    fifo_buffer/vcounter_reg[7][11]
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.907 r  fifo_buffer/addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.909    fifo_buffer/addrb1_n_106
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.427 f  fifo_buffer/addrb0/P[12]
                         net (fo=1, routed)           0.821     8.248    vga/P[12]
    SLICE_X93Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.372 f  vga/left_i_22/O
                         net (fo=56, routed)          6.652    15.024    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y47         LUT5 (Prop_lut5_I0_O)        0.124    15.148 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.585    15.732    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         1.612    38.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.014    
                         clock uncertainty           -0.106    38.908    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.465    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -15.732    
  -------------------------------------------------------------------
                         slack                                 22.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  vga/vcounter_reg[5]/Q
                         net (fo=15, routed)          0.110    -0.326    vga/vcount[5]
    SLICE_X92Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.281 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga/plusOp[9]
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X92Y20         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.251    -0.565    
                         clock uncertainty            0.106    -0.458    
    SLICE_X92Y20         FDRE (Hold_fdre_C_D)         0.120    -0.338    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT3 (Prop_lut3_I1_O)        0.048    -0.266 r  vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    vga/plusOp[2]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[2]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.131    -0.326    vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.602    -0.577    vga/CLK
    SLICE_X93Y19         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.314    vga/addrb1[0]
    SLICE_X92Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.269 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga/plusOp[1]
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.870    -0.815    vga/CLK
    SLICE_X92Y19         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.251    -0.564    
                         clock uncertainty            0.106    -0.457    
    SLICE_X92Y19         FDRE (Hold_fdre_C_D)         0.120    -0.337    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.789%)  route 0.148ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.549    -0.630    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y22         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.148    -0.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.816    -0.869    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y20         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.106    -0.508    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.070    -0.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.339    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.059    -0.454    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.314    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.488    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.059    -0.429    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.559    -0.620    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.344    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.826    -0.859    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X46Y40         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.513    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.052    -0.461    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.584    -0.595    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.851    -0.834    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X86Y14         FDRE                                         r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.106    -0.488    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.052    -0.436    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.600    -0.579    vga/CLK
    SLICE_X93Y22         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  vga/hcounter_reg[8]/Q
                         net (fo=7, routed)           0.174    -0.263    vga/hcount[8]
    SLICE_X92Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.218 r  vga/addrb0_i_3/O
                         net (fo=2, routed)           0.000    -0.218    vga/D[9]
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.867    -0.818    vga/CLK
    SLICE_X92Y22         FDRE                                         r  vga/hcounter_reg[9]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.106    -0.459    
    SLICE_X92Y22         FDRE (Hold_fdre_C_D)         0.120    -0.339    vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.285%)  route 0.156ns (42.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.601    -0.578    vga/CLK
    SLICE_X90Y20         FDRE                                         r  vga/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  vga/vcounter_reg[4]/Q
                         net (fo=7, routed)           0.156    -0.258    vga/addrb1[4]
    SLICE_X93Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga/plusOp[5]
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=100, routed)         0.869    -0.816    vga/CLK
    SLICE_X93Y20         FDRE                                         r  vga/vcounter_reg[5]/C
                         clock pessimism              0.273    -0.543    
                         clock uncertainty            0.106    -0.436    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.091    -0.345    vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      180.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             180.440ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.701ns  (logic 7.675ns (41.041%)  route 11.026ns (58.959%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.725    16.876    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[14]
    SLICE_X32Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.000 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.879    17.879    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -17.879    
  -------------------------------------------------------------------
                         slack                                180.440    

Slack (MET) :             180.457ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 7.675ns (40.835%)  route 11.120ns (59.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 198.540 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.753    16.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124    17.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.945    17.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.614   198.540    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.016    
                         clock uncertainty           -0.142   198.874    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.431    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.431    
                         arrival time                         -17.974    
  -------------------------------------------------------------------
                         slack                                180.457    

Slack (MET) :             180.662ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.592ns  (logic 7.675ns (41.282%)  route 10.917ns (58.718%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 198.541 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.550    16.701    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.825 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.945    17.770    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.615   198.541    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.017    
                         clock uncertainty           -0.142   198.875    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.432    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.432    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.662    

Slack (MET) :             180.695ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.443ns  (logic 7.675ns (41.614%)  route 10.768ns (58.386%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.524    16.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    16.799 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.822    17.622    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                180.695    

Slack (MET) :             181.216ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.034ns  (logic 7.675ns (42.558%)  route 10.359ns (57.442%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 198.538 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.026    16.177    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.912    17.213    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.612   198.538    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.014    
                         clock uncertainty           -0.142   198.872    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.429    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.429    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                181.216    

Slack (MET) :             181.302ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.849ns  (logic 7.909ns (44.311%)  route 9.940ns (55.689%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 198.438 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 f  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 f  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.244    16.353    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.332    16.685 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.343    17.027    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.512   198.438    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.914    
                         clock uncertainty           -0.142   198.772    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.329    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                         -17.027    
  -------------------------------------------------------------------
                         slack                                181.302    

Slack (MET) :             181.329ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 7.675ns (43.085%)  route 10.138ns (56.915%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.374    16.525    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.124    16.649 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.343    16.992    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.992    
  -------------------------------------------------------------------
                         slack                                181.329    

Slack (MET) :             181.460ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 7.909ns (44.678%)  route 9.793ns (55.322%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 198.450 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          7.098    16.206    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.332    16.538 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.343    16.881    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.524   198.450    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.926    
                         clock uncertainty           -0.142   198.784    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.341    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.341    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                181.460    

Slack (MET) :             181.568ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.684ns  (logic 7.675ns (43.401%)  route 10.009ns (56.599%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 198.539 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.027    fifo_buffer/addra0_n_91
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.151 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.146    16.297    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y47         LUT6 (Prop_lut6_I5_O)        0.124    16.421 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    16.862    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.613   198.539    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.015    
                         clock uncertainty           -0.142   198.873    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.430    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.430    
                         arrival time                         -16.862    
  -------------------------------------------------------------------
                         slack                                181.568    

Slack (MET) :             181.628ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 7.909ns (45.096%)  route 9.629ns (54.904%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.790    -0.822    fifo_buffer/clk_5MHz
    SLICE_X95Y32         FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.403 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=7, routed)           0.832     0.429    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X96Y31         LUT1 (Prop_lut1_I0_O)        0.297     0.726 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.726    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X96Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.259 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.259    fifo_buffer/addra2_carry_n_0
    SLICE_X96Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.376 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.376    fifo_buffer/addra2_carry__0_n_0
    SLICE_X96Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.493 r  fifo_buffer/addra2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.493    fifo_buffer/addra2_carry__1_n_0
    SLICE_X96Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.712 r  fifo_buffer/addra2_carry__2/O[0]
                         net (fo=1, routed)           0.604     2.317    fifo_buffer/A[16]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     6.524 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.526    fifo_buffer/addra1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.044 r  fifo_buffer/addra0/P[16]
                         net (fo=1, routed)           0.914     8.958    fifo_buffer/addra0_n_89
    SLICE_X93Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.108 r  fifo_buffer/left_i_1/O
                         net (fo=54, routed)          6.934    16.042    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y7          LUT6 (Prop_lut6_I4_O)        0.332    16.374 r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.343    16.716    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.527   198.453    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.929    
                         clock uncertainty           -0.142   198.787    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.344    fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.344    
                         arrival time                         -16.716    
  -------------------------------------------------------------------
                         slack                                181.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.120    -0.312    fifo_buffer/wen_l
    SLICE_X99Y32         LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.267    fifo_buffer/wen_l_i_1_n_0
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.873    -0.812    fifo_buffer/clk_5MHz
    SLICE_X99Y32         FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X99Y32         FDRE (Hold_fdre_C_D)         0.091    -0.340    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.744%)  route 0.153ns (42.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.153    -0.258    fifo_buffer/pixel[4]
    SLICE_X97Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X97Y30         FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.273    -0.541    
                         clock uncertainty            0.142    -0.399    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.091    -0.308    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.159    -0.253    fifo_buffer/fifo_rrst
    SLICE_X92Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.208 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.208    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.121    -0.313    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.237    fifo_buffer/fifo_oe
    SLICE_X92Y31         LUT4 (Prop_lut4_I3_O)        0.043    -0.194 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.194    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X92Y31         FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X92Y31         FDRE (Hold_fdre_C_D)         0.133    -0.301    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.602    -0.577    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.180    -0.255    fifo_buffer/pixel[1]
    SLICE_X95Y29         LUT3 (Prop_lut3_I0_O)        0.042    -0.213 r  fifo_buffer/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[2]_i_1_n_0
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.870    -0.815    fifo_buffer/clk_5MHz
    SLICE_X95Y29         FDRE                                         r  fifo_buffer/pixel_reg[2]/C
                         clock pessimism              0.238    -0.577    
                         clock uncertainty            0.142    -0.435    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.107    -0.328    fifo_buffer/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.208%)  route 0.177ns (48.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.177    -0.257    fifo_buffer/pixel[8]
    SLICE_X95Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  fifo_buffer/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fifo_buffer/pixel[9]_i_1_n_0
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.872    -0.813    fifo_buffer/clk_5MHz
    SLICE_X95Y31         FDRE                                         r  fifo_buffer/pixel_reg[9]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.142    -0.419    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.091    -0.328    fifo_buffer/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.604    -0.575    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  fifo_buffer/pixel_reg[3]/Q
                         net (fo=8, routed)           0.186    -0.224    fifo_buffer/pixel[3]
    SLICE_X98Y30         LUT5 (Prop_lut5_I3_O)        0.043    -0.181 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/pixel[4]_i_1_n_0
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X98Y30         FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.239    -0.575    
                         clock uncertainty            0.142    -0.433    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.133    -0.300    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.603    -0.576    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  fifo_buffer/pixel_reg[8]/Q
                         net (fo=7, routed)           0.168    -0.266    fifo_buffer/pixel[8]
    SLICE_X95Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.221 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.221    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.871    -0.814    fifo_buffer/clk_5MHz
    SLICE_X95Y30         FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.142    -0.434    
    SLICE_X95Y30         FDRE (Hold_fdre_C_D)         0.091    -0.343    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  fifo_buffer/state_reg[0]/Q
                         net (fo=31, routed)          0.187    -0.221    fifo_buffer/state_reg_n_0_[0]
    SLICE_X92Y34         LUT5 (Prop_lut5_I3_O)        0.043    -0.178 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    fifo_buffer/next_state[1]
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X92Y34         FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X92Y34         FDRE (Hold_fdre_C_D)         0.131    -0.300    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.606    -0.573    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.261    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X95Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.874    -0.811    fifo_buffer/clk_5MHz
    SLICE_X95Y33         FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.238    -0.573    
                         clock uncertainty            0.142    -0.431    
    SLICE_X95Y33         FDRE (Hold_fdre_C_D)         0.092    -0.339    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.122    





