// Seed: 1468192915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10
    , id_22,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    output wand id_16,
    input tri id_17,
    output tri id_18,
    input tri0 id_19,
    input tri id_20
);
  assign id_18 = 1;
  module_0(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
endmodule
