
*** Running vivado
    with args -log cod5_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cod5_top.tcl -notrace


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/jml/.Xilinx/Vivado/Vivado_init.tcl'
source cod5_top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1491.348 ; gain = 22.023 ; free physical = 4672 ; free virtual = 12297
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-s7-50:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
Command: link_design -top cod5_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1834.199 ; gain = 0.000 ; free physical = 4309 ; free virtual = 11956
INFO: [Netlist 29-17] Analyzing 1729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jml/Documents/src/cod5-phase2/artys7_50/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [/home/jml/Documents/src/cod5-phase2/artys7_50/Arty-S7-50-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.586 ; gain = 0.000 ; free physical = 4202 ; free virtual = 11848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.523 ; gain = 471.363 ; free physical = 4200 ; free virtual = 11846
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2036.383 ; gain = 49.859 ; free physical = 4192 ; free virtual = 11841

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1db349884

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.172 ; gain = 381.789 ; free physical = 3862 ; free virtual = 11530

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_i_1 into driver instance u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_i_3, which resulted in an inversion of 113 pins
INFO: [Opt 31-1287] Pulled Inverter u1_clk/ram[45][7]_i_3 into driver instance u1_clk/ram[1002][7]_i_5, which resulted in an inversion of 121 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162df7b6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2701.062 ; gain = 0.000 ; free physical = 3613 ; free virtual = 11280
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162df7b6c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2701.062 ; gain = 0.000 ; free physical = 3612 ; free virtual = 11279
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e1e2e3c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2701.062 ; gain = 0.000 ; free physical = 3612 ; free virtual = 11279
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e1e2e3c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.078 ; gain = 32.016 ; free physical = 3610 ; free virtual = 11278
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e1e2e3c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2733.078 ; gain = 32.016 ; free physical = 3610 ; free virtual = 11278
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e1e2e3c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2733.078 ; gain = 32.016 ; free physical = 3610 ; free virtual = 11278
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2733.078 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11279
Ending Logic Optimization Task | Checksum: 1ab236f18

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2733.078 ; gain = 32.016 ; free physical = 3610 ; free virtual = 11279

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ab236f18

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2733.078 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11279

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ab236f18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2733.078 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11279

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.078 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11279
Ending Netlist Obfuscation Task | Checksum: 1ab236f18

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2733.078 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11279
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2733.078 ; gain = 746.555 ; free physical = 3610 ; free virtual = 11279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2741.082 ; gain = 0.000 ; free physical = 3604 ; free virtual = 11274
INFO: [Common 17-1381] The checkpoint '/home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cod5_top_drc_opted.rpt -pb cod5_top_drc_opted.pb -rpx cod5_top_drc_opted.rpx
Command: report_drc -file cod5_top_drc_opted.rpt -pb cod5_top_drc_opted.pb -rpx cod5_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3563 ; free virtual = 11245
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c1db3e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3563 ; free virtual = 11245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3563 ; free virtual = 11245

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14f86228e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3540 ; free virtual = 11220

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b46283c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11201

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b46283c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11201
Phase 1 Placer Initialization | Checksum: 18b46283c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3515 ; free virtual = 11201

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fc37a22f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3504 ; free virtual = 11190

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22033b784

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3506 ; free virtual = 11190

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22033b784

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3506 ; free virtual = 11190

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c579b84b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3485 ; free virtual = 11168

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 402 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 1, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 173 nets or LUTs. Breaked 9 LUTs, combined 164 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3472 ; free virtual = 11164

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            164  |                   173  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            164  |                   173  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22859bd7d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3470 ; free virtual = 11160
Phase 2.4 Global Placement Core | Checksum: 24b653f2b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3469 ; free virtual = 11161
Phase 2 Global Placement | Checksum: 24b653f2b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3470 ; free virtual = 11163

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23d5d9c48

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3470 ; free virtual = 11161

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a50f661

Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11161

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce5375a1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11161

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0e1a304

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11161

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15bda6907

Time (s): cpu = 00:01:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3463 ; free virtual = 11156

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14bf3cb1a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3481 ; free virtual = 11171

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18d62587d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3481 ; free virtual = 11171
Phase 3 Detail Placement | Checksum: 18d62587d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2805.113 ; gain = 0.000 ; free physical = 3481 ; free virtual = 11171

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ce062de7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.145 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dc32231b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3477 ; free virtual = 11170
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15908a0fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3477 ; free virtual = 11168
Phase 4.1.1.1 BUFG Insertion | Checksum: ce062de7

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3477 ; free virtual = 11168

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.537. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1015402d9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167

Time (s): cpu = 00:01:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167
Phase 4.1 Post Commit Optimization | Checksum: 1015402d9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1015402d9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1015402d9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167
Phase 4.3 Placer Reporting | Checksum: 1015402d9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.879 ; gain = 0.000 ; free physical = 3474 ; free virtual = 11167

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 177af2661

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167
Ending Placer Task | Checksum: c23f3887

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3474 ; free virtual = 11167
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2833.879 ; gain = 28.766 ; free physical = 3492 ; free virtual = 11185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.887 ; gain = 9.004 ; free physical = 3469 ; free virtual = 11183
INFO: [Common 17-1381] The checkpoint '/home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cod5_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2858.891 ; gain = 0.000 ; free physical = 3508 ; free virtual = 11205
INFO: [runtcl-4] Executing : report_utilization -file cod5_top_utilization_placed.rpt -pb cod5_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cod5_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2858.891 ; gain = 0.000 ; free physical = 3505 ; free virtual = 11201
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2858.891 ; gain = 0.000 ; free physical = 3468 ; free virtual = 11167
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2883.605 ; gain = 24.715 ; free physical = 3432 ; free virtual = 11150
INFO: [Common 17-1381] The checkpoint '/home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 22baf531 ConstDB: 0 ShapeSum: 9f844356 RouteDB: 0
Post Restoration Checksum: NetGraph: 244a5a0f NumContArr: bed35b71 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e31db580

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2947.414 ; gain = 60.973 ; free physical = 3344 ; free virtual = 11048

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e31db580

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2959.414 ; gain = 72.973 ; free physical = 3329 ; free virtual = 11035

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e31db580

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2959.414 ; gain = 72.973 ; free physical = 3329 ; free virtual = 11035
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1058a6e7a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2980.664 ; gain = 94.223 ; free physical = 3309 ; free virtual = 11015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.362  | TNS=0.000  | WHS=-0.147 | THS=-10.334|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14303
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14303
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1190e3711

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2982.664 ; gain = 96.223 ; free physical = 3307 ; free virtual = 11012

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1190e3711

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2982.664 ; gain = 96.223 ; free physical = 3307 ; free virtual = 11012
Phase 3 Initial Routing | Checksum: 17cb28eb4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2986.664 ; gain = 100.223 ; free physical = 3296 ; free virtual = 11002

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6787
 Number of Nodes with overlaps = 1599
 Number of Nodes with overlaps = 607
 Number of Nodes with overlaps = 338
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.216  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2152fdf7a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:48 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008
Phase 4 Rip-up And Reroute | Checksum: 2152fdf7a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:48 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2152fdf7a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:48 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2152fdf7a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008
Phase 5 Delay and Skew Optimization | Checksum: 2152fdf7a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a10193d2

Time (s): cpu = 00:03:11 ; elapsed = 00:01:50 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.224  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a10193d2

Time (s): cpu = 00:03:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11010
Phase 6 Post Hold Fix | Checksum: 1a10193d2

Time (s): cpu = 00:03:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11010

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.663 %
  Global Horizontal Routing Utilization  = 12.4382 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 169366faf

Time (s): cpu = 00:03:12 ; elapsed = 00:01:51 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11010

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169366faf

Time (s): cpu = 00:03:12 ; elapsed = 00:01:51 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11009

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 137853c90

Time (s): cpu = 00:03:14 ; elapsed = 00:01:53 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.224  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 137853c90

Time (s): cpu = 00:03:18 ; elapsed = 00:01:54 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3301 ; free virtual = 11010
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:18 ; elapsed = 00:01:54 . Memory (MB): peak = 2993.664 ; gain = 107.223 ; free physical = 3326 ; free virtual = 11035

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:21 ; elapsed = 00:01:56 . Memory (MB): peak = 2994.062 ; gain = 110.457 ; free physical = 3326 ; free virtual = 11035
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3021.781 ; gain = 19.910 ; free physical = 3300 ; free virtual = 11034
INFO: [Common 17-1381] The checkpoint '/home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cod5_top_drc_routed.rpt -pb cod5_top_drc_routed.pb -rpx cod5_top_drc_routed.rpx
Command: report_drc -file cod5_top_drc_routed.rpt -pb cod5_top_drc_routed.pb -rpx cod5_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cod5_top_methodology_drc_routed.rpt -pb cod5_top_methodology_drc_routed.pb -rpx cod5_top_methodology_drc_routed.rpx
Command: report_methodology -file cod5_top_methodology_drc_routed.rpt -pb cod5_top_methodology_drc_routed.pb -rpx cod5_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jml/Documents/src/cod5-phase2/artys7_50/vivado/vivado.runs/impl_1/cod5_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3045.398 ; gain = 2.969 ; free physical = 3294 ; free virtual = 11011
INFO: [runtcl-4] Executing : report_power -file cod5_top_power_routed.rpt -pb cod5_top_power_summary_routed.pb -rpx cod5_top_power_routed.rpx
Command: report_power -file cod5_top_power_routed.rpt -pb cod5_top_power_summary_routed.pb -rpx cod5_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3080.316 ; gain = 34.918 ; free physical = 3274 ; free virtual = 10996
INFO: [runtcl-4] Executing : report_route_status -file cod5_top_route_status.rpt -pb cod5_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cod5_top_timing_summary_routed.rpt -pb cod5_top_timing_summary_routed.pb -rpx cod5_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cod5_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cod5_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cod5_top_bus_skew_routed.rpt -pb cod5_top_bus_skew_routed.pb -rpx cod5_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force cod5_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./cod5_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3417.117 ; gain = 336.801 ; free physical = 3211 ; free virtual = 10962
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 11:29:34 2023...
