Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 16 16:19:14 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB10_timing_summary_routed.rpt -rpx LAB10_timing_summary_routed.rpx
| Design       : LAB10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.520        0.000                      0                   42        0.226        0.000                      0                   42        3.000        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       37.520        0.000                      0                   42        0.226        0.000                      0                   42       19.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.520ns  (required time - arrival time)
  Source:                 bD/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.642ns (29.743%)  route 1.516ns (70.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bD/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bD/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bD/nolabel_line36/Q_reg/Q
                         net (fo=4, routed)           0.901     0.528    bD/nolabel_line34/R_2
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     0.652 r  bD/nolabel_line34/counter[3]_i_1/O
                         net (fo=4, routed)           0.616     1.268    bD_n_0
    SLICE_X63Y20         FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.205    38.788    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 37.520    

Slack (MET) :             37.520ns  (required time - arrival time)
  Source:                 bD/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.642ns (29.743%)  route 1.516ns (70.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bD/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bD/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bD/nolabel_line36/Q_reg/Q
                         net (fo=4, routed)           0.901     0.528    bD/nolabel_line34/R_2
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     0.652 r  bD/nolabel_line34/counter[3]_i_1/O
                         net (fo=4, routed)           0.616     1.268    bD_n_0
    SLICE_X63Y20         FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.205    38.788    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 37.520    

Slack (MET) :             37.520ns  (required time - arrival time)
  Source:                 bD/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.642ns (29.743%)  route 1.516ns (70.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bD/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bD/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bD/nolabel_line36/Q_reg/Q
                         net (fo=4, routed)           0.901     0.528    bD/nolabel_line34/R_2
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     0.652 r  bD/nolabel_line34/counter[3]_i_1/O
                         net (fo=4, routed)           0.616     1.268    bD_n_0
    SLICE_X63Y20         FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.205    38.788    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 37.520    

Slack (MET) :             37.520ns  (required time - arrival time)
  Source:                 bD/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.642ns (29.743%)  route 1.516ns (70.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bD/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bD/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bD/nolabel_line36/Q_reg/Q
                         net (fo=4, routed)           0.901     0.528    bD/nolabel_line34/R_2
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     0.652 r  bD/nolabel_line34/counter[3]_i_1/O
                         net (fo=4, routed)           0.616     1.268    bD_n_0
    SLICE_X63Y20         FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.205    38.788    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 37.520    

Slack (MET) :             37.552ns  (required time - arrival time)
  Source:                 bU/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.766ns (32.445%)  route 1.595ns (67.555%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bU/nolabel_line36/Q_reg/Q
                         net (fo=5, routed)           0.819     0.447    bU/nolabel_line36/R
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.571 r  bU/nolabel_line36/counter[3]_i_3/O
                         net (fo=4, routed)           0.776     1.346    bU/nolabel_line36/de_btnU
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     1.470 r  bU/nolabel_line36/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.470    next_counter[0]
    SLICE_X63Y20         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.029    39.022    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         39.022    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                 37.552    

Slack (MET) :             37.572ns  (required time - arrival time)
  Source:                 bU/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.792ns (33.180%)  route 1.595ns (66.820%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bU/nolabel_line36/Q_reg/Q
                         net (fo=5, routed)           0.819     0.447    bU/nolabel_line36/R
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.571 r  bU/nolabel_line36/counter[3]_i_3/O
                         net (fo=4, routed)           0.776     1.346    bU/nolabel_line36/de_btnU
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.150     1.496 r  bU/nolabel_line36/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.496    next_counter[1]
    SLICE_X63Y20         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.075    39.068    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                 37.572    

Slack (MET) :             37.745ns  (required time - arrival time)
  Source:                 bU/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.766ns (35.308%)  route 1.403ns (64.692%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bU/nolabel_line36/Q_reg/Q
                         net (fo=5, routed)           0.819     0.447    bU/nolabel_line36/R
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.571 r  bU/nolabel_line36/counter[3]_i_3/O
                         net (fo=4, routed)           0.584     1.155    bU/nolabel_line36/de_btnU
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.124     1.279 r  bU/nolabel_line36/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.279    next_counter[2]
    SLICE_X63Y20         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.031    39.024    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         39.024    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 37.745    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.629    -0.883    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.480     0.054    cnt_time_reg_n_0_[1]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.728 r  cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.728    cnt_time_reg[0]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    cnt_time_reg[4]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.956 r  cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.956    cnt_time_reg[8]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  cnt_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    cnt_time_reg[12]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.293 r  cnt_time_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.293    cnt_time_reg[16]_i_1_n_7
    SLICE_X65Y21         FDCE                                         r  cnt_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507    38.512    clk25
    SLICE_X65Y21         FDCE                                         r  cnt_time_reg[16]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.098    38.992    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.062    39.054    cnt_time_reg[16]
  -------------------------------------------------------------------
                         required time                         39.054    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 37.761    

Slack (MET) :             37.763ns  (required time - arrival time)
  Source:                 bU/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.792ns (36.074%)  route 1.403ns (63.926%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.621    -0.891    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  bU/nolabel_line36/Q_reg/Q
                         net (fo=5, routed)           0.819     0.447    bU/nolabel_line36/R
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.124     0.571 r  bU/nolabel_line36/counter[3]_i_3/O
                         net (fo=4, routed)           0.584     1.155    bU/nolabel_line36/de_btnU
    SLICE_X63Y20         LUT5 (Prop_lut5_I0_O)        0.150     1.305 r  bU/nolabel_line36/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.305    next_counter[3]
    SLICE_X63Y20         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.075    39.068    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                 37.763    

Slack (MET) :             37.765ns  (required time - arrival time)
  Source:                 cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.629    -0.883    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.480     0.054    cnt_time_reg_n_0_[1]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.728 r  cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.728    cnt_time_reg[0]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.842    cnt_time_reg[4]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.956 r  cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.956    cnt_time_reg[8]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.290 r  cnt_time_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.290    cnt_time_reg[12]_i_1_n_6
    SLICE_X65Y20         FDCE                                         r  cnt_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.508    38.513    clk25
    SLICE_X65Y20         FDCE                                         r  cnt_time_reg[13]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.062    39.055    cnt_time_reg[13]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 37.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bU/nolabel_line36/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bU/nolabel_line36/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585    -0.596    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.432 f  bU/nolabel_line36/Q_reg/Q
                         net (fo=5, routed)           0.138    -0.295    bU/nolabel_line34/Q_reg_2
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  bU/nolabel_line34/Q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.250    bU/nolabel_line36/Q_reg_0
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853    -0.837    bU/nolabel_line36/clk_out1
    SLICE_X64Y22         FDCE                                         r  bU/nolabel_line36/Q_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.121    -0.475    bU/nolabel_line36/Q_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.451%)  route 0.156ns (45.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.586    -0.595    clk25
    SLICE_X63Y20         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  counter_reg[2]/Q
                         net (fo=11, routed)          0.156    -0.299    counter[2]
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.045    -0.254 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    next_seg[6]
    SLICE_X63Y19         FDPE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856    -0.834    clk25
    SLICE_X63Y19         FDPE                                         r  seg_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X63Y19         FDPE (Hold_fdpe_C_D)         0.092    -0.488    seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.641%)  route 0.161ns (46.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585    -0.596    clk25
    SLICE_X65Y21         FDCE                                         r  cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  cnt_time_reg[16]/Q
                         net (fo=12, routed)          0.161    -0.295    p_0_in[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.250 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    next_seg[0]
    SLICE_X63Y21         FDPE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.854    -0.836    clk25
    SLICE_X63Y21         FDPE                                         r  seg_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X63Y21         FDPE (Hold_fdpe_C_D)         0.092    -0.490    seg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  cnt_time_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.343    cnt_time_reg_n_0_[3]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  cnt_time_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.235    cnt_time_reg[0]_i_1_n_4
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[3]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.487    cnt_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.587    -0.594    clk25
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cnt_time_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.345    cnt_time_reg_n_0_[11]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  cnt_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    cnt_time_reg[8]_i_1_n_4
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856    -0.834    clk25
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.489    cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_time_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.588    -0.593    clk25
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cnt_time_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.344    cnt_time_reg_n_0_[7]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  cnt_time_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.236    cnt_time_reg[4]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.857    -0.833    clk25
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.488    cnt_time_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_time_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.586    -0.595    clk25
    SLICE_X65Y20         FDCE                                         r  cnt_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  cnt_time_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.349    cnt_time_reg_n_0_[12]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.234 r  cnt_time_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.234    cnt_time_reg[12]_i_1_n_7
    SLICE_X65Y20         FDCE                                         r  cnt_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.855    -0.835    clk25
    SLICE_X65Y20         FDCE                                         r  cnt_time_reg[12]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.105    -0.490    cnt_time_reg[12]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_time_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.587    -0.594    clk25
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cnt_time_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.348    cnt_time_reg_n_0_[8]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  cnt_time_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.233    cnt_time_reg[8]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856    -0.834    clk25
    SLICE_X65Y19         FDCE                                         r  cnt_time_reg[8]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.105    -0.489    cnt_time_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.588    -0.593    clk25
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cnt_time_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.347    cnt_time_reg_n_0_[4]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.232 r  cnt_time_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.232    cnt_time_reg[4]_i_1_n_7
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.857    -0.833    clk25
    SLICE_X65Y18         FDCE                                         r  cnt_time_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105    -0.488    cnt_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnt_time_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589    -0.592    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  cnt_time_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.342    cnt_time_reg_n_0_[2]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  cnt_time_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.231    cnt_time_reg[0]_i_1_n_5
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858    -0.832    clk25
    SLICE_X65Y17         FDCE                                         r  cnt_time_reg[2]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.105    -0.487    cnt_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X65Y25     an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X65Y25     an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X65Y25     an_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X65Y25     an_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     bD/nolabel_line34/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     bD/nolabel_line35/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y22     bD/nolabel_line36/Q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y22     bU/nolabel_line34/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     cnt_time_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y19     cnt_time_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X65Y25     an_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     bD/nolabel_line34/Q_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y22     bD/nolabel_line34/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



