###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26206   # Number of WRITE/WRITEP commands
num_reads_done                 =      1074592   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       865796   # Number of read row buffer hits
num_read_cmds                  =      1074591   # Number of READ/READP commands
num_writes_done                =        26216   # Number of read requests issued
num_write_row_hits             =        14390   # Number of write row buffer hits
num_act_cmds                   =       221704   # Number of ACT commands
num_pre_cmds                   =       221674   # Number of PRE commands
num_ondemand_pres              =       198473   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9423690   # Cyles of rank active rank.0
rank_active_cycles.1           =      9161575   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       576310   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       838425   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1033647   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18760   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12250   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4664   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2553   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2757   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          986   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          629   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          768   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20469   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           20   # Write cmd latency (cycles)
write_latency[100-119]         =           27   # Write cmd latency (cycles)
write_latency[120-139]         =           32   # Write cmd latency (cycles)
write_latency[140-159]         =           58   # Write cmd latency (cycles)
write_latency[160-179]         =          125   # Write cmd latency (cycles)
write_latency[180-199]         =          199   # Write cmd latency (cycles)
write_latency[200-]            =        25718   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       333505   # Read request latency (cycles)
read_latency[40-59]            =       122606   # Read request latency (cycles)
read_latency[60-79]            =       114413   # Read request latency (cycles)
read_latency[80-99]            =        67636   # Read request latency (cycles)
read_latency[100-119]          =        55020   # Read request latency (cycles)
read_latency[120-139]          =        50507   # Read request latency (cycles)
read_latency[140-159]          =        39462   # Read request latency (cycles)
read_latency[160-179]          =        33337   # Read request latency (cycles)
read_latency[180-199]          =        28740   # Read request latency (cycles)
read_latency[200-]             =       229359   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3082e+08   # Write energy
read_energy                    =  4.33275e+09   # Read energy
act_energy                     =  6.06582e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76629e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.02444e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88038e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71682e+09   # Active standby energy rank.1
average_read_latency           =       148.07   # Average read request latency (cycles)
average_interarrival           =      9.08345   # Average request interarrival latency (cycles)
total_energy                   =  1.80511e+10   # Total energy (pJ)
average_power                  =      1805.11   # Average power (mW)
average_bandwidth              =      9.39356   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        24733   # Number of WRITE/WRITEP commands
num_reads_done                 =      1063889   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       874085   # Number of read row buffer hits
num_read_cmds                  =      1063890   # Number of READ/READP commands
num_writes_done                =        24735   # Number of read requests issued
num_write_row_hits             =        13422   # Number of write row buffer hits
num_act_cmds                   =       201984   # Number of ACT commands
num_pre_cmds                   =       201959   # Number of PRE commands
num_ondemand_pres              =       178360   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9306005   # Cyles of rank active rank.0
rank_active_cycles.1           =      9257243   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       693995   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       742757   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1019659   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20160   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12496   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4728   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2609   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2655   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3341   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1065   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          611   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          818   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20491   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           38   # Write cmd latency (cycles)
write_latency[100-119]         =           51   # Write cmd latency (cycles)
write_latency[120-139]         =           68   # Write cmd latency (cycles)
write_latency[140-159]         =           92   # Write cmd latency (cycles)
write_latency[160-179]         =          146   # Write cmd latency (cycles)
write_latency[180-199]         =          206   # Write cmd latency (cycles)
write_latency[200-]            =        24106   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       350571   # Read request latency (cycles)
read_latency[40-59]            =       134690   # Read request latency (cycles)
read_latency[60-79]            =       120707   # Read request latency (cycles)
read_latency[80-99]            =        70379   # Read request latency (cycles)
read_latency[100-119]          =        56090   # Read request latency (cycles)
read_latency[120-139]          =        49881   # Read request latency (cycles)
read_latency[140-159]          =        37962   # Read request latency (cycles)
read_latency[160-179]          =        31013   # Read request latency (cycles)
read_latency[180-199]          =        25287   # Read request latency (cycles)
read_latency[200-]             =       187306   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.23467e+08   # Write energy
read_energy                    =   4.2896e+09   # Read energy
act_energy                     =  5.52628e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.33118e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.56523e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80695e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77652e+09   # Active standby energy rank.1
average_read_latency           =      136.506   # Average read request latency (cycles)
average_interarrival           =      9.18583   # Average request interarrival latency (cycles)
total_energy                   =  1.79435e+10   # Total energy (pJ)
average_power                  =      1794.35   # Average power (mW)
average_bandwidth              =      9.28959   # Average bandwidth
