// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\final_heart_sym4_2_Level_fixed\LoR_Even_block.v
// Created: 2024-04-15 21:31:10
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: LoR_Even_block
// Source Path: final_heart_sym4_2_Level_fixed/DWT_sym4_2_Level/1st_Level_Recon2/LoR_Even
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module LoR_Even_block
          (clk,
           reset,
           enb,
           In_LoR_e,
           Out_LoR_e);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] In_LoR_e;  // sfix16_En23
  output  signed [15:0] Out_LoR_e;  // sfix16_En23


  wire [15:0] LoR_0_out1;  // ufix16_En20
  reg [15:0] LoR_0_out1_1;  // ufix16_En20
  reg signed [15:0] In_LoR_e_1;  // sfix16_En23
  wire signed [16:0] Multiply4_cast;  // sfix17_En20
  wire signed [32:0] Multiply4_mul_temp;  // sfix33_En43
  wire signed [31:0] Multiply4_cast_1;  // sfix32_En43
  wire signed [15:0] Multiply4_out1;  // sfix16_En28
  reg signed [15:0] Multiply4_out1_1;  // sfix16_En28
  wire signed [15:0] LoR_2_out1;  // sfix16_En18
  reg signed [15:0] LoR_2_out1_1;  // sfix16_En18
  reg signed [15:0] Rate_Transition_out1;  // sfix16_En23
  wire signed [31:0] Multiply1_mul_temp;  // sfix32_En41
  wire signed [15:0] Multiply1_out1;  // sfix16_En26
  reg signed [15:0] Multiply1_out1_1;  // sfix16_En26
  wire [15:0] LoR_4_out1;  // ufix16_En16
  reg [15:0] LoR_4_out1_1;  // ufix16_En16
  reg signed [15:0] Rate_Transition1_out1;  // sfix16_En23
  wire signed [16:0] Multiply2_cast;  // sfix17_En16
  wire signed [32:0] Multiply2_mul_temp;  // sfix33_En39
  wire signed [31:0] Multiply2_cast_1;  // sfix32_En39
  wire signed [15:0] Multiply2_out1;  // sfix16_En23
  reg signed [15:0] Multiply2_out1_1;  // sfix16_En23
  wire signed [15:0] LoR_6_out1;  // sfix16_En20
  reg signed [15:0] LoR_6_out1_1;  // sfix16_En20
  reg signed [15:0] Rate_Transition2_out1;  // sfix16_En23
  wire signed [31:0] Multiply3_mul_temp;  // sfix32_En43
  wire signed [15:0] Multiply3_out1;  // sfix16_En28
  reg signed [15:0] delayMatch_reg [0:1];  // sfix16 [2]
  wire signed [15:0] delayMatch_reg_next [0:1];  // sfix16_En28 [2]
  wire signed [15:0] Multiply3_out1_1;  // sfix16_En28
  wire signed [15:0] Add2_add_cast;  // sfix16_En23
  wire signed [15:0] Add2_out1;  // sfix16_En23
  reg signed [15:0] Delay3_out1;  // sfix16_En23
  wire signed [15:0] Add1_add_cast;  // sfix16_En23
  wire signed [15:0] Add1_out1;  // sfix16_En23
  reg signed [15:0] Delay7_out1;  // sfix16_En23
  wire signed [15:0] Add3_add_cast;  // sfix16_En23
  wire signed [15:0] Add3_out1;  // sfix16_En23


  assign LoR_0_out1 = 16'b1000001111111100;


  always @(posedge clk)
    begin : HwModeRegister6_process
      if (reset == 1'b1) begin
        LoR_0_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          LoR_0_out1_1 <= LoR_0_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_process
      if (reset == 1'b1) begin
        In_LoR_e_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          In_LoR_e_1 <= In_LoR_e;
        end
      end
    end


  assign Multiply4_cast = {1'b0, LoR_0_out1_1};
  assign Multiply4_mul_temp = Multiply4_cast * In_LoR_e_1;
  assign Multiply4_cast_1 = Multiply4_mul_temp[31:0];
  assign Multiply4_out1 = Multiply4_cast_1[30:15];


  always @(posedge clk)
    begin : PipelineRegister3_process
      if (reset == 1'b1) begin
        Multiply4_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply4_out1_1 <= Multiply4_out1;
        end
      end
    end



  assign LoR_2_out1 = 16'sb1001101001100110;


  always @(posedge clk)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        LoR_2_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          LoR_2_out1_1 <= LoR_2_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_1_process
      if (reset == 1'b1) begin
        Rate_Transition_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition_out1 <= In_LoR_e_1;
        end
      end
    end


  assign Multiply1_mul_temp = LoR_2_out1_1 * Rate_Transition_out1;
  assign Multiply1_out1 = Multiply1_mul_temp[30:15];


  always @(posedge clk)
    begin : PipelineRegister_process
      if (reset == 1'b1) begin
        Multiply1_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply1_out1_1 <= Multiply1_out1;
        end
      end
    end



  assign LoR_4_out1 = 16'b1100110111000010;


  always @(posedge clk)
    begin : HwModeRegister2_process
      if (reset == 1'b1) begin
        LoR_4_out1_1 <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          LoR_4_out1_1 <= LoR_4_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_2_process
      if (reset == 1'b1) begin
        Rate_Transition1_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition1_out1 <= Rate_Transition_out1;
        end
      end
    end


  assign Multiply2_cast = {1'b0, LoR_4_out1_1};
  assign Multiply2_mul_temp = Multiply2_cast * Rate_Transition1_out1;
  assign Multiply2_cast_1 = Multiply2_mul_temp[31:0];
  assign Multiply2_out1 = Multiply2_cast_1[31:16];


  always @(posedge clk)
    begin : PipelineRegister1_process
      if (reset == 1'b1) begin
        Multiply2_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply2_out1_1 <= Multiply2_out1;
        end
      end
    end



  assign LoR_6_out1 = 16'sb1000011010011101;


  always @(posedge clk)
    begin : HwModeRegister4_process
      if (reset == 1'b1) begin
        LoR_6_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          LoR_6_out1_1 <= LoR_6_out1;
        end
      end
    end



  always @(posedge clk)
    begin : HwModeRegister5_process
      if (reset == 1'b1) begin
        Rate_Transition2_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition2_out1 <= Rate_Transition1_out1;
        end
      end
    end



  assign Multiply3_mul_temp = LoR_6_out1_1 * Rate_Transition2_out1;
  assign Multiply3_out1 = Multiply3_mul_temp[30:15];


  always @(posedge clk)
    begin : delayMatch_process
      if (reset == 1'b1) begin
        delayMatch_reg[0] <= 16'sb0000000000000000;
        delayMatch_reg[1] <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          delayMatch_reg[0] <= delayMatch_reg_next[0];
          delayMatch_reg[1] <= delayMatch_reg_next[1];
        end
      end
    end

  assign Multiply3_out1_1 = delayMatch_reg[1];
  assign delayMatch_reg_next[0] = Multiply3_out1;
  assign delayMatch_reg_next[1] = delayMatch_reg[0];



  assign Add2_add_cast = {{5{Multiply3_out1_1[15]}}, Multiply3_out1_1[15:5]};
  assign Add2_out1 = Multiply2_out1_1 + Add2_add_cast;


  always @(posedge clk)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay3_out1 <= Add2_out1;
        end
      end
    end


  assign Add1_add_cast = {{3{Multiply1_out1_1[15]}}, Multiply1_out1_1[15:3]};
  assign Add1_out1 = Add1_add_cast + Delay3_out1;


  always @(posedge clk)
    begin : Delay7_process
      if (reset == 1'b1) begin
        Delay7_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Delay7_out1 <= Add1_out1;
        end
      end
    end


  assign Add3_add_cast = {{5{Multiply4_out1_1[15]}}, Multiply4_out1_1[15:5]};
  assign Add3_out1 = Add3_add_cast + Delay7_out1;


  assign Out_LoR_e = Add3_out1;

endmodule  // LoR_Even_block

