/**************************************************
 * Generated include file for nordic,pca10040-dk
 *               DO NOT MODIFY
 */

#ifndef _DEVICE_TREE_BOARD_H
#define _DEVICE_TREE_BOARD_H

/* flash-controller@4001E000 */
#define NRF_NRF52_FLASH_CONTROLLER_4001E000_BASE_ADDRESS	0x4001e000
#define NRF_NRF52_FLASH_CONTROLLER_4001E000_LABEL		"NRF_FLASH_DRV_NAME"
#define NRF_NRF52_FLASH_CONTROLLER_4001E000_SIZE		1360

/* flash@0 */
#define CONFIG_FLASH_BASE_ADDRESS		0x0
#define CONFIG_FLASH_LOAD_OFFSET		0
#define CONFIG_FLASH_LOAD_SIZE			0
#define CONFIG_FLASH_SIZE			512
#define FLASH_LABEL				"NRF_FLASH"
#define FLASH_NRF_FLASH_LABEL			"NRF_FLASH"
#define FLASH_NRF_FLASH_WRITE_BLOCK_SIZE	4
#define FLASH_WRITE_BLOCK_SIZE			4

/* partition@0 */
#define FLASH_AREA_MCUBOOT_LABEL	"mcuboot"
#define FLASH_AREA_MCUBOOT_OFFSET	0x0
#define FLASH_AREA_MCUBOOT_SIZE		49152

/* partition@3e000 */
#define FLASH_AREA_IMAGE_1_LABEL	"image-1"
#define FLASH_AREA_IMAGE_1_OFFSET	0x3e000
#define FLASH_AREA_IMAGE_1_SIZE		204800

/* partition@70000 */
#define FLASH_AREA_IMAGE_SCRATCH_LABEL		"image-scratch"
#define FLASH_AREA_IMAGE_SCRATCH_OFFSET		0x70000
#define FLASH_AREA_IMAGE_SCRATCH_SIZE		40960

/* partition@c000 */
#define FLASH_AREA_IMAGE_0_LABEL	"image-0"
#define FLASH_AREA_IMAGE_0_OFFSET	0xc000
#define FLASH_AREA_IMAGE_0_SIZE		204800

/* memory@20000000 */
#define CONFIG_SRAM_BASE_ADDRESS	0x20000000
#define CONFIG_SRAM_SIZE		64

/* i2c@40003000 */
#define NORDIC_NRF5_I2C_40003000_BASE_ADDRESS		0x40003000
#define NORDIC_NRF5_I2C_40003000_CLOCK_FREQUENCY	100000
#define NORDIC_NRF5_I2C_40003000_IRQ_0			3
#define NORDIC_NRF5_I2C_40003000_IRQ_0_PRIORITY		1
#define NORDIC_NRF5_I2C_40003000_LABEL			"I2C_0"
#define NORDIC_NRF5_I2C_40003000_SIZE			4096

/* i2c@40004000 */
#define NORDIC_NRF5_I2C_40004000_BASE_ADDRESS		0x40004000
#define NORDIC_NRF5_I2C_40004000_CLOCK_FREQUENCY	100000
#define NORDIC_NRF5_I2C_40004000_IRQ_0			4
#define NORDIC_NRF5_I2C_40004000_IRQ_0_PRIORITY		1
#define NORDIC_NRF5_I2C_40004000_LABEL			"I2C_1"
#define NORDIC_NRF5_I2C_40004000_SIZE			4096

/* interrupt-controller@e000e100 */
#define ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS		3
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS			0xe000e100
#define ARM_V7M_NVIC_E000E100_SIZE				3072

/* uart@40002000 */
#define CONFIG_UART_CONSOLE_ON_DEV_NAME			"UART_0"
#define NORDIC_NRF_UART_40002000_BASE_ADDRESS		0x40002000
#define NORDIC_NRF_UART_40002000_CURRENT_SPEED		115200
#define NORDIC_NRF_UART_40002000_IRQ_0			2
#define NORDIC_NRF_UART_40002000_IRQ_0_PRIORITY		1
#define NORDIC_NRF_UART_40002000_LABEL			"UART_0"
#define NORDIC_NRF_UART_40002000_SIZE			4096

/* watchdog@40010000 */
#define NORDIC_NRF_WATCHDOG_40010000_BASE_ADDRESS	0x40010000
#define NORDIC_NRF_WATCHDOG_40010000_INTERRUPT_NAMES	"wdt"
#define NORDIC_NRF_WATCHDOG_40010000_IRQ_0		16
#define NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY	1
#define NORDIC_NRF_WATCHDOG_40010000_LABEL		"WDT"
#define NORDIC_NRF_WATCHDOG_40010000_SIZE		4096
#define NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT		NORDIC_NRF_WATCHDOG_40010000_IRQ_0
#define NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT_PRIORITY	NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY


/* Following definitions fixup the generated include */
/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define CONFIG_UART_0_IRQ_PRI		NORDIC_NRF_UART_40002000_IRQ_0_PRIORITY
#define CONFIG_UART_0_BAUD_RATE		NORDIC_NRF_UART_40002000_CURRENT_SPEED
#define CONFIG_UART_0_NAME		NORDIC_NRF_UART_40002000_LABEL

#define FLASH_DEV_NAME			NRF_NRF52_FLASH_CONTROLLER_4001E000_LABEL

#define CONFIG_I2C_0_BASE_ADDR		NORDIC_NRF5_I2C_40003000_BASE_ADDRESS
#define CONFIG_I2C_0_NAME		NORDIC_NRF5_I2C_40003000_LABEL
#define CONFIG_I2C_0_BITRATE		NORDIC_NRF5_I2C_40003000_CLOCK_FREQUENCY
#define CONFIG_I2C_0_IRQ_PRI		NORDIC_NRF5_I2C_40003000_IRQ_0_PRIORITY
#define CONFIG_I2C_0_IRQ		NORDIC_NRF5_I2C_40003000_IRQ_0

#define CONFIG_I2C_1_BASE_ADDR		NORDIC_NRF5_I2C_40004000_BASE_ADDRESS
#define CONFIG_I2C_1_NAME		NORDIC_NRF5_I2C_40004000_LABEL
#define CONFIG_I2C_1_BITRATE		NORDIC_NRF5_I2C_40004000_CLOCK_FREQUENCY
#define CONFIG_I2C_1_IRQ_PRI		NORDIC_NRF5_I2C_40004000_IRQ_0_PRIORITY
#define CONFIG_I2C_1_IRQ		NORDIC_NRF5_I2C_40004000_IRQ_0

#define CONFIG_USBD_NRF5_IRQ		NORDIC_NRF_USBD_0X40027000_IRQ_USBD
#define CONFIG_USBD_NRF5_IRQ_PRI	NORDIC_NRF_USBD_0X40027000_IRQ_USBD_PRIORITY
#define CONFIG_USBD_NRF5_NUM_BIDIR_EP	NORDIC_NRF_USBD_0X40027000_NUM_BIDIR_ENDPOINTS
#define CONFIG_USBD_NRF5_NUM_IN_EP	NORDIC_NRF_USBD_0X40027000_NUM_IN_ENDPOINTS
#define CONFIG_USBD_NRF5_NUM_OUT_EP	NORDIC_NRF_USBD_0X40027000_NUM_OUT_ENDPOINTS
#define CONFIG_USBD_NRF5_NUM_ISOIN_EP	NORDIC_NRF_USBD_0X40027000_NUM_ISOIN_ENDPOINTS
#define CONFIG_USBD_NRF5_NUM_ISOOUT_EP	NORDIC_NRF_USBD_0X40027000_NUM_ISOOUT_ENDPOINTS
#define CONFIG_USBD_NRF5_NAME		NORDIC_NRF_USBD_0X40027000_LABEL

#define CONFIG_WDT_0_NAME		NORDIC_NRF_WATCHDOG_40010000_LABEL
#define CONFIG_WDT_NRF_IRQ		NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT
#define CONFIG_WDT_NRF_IRQ_PRI		NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT_PRIORITY

/* End of SoC Level DTS fixup file */

#endif
