{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665537875975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665537875977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 21:24:35 2022 " "Processing started: Tue Oct 11 21:24:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665537875977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665537875977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665537875977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665537876885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinedasu1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combinedasu1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665537876962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665537876962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665537877057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd 2 1 " "Using design file /users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665537877649 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665537877649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665537877649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 192 328 496 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665537877665 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Overflow asu.vhd(12) " "VHDL Signal Declaration warning at asu.vhd(12): used implicit default value for signal \"Overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1665537877666 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum asu.vhd(28) " "VHDL Process Statement warning at asu.vhd(28): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665537877667 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum asu.vhd(32) " "VHDL Process Statement warning at asu.vhd(32): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665537877667 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum asu.vhd(41) " "VHDL Process Statement warning at asu.vhd(41): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1665537877667 "|CombinedASU1|ASU:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sum asu.vhd(21) " "VHDL Process Statement warning at asu.vhd(21): inferring latch(es) for signal or variable \"Sum\", which holds its previous value in one or more paths through the process" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1665537877668 "|CombinedASU1|ASU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[0\] asu.vhd(21) " "Inferred latch for \"Sum\[0\]\" at asu.vhd(21)" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665537877668 "|CombinedASU1|ASU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[1\] asu.vhd(21) " "Inferred latch for \"Sum\[1\]\" at asu.vhd(21)" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665537877668 "|CombinedASU1|ASU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[2\] asu.vhd(21) " "Inferred latch for \"Sum\[2\]\" at asu.vhd(21)" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665537877668 "|CombinedASU1|ASU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[3\] asu.vhd(21) " "Inferred latch for \"Sum\[3\]\" at asu.vhd(21)" {  } { { "asu.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test/asu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665537877668 "|CombinedASU1|ASU:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test2/sseg.vhd 2 1 " "Using design file /users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test2/sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test2/sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665537877720 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/test2/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665537877720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665537877720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst1 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst1\"" {  } { { "CombinedASU1.bdf" "inst1" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 192 752 936 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665537877726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[0\] GND " "Pin \"neg_display\[0\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[1\] GND " "Pin \"neg_display\[1\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[2\] GND " "Pin \"neg_display\[2\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[3\] GND " "Pin \"neg_display\[3\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[4\] GND " "Pin \"neg_display\[4\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg_display\[5\] GND " "Pin \"neg_display\[5\]\" is stuck at GND" {  } { { "CombinedASU1.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/CombinedASU1/CombinedASU1.bdf" { { 296 976 1156 312 "neg_display\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665537878083 "|CombinedASU1|neg_display[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665537878083 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665537878327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665537878327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665537878421 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665537878421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665537878421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665537878421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665537878460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 21:24:38 2022 " "Processing ended: Tue Oct 11 21:24:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665537878460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665537878460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665537878460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665537878460 ""}
