---

title: Hello World in Verilog
layout: default
date: 2022-04-28
last-modified: 2023-03-19

---

Welcome to the [Hello World](https://sampleprograms.io/projects/hello-world) in [Verilog](https://sampleprograms.io/languages/verilog) page! Here, you'll find the source code for this program as well as a description of how the program works.

## Current Solution

{% raw %}

```verilog
module main;
  initial
    begin
      $display("Hello, World!");
      $finish;
    end
endmodule
```

{% endraw %}

[Hello World](https://sampleprograms.io/projects/hello-world) in [Verilog](https://sampleprograms.io/languages/verilog) was written by:

- Jeremy Grifski

If you see anything you'd like to change or update, [please consider contributing](https://github.com/TheRenegadeCoder/sample-programs).

## How to Implement the Solution

No 'How to Implement the Solution' section available. [Please consider contributing](https://github.com/TheRenegadeCoder/sample-programs-website).

## How to Run the Solution

No 'How to Run the Solution' section available. [Please consider contributing](https://github.com/TheRenegadeCoder/sample-programs-website).