vendor_name = ModelSim
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumador1bit_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/sumadorNbits_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftLeftNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shift1bit.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/complemento_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/restadorNbits_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/andNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/orNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/xorNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/pruebas_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/shiftRightNbits_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/multiplicador_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/ALU.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/displayHexadecimal.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/aluMux.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/FPGAInterface.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaMux_tb.sv
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/fpgaInterface_tb.sv
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_1am.tdf
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/alt_u_div_kse.tdf
source_file = 1, C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/db/lpm_divide_42m.tdf
design_name = FPGAInterface
instance = comp, \hex[0]~output , hex[0]~output, FPGAInterface, 1
instance = comp, \hex[1]~output , hex[1]~output, FPGAInterface, 1
instance = comp, \hex[2]~output , hex[2]~output, FPGAInterface, 1
instance = comp, \hex[3]~output , hex[3]~output, FPGAInterface, 1
instance = comp, \hex[4]~output , hex[4]~output, FPGAInterface, 1
instance = comp, \hex[5]~output , hex[5]~output, FPGAInterface, 1
instance = comp, \hex[6]~output , hex[6]~output, FPGAInterface, 1
instance = comp, \flags[0]~output , flags[0]~output, FPGAInterface, 1
instance = comp, \flags[1]~output , flags[1]~output, FPGAInterface, 1
instance = comp, \flags[2]~output , flags[2]~output, FPGAInterface, 1
instance = comp, \flags[3]~output , flags[3]~output, FPGAInterface, 1
instance = comp, \sel[5]~input , sel[5]~input, FPGAInterface, 1
instance = comp, \sel[2]~input , sel[2]~input, FPGAInterface, 1
instance = comp, \sel[4]~input , sel[4]~input, FPGAInterface, 1
instance = comp, \sel[3]~input , sel[3]~input, FPGAInterface, 1
instance = comp, \sel[0]~input , sel[0]~input, FPGAInterface, 1
instance = comp, \sel[1]~input , sel[1]~input, FPGAInterface, 1
instance = comp, \fpgaMuxi|WideOr2~0 , fpgaMuxi|WideOr2~0, FPGAInterface, 1
instance = comp, \fpgaMuxi|result[3] , fpgaMuxi|result[3], FPGAInterface, 1
instance = comp, \fpgaMuxi|WideOr7~0 , fpgaMuxi|WideOr7~0, FPGAInterface, 1
instance = comp, \fpgaMuxi|result[0] , fpgaMuxi|result[0], FPGAInterface, 1
instance = comp, \fpgaMuxi|WideOr5~0 , fpgaMuxi|WideOr5~0, FPGAInterface, 1
instance = comp, \fpgaMuxi|result[1] , fpgaMuxi|result[1], FPGAInterface, 1
instance = comp, \fpgaMuxi|WideOr3~0 , fpgaMuxi|WideOr3~0, FPGAInterface, 1
instance = comp, \fpgaMuxi|result[2] , fpgaMuxi|result[2], FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~0 , fpgaAlu|aluMuxInstance|Mux0~0, FPGAInterface, 1
instance = comp, \bIn[3]~input , bIn[3]~input, FPGAInterface, 1
instance = comp, \bIn[1]~input , bIn[1]~input, FPGAInterface, 1
instance = comp, \aIn[3]~input , aIn[3]~input, FPGAInterface, 1
instance = comp, \bIn[2]~input , bIn[2]~input, FPGAInterface, 1
instance = comp, \bIn[0]~input , bIn[0]~input, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_0_result_int[0]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_0_result_int[1]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[0] , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[0], FPGAInterface, 1
instance = comp, \aIn[2]~input , aIn[2]~input, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[0]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[1]~9, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[5]~1 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[5]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[0]~2 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[0]~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[5] , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[5], FPGAInterface, 1
instance = comp, \aIn[1]~input , aIn[1]~input, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~13, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[10] , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|selnose[10], FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[5]~3 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[5]~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[4]~0 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|StageOut[4]~0, FPGAInterface, 1
instance = comp, \aIn[0]~input , aIn[0]~input, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~22 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~22, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~5 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~9 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~9, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~13 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~13, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~17 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~17, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~1 , fpgaAlu|aluMuxInstance|Mux0~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux0~2 , fpgaAlu|aluSl|Mux0~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|LessThan0~0 , fpgaAlu|aluSl|LessThan0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux0~1 , fpgaAlu|aluSl|Mux0~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux0~0 , fpgaAlu|aluSl|Mux0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux0~3 , fpgaAlu|aluSl|Mux0~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux0~4 , fpgaAlu|aluSl|Mux0~4, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[3].sum|c~0 , fpgaAlu|aluRes|sum1|sum_creator[3].sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[1].sum|c , fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[1].sum|c, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[1].sum|carryOut , fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[1].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[2].sum|c , fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[2].sum|c, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[1].sum|sum_creator[1].sum|c , fpgaAlu|aluMul|sums_generator[1].sum|sum_creator[1].sum|c, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[2].sum|sum|c~0 , fpgaAlu|aluMul|sums_generator[2].sum|sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[0] , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[0], FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~3 , fpgaAlu|aluMuxInstance|Mux0~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[1].sum|carryOut , fpgaAlu|aluRes|sum1|sum_creator[1].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum2|sum_creator[3].sum|c~0 , fpgaAlu|aluRes|sum2|sum_creator[3].sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[3].sum|carryOut , fpgaAlu|aluRes|sum1|sum_creator[3].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[1].sum|c~0 , fpgaAlu|aluRes|sum1|sum_creator[1].sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[2].sum|c~0 , fpgaAlu|aluRes|sum1|sum_creator[2].sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|sum1|sum_creator[2].sum|c , fpgaAlu|aluRes|sum1|sum_creator[2].sum|c, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|cOut[3]~2 , fpgaAlu|aluRes|cOut[3]~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|cOut[0] , fpgaAlu|aluMul|cOut[0], FPGAInterface, 1
instance = comp, \fpgaAlu|aluSum|sum_creator[1].sum|carryOut , fpgaAlu|aluSum|sum_creator[1].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSum|sum_creator[2].sum|carryOut , fpgaAlu|aluSum|sum_creator[2].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~2 , fpgaAlu|aluMuxInstance|Mux0~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~4 , fpgaAlu|aluMuxInstance|Mux0~4, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux2~0 , fpgaAlu|aluSl|Mux2~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~6 , fpgaAlu|aluMuxInstance|Mux2~6, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~5 , fpgaAlu|aluMuxInstance|Mux0~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~1 , fpgaAlu|aluDiv|Mod0|auto_generated|divider|divider|op_4~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux0~6 , fpgaAlu|aluMuxInstance|Mux0~6, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSr|Mux0~0 , fpgaAlu|aluSr|Mux0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux3~1 , fpgaAlu|aluMuxInstance|Mux3~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux3~2 , fpgaAlu|aluMuxInstance|Mux3~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[0]~1 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[0]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[5] , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[5], FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[10] , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|selnose[10], FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[5]~0 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[5]~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[5]~2 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[5]~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[4]~3 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|StageOut[4]~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~22 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~22, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~18 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~18, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~14 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~14, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~10 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~10, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~6 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~6, FPGAInterface, 1
instance = comp, \fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~1 , fpgaAlu|aluDiv|Div0|auto_generated|divider|divider|op_4~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux3~0 , fpgaAlu|aluMuxInstance|Mux3~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux3~3 , fpgaAlu|aluMuxInstance|Mux3~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux3~4 , fpgaAlu|aluMuxInstance|Mux3~4, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~1 , fpgaAlu|aluMuxInstance|Mux2~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~0 , fpgaAlu|aluMuxInstance|Mux2~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~2 , fpgaAlu|aluMuxInstance|Mux2~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[0].sum|sum|c~0 , fpgaAlu|aluMul|sums_generator[0].sum|sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux2~1 , fpgaAlu|aluSl|Mux2~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~4 , fpgaAlu|aluMuxInstance|Mux2~4, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|cOut[1]~0 , fpgaAlu|aluRes|cOut[1]~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~3 , fpgaAlu|aluMuxInstance|Mux2~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux2~5 , fpgaAlu|aluMuxInstance|Mux2~5, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~4 , fpgaAlu|aluMuxInstance|Mux1~4, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|cOut[2]~1 , fpgaAlu|aluRes|cOut[2]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~2 , fpgaAlu|aluMuxInstance|Mux1~2, FPGAInterface, 1
instance = comp, \fpgaAlu|aluSl|Mux1~0 , fpgaAlu|aluSl|Mux1~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[1].sum|sum|c~0 , fpgaAlu|aluMul|sums_generator[1].sum|sum|c~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~1 , fpgaAlu|aluMuxInstance|Mux1~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~3 , fpgaAlu|aluMuxInstance|Mux1~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~0 , fpgaAlu|aluMuxInstance|Mux1~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMuxInstance|Mux1~5 , fpgaAlu|aluMuxInstance|Mux1~5, FPGAInterface, 1
instance = comp, \hexSeg|WideOr6~0 , hexSeg|WideOr6~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr5~0 , hexSeg|WideOr5~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr4~0 , hexSeg|WideOr4~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr3~0 , hexSeg|WideOr3~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr2~0 , hexSeg|WideOr2~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr1~0 , hexSeg|WideOr1~0, FPGAInterface, 1
instance = comp, \hexSeg|WideOr0~0 , hexSeg|WideOr0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluRes|WideOr0~0 , fpgaAlu|aluRes|WideOr0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|Flags[0]~0 , fpgaAlu|Flags[0]~0, FPGAInterface, 1
instance = comp, \fpgaAlu|Equal1~0 , fpgaAlu|Equal1~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluAnd|cOut[2] , fpgaAlu|aluAnd|cOut[2], FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|andOutput[3][1] , fpgaAlu|aluMul|andOutput[3][1], FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[2].sum|sum|carryOut~0 , fpgaAlu|aluMul|sums_generator[2].sum|sum|carryOut~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[3].sum|c , fpgaAlu|aluMul|sums_generator[0].sum|sum_creator[3].sum|c, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|sums_generator[1].sum|sum_creator[1].sum|carryOut , fpgaAlu|aluMul|sums_generator[1].sum|sum_creator[1].sum|carryOut, FPGAInterface, 1
instance = comp, \fpgaAlu|Flags[2]~1 , fpgaAlu|Flags[2]~1, FPGAInterface, 1
instance = comp, \fpgaAlu|Flags[2]~2 , fpgaAlu|Flags[2]~2, FPGAInterface, 1
instance = comp, \fpgaAlu|Flags[2]~3 , fpgaAlu|Flags[2]~3, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|LessThan0~0 , fpgaAlu|aluMul|LessThan0~0, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|LessThan0~1 , fpgaAlu|aluMul|LessThan0~1, FPGAInterface, 1
instance = comp, \fpgaAlu|aluMul|LessThan0~2 , fpgaAlu|aluMul|LessThan0~2, FPGAInterface, 1
instance = comp, \fpgaAlu|Flags[3]~4 , fpgaAlu|Flags[3]~4, FPGAInterface, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, FPGAInterface, 1
