# SETTINGS ./simusched ../ejercicio8/ejercicio8-1.tsk 3 1 10 SchedRR
LOAD 0  0
LOAD 0  1
LOAD 0  2
LOAD 0  3
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1  0 0
CPU 1  1 1
CPU 1  2 2
# CONTEXT CPU 0 2
# CONTEXT CPU 1 2
# CONTEXT CPU 2 2
CPU 3  3 0
# CONTEXT CPU 1 3
# CONTEXT CPU 2 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
# CONTEXT CPU 2 4
# CONTEXT CPU 0 5
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
# CONTEXT CPU 0 6
# CONTEXT CPU 1 6
# CONTEXT CPU 2 6
# CONTEXT CPU 0 7
# CONTEXT CPU 1 7
# CONTEXT CPU 2 7
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
# CONTEXT CPU 0 9
# CONTEXT CPU 1 9
# CONTEXT CPU 2 9
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 0 13
CPU 13  0 1
CPU 13  1 2
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 15  2 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 0 17
# CONTEXT CPU 1 17
# CONTEXT CPU 2 17
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 0 25
CPU 25  3 1
CPU 25  0 2
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 27  1 0
# CONTEXT CPU 1 27
# CONTEXT CPU 2 27
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 0 37
CPU 37  2 1
CPU 37  3 2
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
CPU 39  0 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
EXIT 40  0 0
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
# CONTEXT CPU 2 47
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 0 49
CPU 49  1 1
CPU 49  2 2
EXIT 50  1 1
EXIT 50  2 2
# CONTEXT CPU 0 50
CPU 50 -1 1
CPU 50 -1 2
CPU 51  3 0
CPU 51 -1 1
CPU 51 -1 2
EXIT 52  3 0
CPU 52 -1 0
CPU 52 -1 1
CPU 52 -1 2
