
TP_Integrador_RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040d8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08004288  08004288  00014288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800438c  0800438c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800438c  0800438c  0001438c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004394  08004394  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004394  08004394  00014394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004398  08004398  00014398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800439c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a0  2**0
                  CONTENTS
 10 .bss          00000104  200000a0  200000a0  000200a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001a4  200001a4  000200a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cc75  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f52  00000000  00000000  0002cd45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a98  00000000  00000000  0002ec98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009c8  00000000  00000000  0002f730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003938  00000000  00000000  000300f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001147d  00000000  00000000  00033a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2e54  00000000  00000000  00044ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00127d01  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002da8  00000000  00000000  00127d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004270 	.word	0x08004270

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000a4 	.word	0x200000a4
 80001ec:	08004270 	.word	0x08004270

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <RTC_init>:
uint8_t buff[20];
static char i2c_msg[20];


// Setea parámetros de funcionamiento del RTC
void RTC_init(){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
estado = RTC_activo;
 80005a8:	4b0a      	ldr	r3, [pc, #40]	; (80005d4 <RTC_init+0x30>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	601a      	str	r2, [r3, #0]
buff[0] = RTC_CTRL_INIT;
 80005ae:	4b0a      	ldr	r3, [pc, #40]	; (80005d8 <RTC_init+0x34>)
 80005b0:	2204      	movs	r2, #4
 80005b2:	701a      	strb	r2, [r3, #0]
buff[1] = RTC_STAT_INIT;
 80005b4:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <RTC_init+0x34>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	705a      	strb	r2, [r3, #1]
I2C_Write(RTC_ADD, RTC_CTRL_REG, 2);
 80005ba:	2202      	movs	r2, #2
 80005bc:	210e      	movs	r1, #14
 80005be:	20d0      	movs	r0, #208	; 0xd0
 80005c0:	f000 faf6 	bl	8000bb0 <I2C_Write>
RTC_send_fecha(fecha_i);
 80005c4:	4805      	ldr	r0, [pc, #20]	; (80005dc <RTC_init+0x38>)
 80005c6:	f000 fa37 	bl	8000a38 <RTC_send_fecha>
RTC_send_hora(hora_i);
 80005ca:	4805      	ldr	r0, [pc, #20]	; (80005e0 <RTC_init+0x3c>)
 80005cc:	f000 f99a 	bl	8000904 <RTC_send_hora>
}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200000c4 	.word	0x200000c4
 80005d8:	200000cc 	.word	0x200000cc
 80005dc:	20000000 	.word	0x20000000
 80005e0:	2000000c 	.word	0x2000000c

080005e4 <RTC_estado>:

void RTC_estado(char comando){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
	switch(estado){
 80005ee:	4b62      	ldr	r3, [pc, #392]	; (8000778 <RTC_estado+0x194>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d072      	beq.n	80006dc <RTC_estado+0xf8>
 80005f6:	2b03      	cmp	r3, #3
 80005f8:	f300 80b3 	bgt.w	8000762 <RTC_estado+0x17e>
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d002      	beq.n	8000606 <RTC_estado+0x22>
 8000600:	2b02      	cmp	r3, #2
 8000602:	d028      	beq.n	8000656 <RTC_estado+0x72>

	default:



		break;
 8000604:	e0ad      	b.n	8000762 <RTC_estado+0x17e>
		RTC_leer_hora();
 8000606:	f000 f8c5 	bl	8000794 <RTC_leer_hora>
		uartSendString(i2c_msg);
 800060a:	485c      	ldr	r0, [pc, #368]	; (800077c <RTC_estado+0x198>)
 800060c:	f000 fb28 	bl	8000c60 <uartSendString>
		uartSendString(espacio);
 8000610:	485b      	ldr	r0, [pc, #364]	; (8000780 <RTC_estado+0x19c>)
 8000612:	f000 fb25 	bl	8000c60 <uartSendString>
		RTC_leer_fecha();
 8000616:	f000 f919 	bl	800084c <RTC_leer_fecha>
		uartSendString(i2c_msg);
 800061a:	4858      	ldr	r0, [pc, #352]	; (800077c <RTC_estado+0x198>)
 800061c:	f000 fb20 	bl	8000c60 <uartSendString>
		uartSendString(salto);
 8000620:	4858      	ldr	r0, [pc, #352]	; (8000784 <RTC_estado+0x1a0>)
 8000622:	f000 fb1d 	bl	8000c60 <uartSendString>
		if (comando == 'A'){
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	2b41      	cmp	r3, #65	; 0x41
 800062a:	d107      	bne.n	800063c <RTC_estado+0x58>
			estado = RTC_set_hora;
 800062c:	4b52      	ldr	r3, [pc, #328]	; (8000778 <RTC_estado+0x194>)
 800062e:	2202      	movs	r2, #2
 8000630:	601a      	str	r2, [r3, #0]
			opcion = 0;
 8000632:	4b55      	ldr	r3, [pc, #340]	; (8000788 <RTC_estado+0x1a4>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
			comando = '\0';
 8000638:	2300      	movs	r3, #0
 800063a:	71fb      	strb	r3, [r7, #7]
		if (comando == 'B'){
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	2b42      	cmp	r3, #66	; 0x42
 8000640:	f040 8091 	bne.w	8000766 <RTC_estado+0x182>
			estado = RTC_set_fecha;
 8000644:	4b4c      	ldr	r3, [pc, #304]	; (8000778 <RTC_estado+0x194>)
 8000646:	2203      	movs	r2, #3
 8000648:	601a      	str	r2, [r3, #0]
			opcion = 0;
 800064a:	4b4f      	ldr	r3, [pc, #316]	; (8000788 <RTC_estado+0x1a4>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
			comando = '\0';
 8000650:	2300      	movs	r3, #0
 8000652:	71fb      	strb	r3, [r7, #7]
		break;
 8000654:	e087      	b.n	8000766 <RTC_estado+0x182>
		RTC_leer_hora();
 8000656:	f000 f89d 	bl	8000794 <RTC_leer_hora>
		if (comando == '2'){
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	2b32      	cmp	r3, #50	; 0x32
 800065e:	d107      	bne.n	8000670 <RTC_estado+0x8c>
			hora[opcion]++;
 8000660:	4b49      	ldr	r3, [pc, #292]	; (8000788 <RTC_estado+0x1a4>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	4a49      	ldr	r2, [pc, #292]	; (800078c <RTC_estado+0x1a8>)
 8000666:	5cd2      	ldrb	r2, [r2, r3]
 8000668:	3201      	adds	r2, #1
 800066a:	b2d1      	uxtb	r1, r2
 800066c:	4a47      	ldr	r2, [pc, #284]	; (800078c <RTC_estado+0x1a8>)
 800066e:	54d1      	strb	r1, [r2, r3]
		if (comando == '8'){
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	2b38      	cmp	r3, #56	; 0x38
 8000674:	d107      	bne.n	8000686 <RTC_estado+0xa2>
			hora[opcion]--;
 8000676:	4b44      	ldr	r3, [pc, #272]	; (8000788 <RTC_estado+0x1a4>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	4a44      	ldr	r2, [pc, #272]	; (800078c <RTC_estado+0x1a8>)
 800067c:	5cd2      	ldrb	r2, [r2, r3]
 800067e:	3a01      	subs	r2, #1
 8000680:	b2d1      	uxtb	r1, r2
 8000682:	4a42      	ldr	r2, [pc, #264]	; (800078c <RTC_estado+0x1a8>)
 8000684:	54d1      	strb	r1, [r2, r3]
		if (comando == '6'){
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	2b36      	cmp	r3, #54	; 0x36
 800068a:	d109      	bne.n	80006a0 <RTC_estado+0xbc>
			if(opcion < 2){
 800068c:	4b3e      	ldr	r3, [pc, #248]	; (8000788 <RTC_estado+0x1a4>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b01      	cmp	r3, #1
 8000692:	d805      	bhi.n	80006a0 <RTC_estado+0xbc>
				opcion++;
 8000694:	4b3c      	ldr	r3, [pc, #240]	; (8000788 <RTC_estado+0x1a4>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	3301      	adds	r3, #1
 800069a:	b2da      	uxtb	r2, r3
 800069c:	4b3a      	ldr	r3, [pc, #232]	; (8000788 <RTC_estado+0x1a4>)
 800069e:	701a      	strb	r2, [r3, #0]
		if (comando == '2'){
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	2b32      	cmp	r3, #50	; 0x32
 80006a4:	d109      	bne.n	80006ba <RTC_estado+0xd6>
			if(opcion > 0){
 80006a6:	4b38      	ldr	r3, [pc, #224]	; (8000788 <RTC_estado+0x1a4>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d005      	beq.n	80006ba <RTC_estado+0xd6>
				opcion--;
 80006ae:	4b36      	ldr	r3, [pc, #216]	; (8000788 <RTC_estado+0x1a4>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	3b01      	subs	r3, #1
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	4b34      	ldr	r3, [pc, #208]	; (8000788 <RTC_estado+0x1a4>)
 80006b8:	701a      	strb	r2, [r3, #0]
		RTC_leer_hora();
 80006ba:	f000 f86b 	bl	8000794 <RTC_leer_hora>
		uartSendString(i2c_msg);
 80006be:	482f      	ldr	r0, [pc, #188]	; (800077c <RTC_estado+0x198>)
 80006c0:	f000 face 	bl	8000c60 <uartSendString>
		uartSendString(salto);
 80006c4:	482f      	ldr	r0, [pc, #188]	; (8000784 <RTC_estado+0x1a0>)
 80006c6:	f000 facb 	bl	8000c60 <uartSendString>
		if (comando == 'A'){
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b41      	cmp	r3, #65	; 0x41
 80006ce:	d14c      	bne.n	800076a <RTC_estado+0x186>
			estado = RTC_activo;
 80006d0:	4b29      	ldr	r3, [pc, #164]	; (8000778 <RTC_estado+0x194>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	601a      	str	r2, [r3, #0]
			comando = '\0';
 80006d6:	2300      	movs	r3, #0
 80006d8:	71fb      	strb	r3, [r7, #7]
		break;
 80006da:	e046      	b.n	800076a <RTC_estado+0x186>
		RTC_leer_fecha();
 80006dc:	f000 f8b6 	bl	800084c <RTC_leer_fecha>
		if (comando == '2'){
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	2b32      	cmp	r3, #50	; 0x32
 80006e4:	d107      	bne.n	80006f6 <RTC_estado+0x112>
			fecha[opcion]++;
 80006e6:	4b28      	ldr	r3, [pc, #160]	; (8000788 <RTC_estado+0x1a4>)
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4a29      	ldr	r2, [pc, #164]	; (8000790 <RTC_estado+0x1ac>)
 80006ec:	5cd2      	ldrb	r2, [r2, r3]
 80006ee:	3201      	adds	r2, #1
 80006f0:	b2d1      	uxtb	r1, r2
 80006f2:	4a27      	ldr	r2, [pc, #156]	; (8000790 <RTC_estado+0x1ac>)
 80006f4:	54d1      	strb	r1, [r2, r3]
		if (comando == '8'){
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	2b38      	cmp	r3, #56	; 0x38
 80006fa:	d107      	bne.n	800070c <RTC_estado+0x128>
			fecha[opcion]--;
 80006fc:	4b22      	ldr	r3, [pc, #136]	; (8000788 <RTC_estado+0x1a4>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4a23      	ldr	r2, [pc, #140]	; (8000790 <RTC_estado+0x1ac>)
 8000702:	5cd2      	ldrb	r2, [r2, r3]
 8000704:	3a01      	subs	r2, #1
 8000706:	b2d1      	uxtb	r1, r2
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <RTC_estado+0x1ac>)
 800070a:	54d1      	strb	r1, [r2, r3]
		if (comando == '6'){
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	2b36      	cmp	r3, #54	; 0x36
 8000710:	d109      	bne.n	8000726 <RTC_estado+0x142>
			if(opcion < 2){
 8000712:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <RTC_estado+0x1a4>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d805      	bhi.n	8000726 <RTC_estado+0x142>
				opcion++;
 800071a:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <RTC_estado+0x1a4>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	3301      	adds	r3, #1
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b19      	ldr	r3, [pc, #100]	; (8000788 <RTC_estado+0x1a4>)
 8000724:	701a      	strb	r2, [r3, #0]
		if (comando == '2'){
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b32      	cmp	r3, #50	; 0x32
 800072a:	d109      	bne.n	8000740 <RTC_estado+0x15c>
			if(opcion > 0){
 800072c:	4b16      	ldr	r3, [pc, #88]	; (8000788 <RTC_estado+0x1a4>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d005      	beq.n	8000740 <RTC_estado+0x15c>
				opcion--;
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <RTC_estado+0x1a4>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	3b01      	subs	r3, #1
 800073a:	b2da      	uxtb	r2, r3
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <RTC_estado+0x1a4>)
 800073e:	701a      	strb	r2, [r3, #0]
		RTC_leer_fecha();
 8000740:	f000 f884 	bl	800084c <RTC_leer_fecha>
		uartSendString(i2c_msg);
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <RTC_estado+0x198>)
 8000746:	f000 fa8b 	bl	8000c60 <uartSendString>
		uartSendString(salto);
 800074a:	480e      	ldr	r0, [pc, #56]	; (8000784 <RTC_estado+0x1a0>)
 800074c:	f000 fa88 	bl	8000c60 <uartSendString>
		if (comando == 'B'){
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	2b42      	cmp	r3, #66	; 0x42
 8000754:	d10b      	bne.n	800076e <RTC_estado+0x18a>
			estado = RTC_activo;
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <RTC_estado+0x194>)
 8000758:	2201      	movs	r2, #1
 800075a:	601a      	str	r2, [r3, #0]
			comando = '\0';
 800075c:	2300      	movs	r3, #0
 800075e:	71fb      	strb	r3, [r7, #7]
			break;
 8000760:	e006      	b.n	8000770 <RTC_estado+0x18c>
		break;
 8000762:	bf00      	nop
 8000764:	e004      	b.n	8000770 <RTC_estado+0x18c>
		break;
 8000766:	bf00      	nop
 8000768:	e002      	b.n	8000770 <RTC_estado+0x18c>
		break;
 800076a:	bf00      	nop
 800076c:	e000      	b.n	8000770 <RTC_estado+0x18c>
		break;
 800076e:	bf00      	nop
	}

}
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	200000c4 	.word	0x200000c4
 800077c:	200000e0 	.word	0x200000e0
 8000780:	2000001c 	.word	0x2000001c
 8000784:	20000018 	.word	0x20000018
 8000788:	200000c8 	.word	0x200000c8
 800078c:	200000bc 	.word	0x200000bc
 8000790:	200000c0 	.word	0x200000c0

08000794 <RTC_leer_hora>:

// devuelve un string con la hora en formato| hh:mm:ss
char* RTC_leer_hora(){
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af02      	add	r7, sp, #8
//HAL_I2C_Mem_Read(&hi2c1, RTC_ADD, RTC_TIME_ADD, 1, buff, 3, I2C_TO);
I2C_Read(RTC_ADD, RTC_TIME_ADD, 3);
 800079a:	2203      	movs	r2, #3
 800079c:	2100      	movs	r1, #0
 800079e:	20d0      	movs	r0, #208	; 0xd0
 80007a0:	f000 f9e6 	bl	8000b70 <I2C_Read>
hora[0] = (buff[0] >> 4)* 10 + (buff[0] & 0b00001111);
 80007a4:	4b25      	ldr	r3, [pc, #148]	; (800083c <RTC_leer_hora+0xa8>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	091b      	lsrs	r3, r3, #4
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	461a      	mov	r2, r3
 80007ae:	0092      	lsls	r2, r2, #2
 80007b0:	4413      	add	r3, r2
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4b21      	ldr	r3, [pc, #132]	; (800083c <RTC_leer_hora+0xa8>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	f003 030f 	and.w	r3, r3, #15
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	4413      	add	r3, r2
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <RTC_leer_hora+0xac>)
 80007c6:	701a      	strb	r2, [r3, #0]
hora[1] = (buff[1] >> 4)* 10 + (buff[1] & 0b00001111);
 80007c8:	4b1c      	ldr	r3, [pc, #112]	; (800083c <RTC_leer_hora+0xa8>)
 80007ca:	785b      	ldrb	r3, [r3, #1]
 80007cc:	091b      	lsrs	r3, r3, #4
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	461a      	mov	r2, r3
 80007d2:	0092      	lsls	r2, r2, #2
 80007d4:	4413      	add	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <RTC_leer_hora+0xa8>)
 80007dc:	785b      	ldrb	r3, [r3, #1]
 80007de:	f003 030f 	and.w	r3, r3, #15
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	4413      	add	r3, r2
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	4b15      	ldr	r3, [pc, #84]	; (8000840 <RTC_leer_hora+0xac>)
 80007ea:	705a      	strb	r2, [r3, #1]
hora[2] = ((buff[2] >> 4)& 0b00000011)* 10 + (buff[2] & 0b00001111);
 80007ec:	4b13      	ldr	r3, [pc, #76]	; (800083c <RTC_leer_hora+0xa8>)
 80007ee:	789b      	ldrb	r3, [r3, #2]
 80007f0:	091b      	lsrs	r3, r3, #4
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	f003 0303 	and.w	r3, r3, #3
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	461a      	mov	r2, r3
 80007fc:	0092      	lsls	r2, r2, #2
 80007fe:	4413      	add	r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	b2da      	uxtb	r2, r3
 8000804:	4b0d      	ldr	r3, [pc, #52]	; (800083c <RTC_leer_hora+0xa8>)
 8000806:	789b      	ldrb	r3, [r3, #2]
 8000808:	f003 030f 	and.w	r3, r3, #15
 800080c:	b2db      	uxtb	r3, r3
 800080e:	4413      	add	r3, r2
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <RTC_leer_hora+0xac>)
 8000814:	709a      	strb	r2, [r3, #2]
sprintf(i2c_msg, "%hd:%hd:%hd", hora[2], hora[1], hora[0]);
 8000816:	4b0a      	ldr	r3, [pc, #40]	; (8000840 <RTC_leer_hora+0xac>)
 8000818:	789b      	ldrb	r3, [r3, #2]
 800081a:	461a      	mov	r2, r3
 800081c:	4b08      	ldr	r3, [pc, #32]	; (8000840 <RTC_leer_hora+0xac>)
 800081e:	785b      	ldrb	r3, [r3, #1]
 8000820:	4619      	mov	r1, r3
 8000822:	4b07      	ldr	r3, [pc, #28]	; (8000840 <RTC_leer_hora+0xac>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	460b      	mov	r3, r1
 800082a:	4906      	ldr	r1, [pc, #24]	; (8000844 <RTC_leer_hora+0xb0>)
 800082c:	4806      	ldr	r0, [pc, #24]	; (8000848 <RTC_leer_hora+0xb4>)
 800082e:	f003 f8b1 	bl	8003994 <siprintf>
return(i2c_msg);
 8000832:	4b05      	ldr	r3, [pc, #20]	; (8000848 <RTC_leer_hora+0xb4>)
}
 8000834:	4618      	mov	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200000cc 	.word	0x200000cc
 8000840:	200000bc 	.word	0x200000bc
 8000844:	08004288 	.word	0x08004288
 8000848:	200000e0 	.word	0x200000e0

0800084c <RTC_leer_fecha>:

// devuelve fecha en formato dd/mm/aaaa
char* RTC_leer_fecha(){
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af02      	add	r7, sp, #8
//HAL_I2C_Mem_Read(&hi2c1, RTC_ADD, RTC_DATE_ADD, 1, buff, 3, I2C_TO);
I2C_Read(RTC_ADD, RTC_DATE_ADD, 3);
 8000852:	2203      	movs	r2, #3
 8000854:	2104      	movs	r1, #4
 8000856:	20d0      	movs	r0, #208	; 0xd0
 8000858:	f000 f98a 	bl	8000b70 <I2C_Read>
fecha[0] = (buff[0] >> 4)* 10 + (buff[0] & 0b00001111);
 800085c:	4b25      	ldr	r3, [pc, #148]	; (80008f4 <RTC_leer_fecha+0xa8>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	091b      	lsrs	r3, r3, #4
 8000862:	b2db      	uxtb	r3, r3
 8000864:	461a      	mov	r2, r3
 8000866:	0092      	lsls	r2, r2, #2
 8000868:	4413      	add	r3, r2
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	b2da      	uxtb	r2, r3
 800086e:	4b21      	ldr	r3, [pc, #132]	; (80008f4 <RTC_leer_fecha+0xa8>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	f003 030f 	and.w	r3, r3, #15
 8000876:	b2db      	uxtb	r3, r3
 8000878:	4413      	add	r3, r2
 800087a:	b2da      	uxtb	r2, r3
 800087c:	4b1e      	ldr	r3, [pc, #120]	; (80008f8 <RTC_leer_fecha+0xac>)
 800087e:	701a      	strb	r2, [r3, #0]
fecha[1] = ((buff[1] >> 4) & 0b00000011)* 10 + (buff[1] & 0b00001111);
 8000880:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <RTC_leer_fecha+0xa8>)
 8000882:	785b      	ldrb	r3, [r3, #1]
 8000884:	091b      	lsrs	r3, r3, #4
 8000886:	b2db      	uxtb	r3, r3
 8000888:	f003 0303 	and.w	r3, r3, #3
 800088c:	b2db      	uxtb	r3, r3
 800088e:	461a      	mov	r2, r3
 8000890:	0092      	lsls	r2, r2, #2
 8000892:	4413      	add	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <RTC_leer_fecha+0xa8>)
 800089a:	785b      	ldrb	r3, [r3, #1]
 800089c:	f003 030f 	and.w	r3, r3, #15
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4413      	add	r3, r2
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <RTC_leer_fecha+0xac>)
 80008a8:	705a      	strb	r2, [r3, #1]
fecha[2] = (buff[2] >> 4)* 10 + (buff[2] & 0b00001111);
 80008aa:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <RTC_leer_fecha+0xa8>)
 80008ac:	789b      	ldrb	r3, [r3, #2]
 80008ae:	091b      	lsrs	r3, r3, #4
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	0092      	lsls	r2, r2, #2
 80008b6:	4413      	add	r3, r2
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <RTC_leer_fecha+0xa8>)
 80008be:	789b      	ldrb	r3, [r3, #2]
 80008c0:	f003 030f 	and.w	r3, r3, #15
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	4413      	add	r3, r2
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <RTC_leer_fecha+0xac>)
 80008cc:	709a      	strb	r2, [r3, #2]
sprintf(i2c_msg, "%hd/%hd/%hd", fecha[0], fecha[1], fecha[2]);
 80008ce:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <RTC_leer_fecha+0xac>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	461a      	mov	r2, r3
 80008d4:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <RTC_leer_fecha+0xac>)
 80008d6:	785b      	ldrb	r3, [r3, #1]
 80008d8:	4619      	mov	r1, r3
 80008da:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <RTC_leer_fecha+0xac>)
 80008dc:	789b      	ldrb	r3, [r3, #2]
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	460b      	mov	r3, r1
 80008e2:	4906      	ldr	r1, [pc, #24]	; (80008fc <RTC_leer_fecha+0xb0>)
 80008e4:	4806      	ldr	r0, [pc, #24]	; (8000900 <RTC_leer_fecha+0xb4>)
 80008e6:	f003 f855 	bl	8003994 <siprintf>
return(i2c_msg);
 80008ea:	4b05      	ldr	r3, [pc, #20]	; (8000900 <RTC_leer_fecha+0xb4>)
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000cc 	.word	0x200000cc
 80008f8:	200000c0 	.word	0x200000c0
 80008fc:	08004294 	.word	0x08004294
 8000900:	200000e0 	.word	0x200000e0

08000904 <RTC_send_hora>:

// acepta un string con la hora formateada y lo guarda en el RTC
void RTC_send_hora(char * i2c_msg){
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
uint8_t decenas;
hora[2] = (i2c_msg[0] - '0')*10 + (i2c_msg[1] - '0');
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	3b30      	subs	r3, #48	; 0x30
 8000912:	b2db      	uxtb	r3, r3
 8000914:	461a      	mov	r2, r3
 8000916:	0092      	lsls	r2, r2, #2
 8000918:	4413      	add	r3, r2
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	b2da      	uxtb	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3301      	adds	r3, #1
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	4413      	add	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	3b30      	subs	r3, #48	; 0x30
 800092a:	b2da      	uxtb	r2, r3
 800092c:	4b3f      	ldr	r3, [pc, #252]	; (8000a2c <RTC_send_hora+0x128>)
 800092e:	709a      	strb	r2, [r3, #2]
hora[1] = (i2c_msg[3] - '0')*10 + (i2c_msg[4] - '0');
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3303      	adds	r3, #3
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	3b30      	subs	r3, #48	; 0x30
 8000938:	b2db      	uxtb	r3, r3
 800093a:	461a      	mov	r2, r3
 800093c:	0092      	lsls	r2, r2, #2
 800093e:	4413      	add	r3, r2
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	b2da      	uxtb	r2, r3
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	3304      	adds	r3, #4
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	4413      	add	r3, r2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	3b30      	subs	r3, #48	; 0x30
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b36      	ldr	r3, [pc, #216]	; (8000a2c <RTC_send_hora+0x128>)
 8000954:	705a      	strb	r2, [r3, #1]
hora[0] = (i2c_msg[6] - '0')*10 + (i2c_msg[7] - '0');
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	3306      	adds	r3, #6
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	3b30      	subs	r3, #48	; 0x30
 800095e:	b2db      	uxtb	r3, r3
 8000960:	461a      	mov	r2, r3
 8000962:	0092      	lsls	r2, r2, #2
 8000964:	4413      	add	r3, r2
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	b2da      	uxtb	r2, r3
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	3307      	adds	r3, #7
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	4413      	add	r3, r2
 8000972:	b2db      	uxtb	r3, r3
 8000974:	3b30      	subs	r3, #48	; 0x30
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b2c      	ldr	r3, [pc, #176]	; (8000a2c <RTC_send_hora+0x128>)
 800097a:	701a      	strb	r2, [r3, #0]
decenas = hora[2] / 10;
 800097c:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <RTC_send_hora+0x128>)
 800097e:	789b      	ldrb	r3, [r3, #2]
 8000980:	4a2b      	ldr	r2, [pc, #172]	; (8000a30 <RTC_send_hora+0x12c>)
 8000982:	fba2 2303 	umull	r2, r3, r2, r3
 8000986:	08db      	lsrs	r3, r3, #3
 8000988:	73fb      	strb	r3, [r7, #15]
buff[2] = (decenas << 4) + (hora[2] - decenas*10);
 800098a:	7bfb      	ldrb	r3, [r7, #15]
 800098c:	011b      	lsls	r3, r3, #4
 800098e:	b2da      	uxtb	r2, r3
 8000990:	4b26      	ldr	r3, [pc, #152]	; (8000a2c <RTC_send_hora+0x128>)
 8000992:	7899      	ldrb	r1, [r3, #2]
 8000994:	7bfb      	ldrb	r3, [r7, #15]
 8000996:	4618      	mov	r0, r3
 8000998:	0140      	lsls	r0, r0, #5
 800099a:	1ac0      	subs	r0, r0, r3
 800099c:	0080      	lsls	r0, r0, #2
 800099e:	1ac3      	subs	r3, r0, r3
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	440b      	add	r3, r1
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	4413      	add	r3, r2
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	4b21      	ldr	r3, [pc, #132]	; (8000a34 <RTC_send_hora+0x130>)
 80009ae:	709a      	strb	r2, [r3, #2]
decenas = hora[1] / 10;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	; (8000a2c <RTC_send_hora+0x128>)
 80009b2:	785b      	ldrb	r3, [r3, #1]
 80009b4:	4a1e      	ldr	r2, [pc, #120]	; (8000a30 <RTC_send_hora+0x12c>)
 80009b6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	73fb      	strb	r3, [r7, #15]
buff[1] = (decenas << 4) + (hora[1] - decenas*10);
 80009be:	7bfb      	ldrb	r3, [r7, #15]
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b19      	ldr	r3, [pc, #100]	; (8000a2c <RTC_send_hora+0x128>)
 80009c6:	7859      	ldrb	r1, [r3, #1]
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	4618      	mov	r0, r3
 80009cc:	0140      	lsls	r0, r0, #5
 80009ce:	1ac0      	subs	r0, r0, r3
 80009d0:	0080      	lsls	r0, r0, #2
 80009d2:	1ac3      	subs	r3, r0, r3
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	440b      	add	r3, r1
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	4413      	add	r3, r2
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	4b14      	ldr	r3, [pc, #80]	; (8000a34 <RTC_send_hora+0x130>)
 80009e2:	705a      	strb	r2, [r3, #1]
decenas = hora[0] / 10;
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <RTC_send_hora+0x128>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	4a11      	ldr	r2, [pc, #68]	; (8000a30 <RTC_send_hora+0x12c>)
 80009ea:	fba2 2303 	umull	r2, r3, r2, r3
 80009ee:	08db      	lsrs	r3, r3, #3
 80009f0:	73fb      	strb	r3, [r7, #15]
buff[0] = (decenas << 4) + (hora[0] - decenas*10);
 80009f2:	7bfb      	ldrb	r3, [r7, #15]
 80009f4:	011b      	lsls	r3, r3, #4
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <RTC_send_hora+0x128>)
 80009fa:	7819      	ldrb	r1, [r3, #0]
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	4618      	mov	r0, r3
 8000a00:	0140      	lsls	r0, r0, #5
 8000a02:	1ac0      	subs	r0, r0, r3
 8000a04:	0080      	lsls	r0, r0, #2
 8000a06:	1ac3      	subs	r3, r0, r3
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	440b      	add	r3, r1
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	4413      	add	r3, r2
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <RTC_send_hora+0x130>)
 8000a16:	701a      	strb	r2, [r3, #0]
I2C_Write(RTC_ADD, RTC_TIME_ADD, 3);
 8000a18:	2203      	movs	r2, #3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	20d0      	movs	r0, #208	; 0xd0
 8000a1e:	f000 f8c7 	bl	8000bb0 <I2C_Write>
}
 8000a22:	bf00      	nop
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000bc 	.word	0x200000bc
 8000a30:	cccccccd 	.word	0xcccccccd
 8000a34:	200000cc 	.word	0x200000cc

08000a38 <RTC_send_fecha>:

// acepta un string con la fecha formateada
void RTC_send_fecha(char * i2c_msg){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	uint8_t decenas = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	73fb      	strb	r3, [r7, #15]
	fecha[0] = (i2c_msg[0] - '0')*10 + (i2c_msg[1] - '0');
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	3b30      	subs	r3, #48	; 0x30
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	0092      	lsls	r2, r2, #2
 8000a50:	4413      	add	r3, r2
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	3b30      	subs	r3, #48	; 0x30
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b3f      	ldr	r3, [pc, #252]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000a66:	701a      	strb	r2, [r3, #0]
	fecha[1] = (i2c_msg[3] - '0')*10 + (i2c_msg[4] - '0');
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3303      	adds	r3, #3
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3b30      	subs	r3, #48	; 0x30
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	461a      	mov	r2, r3
 8000a74:	0092      	lsls	r2, r2, #2
 8000a76:	4413      	add	r3, r2
 8000a78:	005b      	lsls	r3, r3, #1
 8000a7a:	b2da      	uxtb	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3304      	adds	r3, #4
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	3b30      	subs	r3, #48	; 0x30
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	4b36      	ldr	r3, [pc, #216]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000a8c:	705a      	strb	r2, [r3, #1]
	fecha[2] = (i2c_msg[6] - '0')*10 + (i2c_msg[7] - '0');
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	3306      	adds	r3, #6
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	3b30      	subs	r3, #48	; 0x30
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	0092      	lsls	r2, r2, #2
 8000a9c:	4413      	add	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	b2da      	uxtb	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	3307      	adds	r3, #7
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	3b30      	subs	r3, #48	; 0x30
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000ab2:	709a      	strb	r2, [r3, #2]
	decenas = fecha[0] / 10;
 8000ab4:	4b2b      	ldr	r3, [pc, #172]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	4a2b      	ldr	r2, [pc, #172]	; (8000b68 <RTC_send_fecha+0x130>)
 8000aba:	fba2 2303 	umull	r2, r3, r2, r3
 8000abe:	08db      	lsrs	r3, r3, #3
 8000ac0:	73fb      	strb	r3, [r7, #15]
	buff[0] = (decenas << 4) + (fecha[0] - decenas * 10);
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	011b      	lsls	r3, r3, #4
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	4b26      	ldr	r3, [pc, #152]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000aca:	7819      	ldrb	r1, [r3, #0]
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	0140      	lsls	r0, r0, #5
 8000ad2:	1ac0      	subs	r0, r0, r3
 8000ad4:	0080      	lsls	r0, r0, #2
 8000ad6:	1ac3      	subs	r3, r0, r3
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	440b      	add	r3, r1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	4413      	add	r3, r2
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <RTC_send_fecha+0x134>)
 8000ae6:	701a      	strb	r2, [r3, #0]
	decenas = fecha[1] / 10;
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000aea:	785b      	ldrb	r3, [r3, #1]
 8000aec:	4a1e      	ldr	r2, [pc, #120]	; (8000b68 <RTC_send_fecha+0x130>)
 8000aee:	fba2 2303 	umull	r2, r3, r2, r3
 8000af2:	08db      	lsrs	r3, r3, #3
 8000af4:	73fb      	strb	r3, [r7, #15]
	buff[1] = (decenas << 4) + (fecha[1] - decenas * 10);
 8000af6:	7bfb      	ldrb	r3, [r7, #15]
 8000af8:	011b      	lsls	r3, r3, #4
 8000afa:	b2da      	uxtb	r2, r3
 8000afc:	4b19      	ldr	r3, [pc, #100]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000afe:	7859      	ldrb	r1, [r3, #1]
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	4618      	mov	r0, r3
 8000b04:	0140      	lsls	r0, r0, #5
 8000b06:	1ac0      	subs	r0, r0, r3
 8000b08:	0080      	lsls	r0, r0, #2
 8000b0a:	1ac3      	subs	r3, r0, r3
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	440b      	add	r3, r1
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	4413      	add	r3, r2
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <RTC_send_fecha+0x134>)
 8000b1a:	705a      	strb	r2, [r3, #1]
	decenas = fecha[2] / 10;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000b1e:	789b      	ldrb	r3, [r3, #2]
 8000b20:	4a11      	ldr	r2, [pc, #68]	; (8000b68 <RTC_send_fecha+0x130>)
 8000b22:	fba2 2303 	umull	r2, r3, r2, r3
 8000b26:	08db      	lsrs	r3, r3, #3
 8000b28:	73fb      	strb	r3, [r7, #15]
	buff[2] = (decenas << 4) + (fecha[2] - decenas * 10);
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	011b      	lsls	r3, r3, #4
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <RTC_send_fecha+0x12c>)
 8000b32:	7899      	ldrb	r1, [r3, #2]
 8000b34:	7bfb      	ldrb	r3, [r7, #15]
 8000b36:	4618      	mov	r0, r3
 8000b38:	0140      	lsls	r0, r0, #5
 8000b3a:	1ac0      	subs	r0, r0, r3
 8000b3c:	0080      	lsls	r0, r0, #2
 8000b3e:	1ac3      	subs	r3, r0, r3
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	440b      	add	r3, r1
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	4413      	add	r3, r2
 8000b4a:	b2da      	uxtb	r2, r3
 8000b4c:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <RTC_send_fecha+0x134>)
 8000b4e:	709a      	strb	r2, [r3, #2]
	I2C_Write(RTC_ADD, RTC_DATE_ADD, 3);
 8000b50:	2203      	movs	r2, #3
 8000b52:	2104      	movs	r1, #4
 8000b54:	20d0      	movs	r0, #208	; 0xd0
 8000b56:	f000 f82b 	bl	8000bb0 <I2C_Write>
}
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200000c0 	.word	0x200000c0
 8000b68:	cccccccd 	.word	0xcccccccd
 8000b6c:	200000cc 	.word	0x200000cc

08000b70 <I2C_Read>:
#define I2C_TO 1000 // Timeout de la comunicación I2C

extern I2C_HandleTypeDef hi2c1;
extern uint8_t buff[20];

void I2C_Read(uint16_t i2c_add, uint16_t mem_add, uint16_t size){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af04      	add	r7, sp, #16
 8000b76:	4603      	mov	r3, r0
 8000b78:	80fb      	strh	r3, [r7, #6]
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	80bb      	strh	r3, [r7, #4]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	807b      	strh	r3, [r7, #2]
HAL_I2C_Mem_Read(&hi2c1, i2c_add, mem_add, 1, buff, 3,80);
 8000b82:	88ba      	ldrh	r2, [r7, #4]
 8000b84:	88f9      	ldrh	r1, [r7, #6]
 8000b86:	2350      	movs	r3, #80	; 0x50
 8000b88:	9302      	str	r3, [sp, #8]
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	9301      	str	r3, [sp, #4]
 8000b8e:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <I2C_Read+0x38>)
 8000b90:	9300      	str	r3, [sp, #0]
 8000b92:	2301      	movs	r3, #1
 8000b94:	4805      	ldr	r0, [pc, #20]	; (8000bac <I2C_Read+0x3c>)
 8000b96:	f000 fea9 	bl	80018ec <HAL_I2C_Mem_Read>
HAL_Delay(1);
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f000 f998 	bl	8000ed0 <HAL_Delay>
}
 8000ba0:	bf00      	nop
 8000ba2:	3708      	adds	r7, #8
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200000cc 	.word	0x200000cc
 8000bac:	20000140 	.word	0x20000140

08000bb0 <I2C_Write>:

void I2C_Write(uint16_t i2c_add, uint16_t mem_add, uint16_t size){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af04      	add	r7, sp, #16
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	80fb      	strh	r3, [r7, #6]
 8000bba:	460b      	mov	r3, r1
 8000bbc:	80bb      	strh	r3, [r7, #4]
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	807b      	strh	r3, [r7, #2]
HAL_I2C_Mem_Write(&hi2c1, i2c_add, mem_add, 1, buff, size, I2C_TO);
 8000bc2:	88ba      	ldrh	r2, [r7, #4]
 8000bc4:	88f9      	ldrh	r1, [r7, #6]
 8000bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bca:	9302      	str	r3, [sp, #8]
 8000bcc:	887b      	ldrh	r3, [r7, #2]
 8000bce:	9301      	str	r3, [sp, #4]
 8000bd0:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <I2C_Write+0x34>)
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	4804      	ldr	r0, [pc, #16]	; (8000be8 <I2C_Write+0x38>)
 8000bd8:	f000 fd8e 	bl	80016f8 <HAL_I2C_Mem_Write>
}
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200000cc 	.word	0x200000cc
 8000be8:	20000140 	.word	0x20000140

08000bec <uartInit>:

UART_HandleTypeDef UartHandle;
uint32_t uart_delay = 100;

//Inicializa la UART y envía por UART confirmación de inicialización y parámetros
bool_t uartInit(){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	UartHandle.Instance        = USART3;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <uartInit+0x60>)
 8000bf2:	4a17      	ldr	r2, [pc, #92]	; (8000c50 <uartInit+0x64>)
 8000bf4:	601a      	str	r2, [r3, #0]
	UartHandle.Init.BaudRate   = 115200;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <uartInit+0x60>)
 8000bf8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bfc:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <uartInit+0x60>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <uartInit+0x60>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <uartInit+0x60>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <uartInit+0x60>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000c16:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <uartInit+0x60>)
 8000c18:	220c      	movs	r2, #12
 8000c1a:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <uartInit+0x60>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	61da      	str	r2, [r3, #28]


	if (HAL_UART_Init(&UartHandle) != HAL_OK){
 8000c22:	480a      	ldr	r0, [pc, #40]	; (8000c4c <uartInit+0x60>)
 8000c24:	f002 f9a0 	bl	8002f68 <HAL_UART_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d004      	beq.n	8000c38 <uartInit+0x4c>
		uartSendString((uint8_t *) uart_failed);
 8000c2e:	4809      	ldr	r0, [pc, #36]	; (8000c54 <uartInit+0x68>)
 8000c30:	f000 f816 	bl	8000c60 <uartSendString>
		return 1;
 8000c34:	2301      	movs	r3, #1
 8000c36:	e006      	b.n	8000c46 <uartInit+0x5a>
	}
	uartSendString((uint8_t *) uart_ok);
 8000c38:	4807      	ldr	r0, [pc, #28]	; (8000c58 <uartInit+0x6c>)
 8000c3a:	f000 f811 	bl	8000c60 <uartSendString>
	uartSendString((uint8_t *) init_msg);
 8000c3e:	4807      	ldr	r0, [pc, #28]	; (8000c5c <uartInit+0x70>)
 8000c40:	f000 f80e 	bl	8000c60 <uartSendString>
	return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200000f4 	.word	0x200000f4
 8000c50:	40004800 	.word	0x40004800
 8000c54:	080042a0 	.word	0x080042a0
 8000c58:	080042bc 	.word	0x080042bc
 8000c5c:	080042dc 	.word	0x080042dc

08000c60 <uartSendString>:

//Envía un string por UART
void uartSendString(char * pstring){
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	uint16_t len = ((uint16_t) strlen((const char *)pstring));
 8000c68:	6878      	ldr	r0, [r7, #4]
 8000c6a:	f7ff fac1 	bl	80001f0 <strlen>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(&UartHandle, pstring, len, uart_delay);
 8000c72:	4b05      	ldr	r3, [pc, #20]	; (8000c88 <uartSendString+0x28>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	89fa      	ldrh	r2, [r7, #14]
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	4804      	ldr	r0, [pc, #16]	; (8000c8c <uartSendString+0x2c>)
 8000c7c:	f002 f9c1 	bl	8003002 <HAL_UART_Transmit>
	return;
 8000c80:	bf00      	nop
}
 8000c82:	3710      	adds	r7, #16
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000020 	.word	0x20000020
 8000c8c:	200000f4 	.word	0x200000f4

08000c90 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	4a07      	ldr	r2, [pc, #28]	; (8000cbc <BSP_LED_On+0x2c>)
 8000c9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	4a06      	ldr	r2, [pc, #24]	; (8000cc0 <BSP_LED_On+0x30>)
 8000ca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000caa:	2201      	movs	r2, #1
 8000cac:	4619      	mov	r1, r3
 8000cae:	f000 fbc5 	bl	800143c <HAL_GPIO_WritePin>
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20000024 	.word	0x20000024
 8000cc0:	08004338 	.word	0x08004338

08000cc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cc8:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <SystemInit+0x60>)
 8000cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cce:	4a15      	ldr	r2, [pc, #84]	; (8000d24 <SystemInit+0x60>)
 8000cd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cd8:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <SystemInit+0x64>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <SystemInit+0x64>)
 8000cde:	f043 0301 	orr.w	r3, r3, #1
 8000ce2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ce4:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <SystemInit+0x64>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <SystemInit+0x64>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a0e      	ldr	r2, [pc, #56]	; (8000d28 <SystemInit+0x64>)
 8000cf0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000cf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cf8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <SystemInit+0x64>)
 8000cfc:	4a0b      	ldr	r2, [pc, #44]	; (8000d2c <SystemInit+0x68>)
 8000cfe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <SystemInit+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a08      	ldr	r2, [pc, #32]	; (8000d28 <SystemInit+0x64>)
 8000d06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <SystemInit+0x64>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d12:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <SystemInit+0x60>)
 8000d14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d18:	609a      	str	r2, [r3, #8]
#endif
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr
 8000d24:	e000ed00 	.word	0xe000ed00
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	24003010 	.word	0x24003010

08000d30 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <HardFault_Handler+0x4>

08000d44 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <MemManage_Handler+0x4>

08000d4a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000d4e:	e7fe      	b.n	8000d4e <BusFault_Handler+0x4>

08000d50 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <UsageFault_Handler+0x4>

08000d56 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
}
 8000d76:	bf00      	nop
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000d84:	f000 f884 	bl	8000e90 <HAL_IncTick>
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d94:	4a14      	ldr	r2, [pc, #80]	; (8000de8 <_sbrk+0x5c>)
 8000d96:	4b15      	ldr	r3, [pc, #84]	; (8000dec <_sbrk+0x60>)
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da0:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da8:	4b11      	ldr	r3, [pc, #68]	; (8000df0 <_sbrk+0x64>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	; (8000df4 <_sbrk+0x68>)
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d207      	bcs.n	8000dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dbc:	f002 fdc0 	bl	8003940 <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dca:	e009      	b.n	8000de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	4a05      	ldr	r2, [pc, #20]	; (8000df0 <_sbrk+0x64>)
 8000ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20030000 	.word	0x20030000
 8000dec:	00000400 	.word	0x00000400
 8000df0:	20000138 	.word	0x20000138
 8000df4:	200001a8 	.word	0x200001a8

08000df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <HAL_Init+0x34>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <HAL_Init+0x34>)
 8000e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e06:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <HAL_Init+0x34>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a07      	ldr	r2, [pc, #28]	; (8000e2c <HAL_Init+0x34>)
 8000e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e14:	2003      	movs	r0, #3
 8000e16:	f000 f931 	bl	800107c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e1a:	200f      	movs	r0, #15
 8000e1c:	f000 f808 	bl	8000e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e20:	f001 fbb2 	bl	8002588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40023c00 	.word	0x40023c00

08000e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e38:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <HAL_InitTick+0x54>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_InitTick+0x58>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	4619      	mov	r1, r3
 8000e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f93b 	bl	80010ca <HAL_SYSTICK_Config>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e00e      	b.n	8000e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2b0f      	cmp	r3, #15
 8000e62:	d80a      	bhi.n	8000e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e64:	2200      	movs	r2, #0
 8000e66:	6879      	ldr	r1, [r7, #4]
 8000e68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e6c:	f000 f911 	bl	8001092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e70:	4a06      	ldr	r2, [pc, #24]	; (8000e8c <HAL_InitTick+0x5c>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e76:	2300      	movs	r3, #0
 8000e78:	e000      	b.n	8000e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000030 	.word	0x20000030
 8000e88:	20000038 	.word	0x20000038
 8000e8c:	20000034 	.word	0x20000034

08000e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_IncTick+0x20>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_IncTick+0x24>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	4a04      	ldr	r2, [pc, #16]	; (8000eb4 <HAL_IncTick+0x24>)
 8000ea2:	6013      	str	r3, [r2, #0]
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000038 	.word	0x20000038
 8000eb4:	2000013c 	.word	0x2000013c

08000eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return uwTick;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <HAL_GetTick+0x14>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	2000013c 	.word	0x2000013c

08000ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed8:	f7ff ffee 	bl	8000eb8 <HAL_GetTick>
 8000edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000ee8:	d005      	beq.n	8000ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_Delay+0x44>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ef6:	bf00      	nop
 8000ef8:	f7ff ffde 	bl	8000eb8 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d8f7      	bhi.n	8000ef8 <HAL_Delay+0x28>
  {
  }
}
 8000f08:	bf00      	nop
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000038 	.word	0x20000038

08000f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f34:	4013      	ands	r3, r2
 8000f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4a:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	60d3      	str	r3, [r2, #12]
}
 8000f50:	bf00      	nop
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <__NVIC_GetPriorityGrouping+0x18>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	f003 0307 	and.w	r3, r3, #7
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4908      	ldr	r1, [pc, #32]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	3b04      	subs	r3, #4
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43da      	mvns	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	401a      	ands	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001018:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43d9      	mvns	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	4313      	orrs	r3, r2
         );
}
 800102a:	4618      	mov	r0, r3
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3b01      	subs	r3, #1
 8001044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001048:	d301      	bcc.n	800104e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104a:	2301      	movs	r3, #1
 800104c:	e00f      	b.n	800106e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <SysTick_Config+0x40>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3b01      	subs	r3, #1
 8001054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001056:	210f      	movs	r1, #15
 8001058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800105c:	f7ff ff8e 	bl	8000f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <SysTick_Config+0x40>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <SysTick_Config+0x40>)
 8001068:	2207      	movs	r2, #7
 800106a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	e000e010 	.word	0xe000e010

0800107c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ff47 	bl	8000f18 <__NVIC_SetPriorityGrouping>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a4:	f7ff ff5c 	bl	8000f60 <__NVIC_GetPriorityGrouping>
 80010a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68b9      	ldr	r1, [r7, #8]
 80010ae:	6978      	ldr	r0, [r7, #20]
 80010b0:	f7ff ff8e 	bl	8000fd0 <NVIC_EncodePriority>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ba:	4611      	mov	r1, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff5d 	bl	8000f7c <__NVIC_SetPriority>
}
 80010c2:	bf00      	nop
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffb0 	bl	8001038 <SysTick_Config>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e177      	b.n	80013f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001100:	2201      	movs	r2, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	429a      	cmp	r2, r3
 800111a:	f040 8166 	bne.w	80013ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001132:	2b02      	cmp	r3, #2
 8001134:	d130      	bne.n	8001198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	68da      	ldr	r2, [r3, #12]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800116c:	2201      	movs	r2, #1
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	f003 0201 	and.w	r2, r3, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4313      	orrs	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d017      	beq.n	80011d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d123      	bne.n	8001228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4313      	orrs	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	69b9      	ldr	r1, [r7, #24]
 8001224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2203      	movs	r2, #3
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0203 	and.w	r2, r3, #3
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80c0 	beq.w	80013ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b66      	ldr	r3, [pc, #408]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	4a65      	ldr	r2, [pc, #404]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001278:	6453      	str	r3, [r2, #68]	; 0x44
 800127a:	4b63      	ldr	r3, [pc, #396]	; (8001408 <HAL_GPIO_Init+0x324>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001286:	4a61      	ldr	r2, [pc, #388]	; (800140c <HAL_GPIO_Init+0x328>)
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	220f      	movs	r2, #15
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a58      	ldr	r2, [pc, #352]	; (8001410 <HAL_GPIO_Init+0x32c>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d037      	beq.n	8001322 <HAL_GPIO_Init+0x23e>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a57      	ldr	r2, [pc, #348]	; (8001414 <HAL_GPIO_Init+0x330>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d031      	beq.n	800131e <HAL_GPIO_Init+0x23a>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a56      	ldr	r2, [pc, #344]	; (8001418 <HAL_GPIO_Init+0x334>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d02b      	beq.n	800131a <HAL_GPIO_Init+0x236>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a55      	ldr	r2, [pc, #340]	; (800141c <HAL_GPIO_Init+0x338>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d025      	beq.n	8001316 <HAL_GPIO_Init+0x232>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a54      	ldr	r2, [pc, #336]	; (8001420 <HAL_GPIO_Init+0x33c>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d01f      	beq.n	8001312 <HAL_GPIO_Init+0x22e>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a53      	ldr	r2, [pc, #332]	; (8001424 <HAL_GPIO_Init+0x340>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d019      	beq.n	800130e <HAL_GPIO_Init+0x22a>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a52      	ldr	r2, [pc, #328]	; (8001428 <HAL_GPIO_Init+0x344>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d013      	beq.n	800130a <HAL_GPIO_Init+0x226>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a51      	ldr	r2, [pc, #324]	; (800142c <HAL_GPIO_Init+0x348>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d00d      	beq.n	8001306 <HAL_GPIO_Init+0x222>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a50      	ldr	r2, [pc, #320]	; (8001430 <HAL_GPIO_Init+0x34c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d007      	beq.n	8001302 <HAL_GPIO_Init+0x21e>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a4f      	ldr	r2, [pc, #316]	; (8001434 <HAL_GPIO_Init+0x350>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d101      	bne.n	80012fe <HAL_GPIO_Init+0x21a>
 80012fa:	2309      	movs	r3, #9
 80012fc:	e012      	b.n	8001324 <HAL_GPIO_Init+0x240>
 80012fe:	230a      	movs	r3, #10
 8001300:	e010      	b.n	8001324 <HAL_GPIO_Init+0x240>
 8001302:	2308      	movs	r3, #8
 8001304:	e00e      	b.n	8001324 <HAL_GPIO_Init+0x240>
 8001306:	2307      	movs	r3, #7
 8001308:	e00c      	b.n	8001324 <HAL_GPIO_Init+0x240>
 800130a:	2306      	movs	r3, #6
 800130c:	e00a      	b.n	8001324 <HAL_GPIO_Init+0x240>
 800130e:	2305      	movs	r3, #5
 8001310:	e008      	b.n	8001324 <HAL_GPIO_Init+0x240>
 8001312:	2304      	movs	r3, #4
 8001314:	e006      	b.n	8001324 <HAL_GPIO_Init+0x240>
 8001316:	2303      	movs	r3, #3
 8001318:	e004      	b.n	8001324 <HAL_GPIO_Init+0x240>
 800131a:	2302      	movs	r3, #2
 800131c:	e002      	b.n	8001324 <HAL_GPIO_Init+0x240>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <HAL_GPIO_Init+0x240>
 8001322:	2300      	movs	r3, #0
 8001324:	69fa      	ldr	r2, [r7, #28]
 8001326:	f002 0203 	and.w	r2, r2, #3
 800132a:	0092      	lsls	r2, r2, #2
 800132c:	4093      	lsls	r3, r2
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4313      	orrs	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001334:	4935      	ldr	r1, [pc, #212]	; (800140c <HAL_GPIO_Init+0x328>)
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	089b      	lsrs	r3, r3, #2
 800133a:	3302      	adds	r3, #2
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001342:	4b3d      	ldr	r3, [pc, #244]	; (8001438 <HAL_GPIO_Init+0x354>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	43db      	mvns	r3, r3
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	4013      	ands	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800135e:	69ba      	ldr	r2, [r7, #24]
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	4313      	orrs	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001366:	4a34      	ldr	r2, [pc, #208]	; (8001438 <HAL_GPIO_Init+0x354>)
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800136c:	4b32      	ldr	r3, [pc, #200]	; (8001438 <HAL_GPIO_Init+0x354>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	43db      	mvns	r3, r3
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	4013      	ands	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d003      	beq.n	8001390 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	4313      	orrs	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001390:	4a29      	ldr	r2, [pc, #164]	; (8001438 <HAL_GPIO_Init+0x354>)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001396:	4b28      	ldr	r3, [pc, #160]	; (8001438 <HAL_GPIO_Init+0x354>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ba:	4a1f      	ldr	r2, [pc, #124]	; (8001438 <HAL_GPIO_Init+0x354>)
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	; (8001438 <HAL_GPIO_Init+0x354>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013e4:	4a14      	ldr	r2, [pc, #80]	; (8001438 <HAL_GPIO_Init+0x354>)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3301      	adds	r3, #1
 80013ee:	61fb      	str	r3, [r7, #28]
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	2b0f      	cmp	r3, #15
 80013f4:	f67f ae84 	bls.w	8001100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013f8:	bf00      	nop
 80013fa:	bf00      	nop
 80013fc:	3724      	adds	r7, #36	; 0x24
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800
 800140c:	40013800 	.word	0x40013800
 8001410:	40020000 	.word	0x40020000
 8001414:	40020400 	.word	0x40020400
 8001418:	40020800 	.word	0x40020800
 800141c:	40020c00 	.word	0x40020c00
 8001420:	40021000 	.word	0x40021000
 8001424:	40021400 	.word	0x40021400
 8001428:	40021800 	.word	0x40021800
 800142c:	40021c00 	.word	0x40021c00
 8001430:	40022000 	.word	0x40022000
 8001434:	40022400 	.word	0x40022400
 8001438:	40013c00 	.word	0x40013c00

0800143c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	807b      	strh	r3, [r7, #2]
 8001448:	4613      	mov	r3, r2
 800144a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800144c:	787b      	ldrb	r3, [r7, #1]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001452:	887a      	ldrh	r2, [r7, #2]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001458:	e003      	b.n	8001462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800145a:	887b      	ldrh	r3, [r7, #2]
 800145c:	041a      	lsls	r2, r3, #16
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	619a      	str	r2, [r3, #24]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e12b      	b.n	80016da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d106      	bne.n	800149c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f002 f9da 	bl	8003850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2224      	movs	r2, #36	; 0x24
 80014a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 0201 	bic.w	r2, r2, #1
 80014b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80014c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80014d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80014d4:	f001 fd20 	bl	8002f18 <HAL_RCC_GetPCLK1Freq>
 80014d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	4a81      	ldr	r2, [pc, #516]	; (80016e4 <HAL_I2C_Init+0x274>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d807      	bhi.n	80014f4 <HAL_I2C_Init+0x84>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4a80      	ldr	r2, [pc, #512]	; (80016e8 <HAL_I2C_Init+0x278>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	bf94      	ite	ls
 80014ec:	2301      	movls	r3, #1
 80014ee:	2300      	movhi	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	e006      	b.n	8001502 <HAL_I2C_Init+0x92>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4a7d      	ldr	r2, [pc, #500]	; (80016ec <HAL_I2C_Init+0x27c>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	bf94      	ite	ls
 80014fc:	2301      	movls	r3, #1
 80014fe:	2300      	movhi	r3, #0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e0e7      	b.n	80016da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4a78      	ldr	r2, [pc, #480]	; (80016f0 <HAL_I2C_Init+0x280>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	0c9b      	lsrs	r3, r3, #18
 8001514:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68ba      	ldr	r2, [r7, #8]
 8001526:	430a      	orrs	r2, r1
 8001528:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	4a6a      	ldr	r2, [pc, #424]	; (80016e4 <HAL_I2C_Init+0x274>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d802      	bhi.n	8001544 <HAL_I2C_Init+0xd4>
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	3301      	adds	r3, #1
 8001542:	e009      	b.n	8001558 <HAL_I2C_Init+0xe8>
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800154a:	fb02 f303 	mul.w	r3, r2, r3
 800154e:	4a69      	ldr	r2, [pc, #420]	; (80016f4 <HAL_I2C_Init+0x284>)
 8001550:	fba2 2303 	umull	r2, r3, r2, r3
 8001554:	099b      	lsrs	r3, r3, #6
 8001556:	3301      	adds	r3, #1
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	6812      	ldr	r2, [r2, #0]
 800155c:	430b      	orrs	r3, r1
 800155e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800156a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	495c      	ldr	r1, [pc, #368]	; (80016e4 <HAL_I2C_Init+0x274>)
 8001574:	428b      	cmp	r3, r1
 8001576:	d819      	bhi.n	80015ac <HAL_I2C_Init+0x13c>
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1e59      	subs	r1, r3, #1
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	fbb1 f3f3 	udiv	r3, r1, r3
 8001586:	1c59      	adds	r1, r3, #1
 8001588:	f640 73fc 	movw	r3, #4092	; 0xffc
 800158c:	400b      	ands	r3, r1
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00a      	beq.n	80015a8 <HAL_I2C_Init+0x138>
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	1e59      	subs	r1, r3, #1
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	fbb1 f3f3 	udiv	r3, r1, r3
 80015a0:	3301      	adds	r3, #1
 80015a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015a6:	e051      	b.n	800164c <HAL_I2C_Init+0x1dc>
 80015a8:	2304      	movs	r3, #4
 80015aa:	e04f      	b.n	800164c <HAL_I2C_Init+0x1dc>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d111      	bne.n	80015d8 <HAL_I2C_Init+0x168>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	1e58      	subs	r0, r3, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6859      	ldr	r1, [r3, #4]
 80015bc:	460b      	mov	r3, r1
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	440b      	add	r3, r1
 80015c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80015c6:	3301      	adds	r3, #1
 80015c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf0c      	ite	eq
 80015d0:	2301      	moveq	r3, #1
 80015d2:	2300      	movne	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	e012      	b.n	80015fe <HAL_I2C_Init+0x18e>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	1e58      	subs	r0, r3, #1
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6859      	ldr	r1, [r3, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	440b      	add	r3, r1
 80015e6:	0099      	lsls	r1, r3, #2
 80015e8:	440b      	add	r3, r1
 80015ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80015ee:	3301      	adds	r3, #1
 80015f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	bf0c      	ite	eq
 80015f8:	2301      	moveq	r3, #1
 80015fa:	2300      	movne	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_I2C_Init+0x196>
 8001602:	2301      	movs	r3, #1
 8001604:	e022      	b.n	800164c <HAL_I2C_Init+0x1dc>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10e      	bne.n	800162c <HAL_I2C_Init+0x1bc>
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	1e58      	subs	r0, r3, #1
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6859      	ldr	r1, [r3, #4]
 8001616:	460b      	mov	r3, r1
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	440b      	add	r3, r1
 800161c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001620:	3301      	adds	r3, #1
 8001622:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800162a:	e00f      	b.n	800164c <HAL_I2C_Init+0x1dc>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	1e58      	subs	r0, r3, #1
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6859      	ldr	r1, [r3, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	440b      	add	r3, r1
 800163a:	0099      	lsls	r1, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001642:	3301      	adds	r3, #1
 8001644:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001648:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	6809      	ldr	r1, [r1, #0]
 8001650:	4313      	orrs	r3, r2
 8001652:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	69da      	ldr	r2, [r3, #28]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800167a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6911      	ldr	r1, [r2, #16]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	68d2      	ldr	r2, [r2, #12]
 8001686:	4311      	orrs	r1, r2
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	430b      	orrs	r3, r1
 800168e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	695a      	ldr	r2, [r3, #20]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 0201 	orr.w	r2, r2, #1
 80016ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2200      	movs	r2, #0
 80016c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2220      	movs	r2, #32
 80016c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	000186a0 	.word	0x000186a0
 80016e8:	001e847f 	.word	0x001e847f
 80016ec:	003d08ff 	.word	0x003d08ff
 80016f0:	431bde83 	.word	0x431bde83
 80016f4:	10624dd3 	.word	0x10624dd3

080016f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b088      	sub	sp, #32
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	4608      	mov	r0, r1
 8001702:	4611      	mov	r1, r2
 8001704:	461a      	mov	r2, r3
 8001706:	4603      	mov	r3, r0
 8001708:	817b      	strh	r3, [r7, #10]
 800170a:	460b      	mov	r3, r1
 800170c:	813b      	strh	r3, [r7, #8]
 800170e:	4613      	mov	r3, r2
 8001710:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001712:	f7ff fbd1 	bl	8000eb8 <HAL_GetTick>
 8001716:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800171e:	b2db      	uxtb	r3, r3
 8001720:	2b20      	cmp	r3, #32
 8001722:	f040 80d9 	bne.w	80018d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2319      	movs	r3, #25
 800172c:	2201      	movs	r2, #1
 800172e:	496d      	ldr	r1, [pc, #436]	; (80018e4 <HAL_I2C_Mem_Write+0x1ec>)
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f000 fc7f 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800173c:	2302      	movs	r3, #2
 800173e:	e0cc      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001746:	2b01      	cmp	r3, #1
 8001748:	d101      	bne.n	800174e <HAL_I2C_Mem_Write+0x56>
 800174a:	2302      	movs	r3, #2
 800174c:	e0c5      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2201      	movs	r2, #1
 8001752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b01      	cmp	r3, #1
 8001762:	d007      	beq.n	8001774 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0201 	orr.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001782:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2221      	movs	r2, #33	; 0x21
 8001788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2240      	movs	r2, #64	; 0x40
 8001790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2200      	movs	r2, #0
 8001798:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	6a3a      	ldr	r2, [r7, #32]
 800179e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80017a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4a4d      	ldr	r2, [pc, #308]	; (80018e8 <HAL_I2C_Mem_Write+0x1f0>)
 80017b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017b6:	88f8      	ldrh	r0, [r7, #6]
 80017b8:	893a      	ldrh	r2, [r7, #8]
 80017ba:	8979      	ldrh	r1, [r7, #10]
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	4603      	mov	r3, r0
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f000 fab6 	bl	8001d38 <I2C_RequestMemoryWrite>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d052      	beq.n	8001878 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e081      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80017da:	68f8      	ldr	r0, [r7, #12]
 80017dc:	f000 fd00 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d00d      	beq.n	8001802 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d107      	bne.n	80017fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e06b      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001806:	781a      	ldrb	r2, [r3, #0]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	1c5a      	adds	r2, r3, #1
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800181c:	3b01      	subs	r3, #1
 800181e:	b29a      	uxth	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001828:	b29b      	uxth	r3, r3
 800182a:	3b01      	subs	r3, #1
 800182c:	b29a      	uxth	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	2b04      	cmp	r3, #4
 800183e:	d11b      	bne.n	8001878 <HAL_I2C_Mem_Write+0x180>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	d017      	beq.n	8001878 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184c:	781a      	ldrb	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800186e:	b29b      	uxth	r3, r3
 8001870:	3b01      	subs	r3, #1
 8001872:	b29a      	uxth	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1aa      	bne.n	80017d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f000 fcec 	bl	8002262 <I2C_WaitOnBTFFlagUntilTimeout>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d00d      	beq.n	80018ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	2b04      	cmp	r3, #4
 8001896:	d107      	bne.n	80018a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e016      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2220      	movs	r2, #32
 80018c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80018d4:	2300      	movs	r3, #0
 80018d6:	e000      	b.n	80018da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80018d8:	2302      	movs	r3, #2
  }
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	00100002 	.word	0x00100002
 80018e8:	ffff0000 	.word	0xffff0000

080018ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08c      	sub	sp, #48	; 0x30
 80018f0:	af02      	add	r7, sp, #8
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	4608      	mov	r0, r1
 80018f6:	4611      	mov	r1, r2
 80018f8:	461a      	mov	r2, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	817b      	strh	r3, [r7, #10]
 80018fe:	460b      	mov	r3, r1
 8001900:	813b      	strh	r3, [r7, #8]
 8001902:	4613      	mov	r3, r2
 8001904:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001906:	f7ff fad7 	bl	8000eb8 <HAL_GetTick>
 800190a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b20      	cmp	r3, #32
 8001916:	f040 8208 	bne.w	8001d2a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	2319      	movs	r3, #25
 8001920:	2201      	movs	r2, #1
 8001922:	497b      	ldr	r1, [pc, #492]	; (8001b10 <HAL_I2C_Mem_Read+0x224>)
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 fb85 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001930:	2302      	movs	r3, #2
 8001932:	e1fb      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800193a:	2b01      	cmp	r3, #1
 800193c:	d101      	bne.n	8001942 <HAL_I2C_Mem_Read+0x56>
 800193e:	2302      	movs	r3, #2
 8001940:	e1f4      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b01      	cmp	r3, #1
 8001956:	d007      	beq.n	8001968 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 0201 	orr.w	r2, r2, #1
 8001966:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001976:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2222      	movs	r2, #34	; 0x22
 800197c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2240      	movs	r2, #64	; 0x40
 8001984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2200      	movs	r2, #0
 800198c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001992:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001998:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800199e:	b29a      	uxth	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	4a5b      	ldr	r2, [pc, #364]	; (8001b14 <HAL_I2C_Mem_Read+0x228>)
 80019a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019aa:	88f8      	ldrh	r0, [r7, #6]
 80019ac:	893a      	ldrh	r2, [r7, #8]
 80019ae:	8979      	ldrh	r1, [r7, #10]
 80019b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	4603      	mov	r3, r0
 80019ba:	68f8      	ldr	r0, [r7, #12]
 80019bc:	f000 fa52 	bl	8001e64 <I2C_RequestMemoryRead>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e1b0      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d113      	bne.n	80019fa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	695b      	ldr	r3, [r3, #20]
 80019dc:	623b      	str	r3, [r7, #32]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	623b      	str	r3, [r7, #32]
 80019e6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e184      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d11b      	bne.n	8001a3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	61fb      	str	r3, [r7, #28]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	61fb      	str	r3, [r7, #28]
 8001a26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	e164      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d11b      	bne.n	8001a7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a62:	2300      	movs	r3, #0
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695b      	ldr	r3, [r3, #20]
 8001a6c:	61bb      	str	r3, [r7, #24]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	e144      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001a90:	e138      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	f200 80f1 	bhi.w	8001c7e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d123      	bne.n	8001aec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001aa8:	68f8      	ldr	r0, [r7, #12]
 8001aaa:	f000 fc1b 	bl	80022e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e139      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	691a      	ldr	r2, [r3, #16]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001aea:	e10b      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d14e      	bne.n	8001b92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af6:	9300      	str	r3, [sp, #0]
 8001af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001afa:	2200      	movs	r2, #0
 8001afc:	4906      	ldr	r1, [pc, #24]	; (8001b18 <HAL_I2C_Mem_Read+0x22c>)
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	f000 fa98 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d008      	beq.n	8001b1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e10e      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
 8001b0e:	bf00      	nop
 8001b10:	00100002 	.word	0x00100002
 8001b14:	ffff0000 	.word	0xffff0000
 8001b18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691a      	ldr	r2, [r3, #16]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001b90:	e0b8      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b94:	9300      	str	r3, [sp, #0]
 8001b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b98:	2200      	movs	r2, #0
 8001b9a:	4966      	ldr	r1, [pc, #408]	; (8001d34 <HAL_I2C_Mem_Read+0x448>)
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f000 fa49 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e0bf      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	691a      	ldr	r2, [r3, #16]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	3b01      	subs	r3, #1
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	494f      	ldr	r1, [pc, #316]	; (8001d34 <HAL_I2C_Mem_Read+0x448>)
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	f000 fa1b 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e091      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691a      	ldr	r2, [r3, #16]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	1c5a      	adds	r2, r3, #1
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c34:	3b01      	subs	r3, #1
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	3b01      	subs	r3, #1
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	691a      	ldr	r2, [r3, #16]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5c:	1c5a      	adds	r2, r3, #1
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c66:	3b01      	subs	r3, #1
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	3b01      	subs	r3, #1
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001c7c:	e042      	b.n	8001d04 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 fb2e 	bl	80022e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e04c      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	691a      	ldr	r2, [r3, #16]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca4:	1c5a      	adds	r2, r3, #1
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d118      	bne.n	8001d04 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	f47f aec2 	bne.w	8001a92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2220      	movs	r2, #32
 8001d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001d26:	2300      	movs	r3, #0
 8001d28:	e000      	b.n	8001d2c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001d2a:	2302      	movs	r3, #2
  }
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3728      	adds	r7, #40	; 0x28
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	00010004 	.word	0x00010004

08001d38 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af02      	add	r7, sp, #8
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	4608      	mov	r0, r1
 8001d42:	4611      	mov	r1, r2
 8001d44:	461a      	mov	r2, r3
 8001d46:	4603      	mov	r3, r0
 8001d48:	817b      	strh	r3, [r7, #10]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	813b      	strh	r3, [r7, #8]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d60:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	6a3b      	ldr	r3, [r7, #32]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 f960 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00d      	beq.n	8001d96 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d88:	d103      	bne.n	8001d92 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e05f      	b.n	8001e56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d96:	897b      	ldrh	r3, [r7, #10]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001da4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	6a3a      	ldr	r2, [r7, #32]
 8001daa:	492d      	ldr	r1, [pc, #180]	; (8001e60 <I2C_RequestMemoryWrite+0x128>)
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f000 f998 	bl	80020e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e04c      	b.n	8001e56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd4:	6a39      	ldr	r1, [r7, #32]
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 fa02 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d00d      	beq.n	8001dfe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d107      	bne.n	8001dfa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001df8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e02b      	b.n	8001e56 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d105      	bne.n	8001e10 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e04:	893b      	ldrh	r3, [r7, #8]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	611a      	str	r2, [r3, #16]
 8001e0e:	e021      	b.n	8001e54 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001e10:	893b      	ldrh	r3, [r7, #8]
 8001e12:	0a1b      	lsrs	r3, r3, #8
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e20:	6a39      	ldr	r1, [r7, #32]
 8001e22:	68f8      	ldr	r0, [r7, #12]
 8001e24:	f000 f9dc 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00d      	beq.n	8001e4a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	d107      	bne.n	8001e46 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e44:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e005      	b.n	8001e56 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e4a:	893b      	ldrh	r3, [r7, #8]
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	00010002 	.word	0x00010002

08001e64 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	4608      	mov	r0, r1
 8001e6e:	4611      	mov	r1, r2
 8001e70:	461a      	mov	r2, r3
 8001e72:	4603      	mov	r3, r0
 8001e74:	817b      	strh	r3, [r7, #10]
 8001e76:	460b      	mov	r3, r1
 8001e78:	813b      	strh	r3, [r7, #8]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e8c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001eaa:	68f8      	ldr	r0, [r7, #12]
 8001eac:	f000 f8c2 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00d      	beq.n	8001ed2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ec0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ec4:	d103      	bne.n	8001ece <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ecc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e0aa      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ed2:	897b      	ldrh	r3, [r7, #10]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001ee0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	6a3a      	ldr	r2, [r7, #32]
 8001ee6:	4952      	ldr	r1, [pc, #328]	; (8002030 <I2C_RequestMemoryRead+0x1cc>)
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f000 f8fa 	bl	80020e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e097      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	617b      	str	r3, [r7, #20]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	617b      	str	r3, [r7, #20]
 8001f0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f10:	6a39      	ldr	r1, [r7, #32]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f000 f964 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d00d      	beq.n	8001f3a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	d107      	bne.n	8001f36 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e076      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d105      	bne.n	8001f4c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f40:	893b      	ldrh	r3, [r7, #8]
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	611a      	str	r2, [r3, #16]
 8001f4a:	e021      	b.n	8001f90 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001f4c:	893b      	ldrh	r3, [r7, #8]
 8001f4e:	0a1b      	lsrs	r3, r3, #8
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f5c:	6a39      	ldr	r1, [r7, #32]
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f93e 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00d      	beq.n	8001f86 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d107      	bne.n	8001f82 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e050      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001f86:	893b      	ldrh	r3, [r7, #8]
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f92:	6a39      	ldr	r1, [r7, #32]
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f000 f923 	bl	80021e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00d      	beq.n	8001fbc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa4:	2b04      	cmp	r3, #4
 8001fa6:	d107      	bne.n	8001fb8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fb6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e035      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	6a3b      	ldr	r3, [r7, #32]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f000 f82b 	bl	8002034 <I2C_WaitOnFlagUntilTimeout>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d00d      	beq.n	8002000 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ff2:	d103      	bne.n	8001ffc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ffa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e013      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002000:	897b      	ldrh	r3, [r7, #10]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	b2da      	uxtb	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002012:	6a3a      	ldr	r2, [r7, #32]
 8002014:	4906      	ldr	r1, [pc, #24]	; (8002030 <I2C_RequestMemoryRead+0x1cc>)
 8002016:	68f8      	ldr	r0, [r7, #12]
 8002018:	f000 f863 	bl	80020e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e000      	b.n	8002028 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	00010002 	.word	0x00010002

08002034 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	4613      	mov	r3, r2
 8002042:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002044:	e025      	b.n	8002092 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800204c:	d021      	beq.n	8002092 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800204e:	f7fe ff33 	bl	8000eb8 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d302      	bcc.n	8002064 <I2C_WaitOnFlagUntilTimeout+0x30>
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d116      	bne.n	8002092 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2220      	movs	r2, #32
 800206e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f043 0220 	orr.w	r2, r3, #32
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e023      	b.n	80020da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	0c1b      	lsrs	r3, r3, #16
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b01      	cmp	r3, #1
 800209a:	d10d      	bne.n	80020b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	43da      	mvns	r2, r3
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	4013      	ands	r3, r2
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	bf0c      	ite	eq
 80020ae:	2301      	moveq	r3, #1
 80020b0:	2300      	movne	r3, #0
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	461a      	mov	r2, r3
 80020b6:	e00c      	b.n	80020d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	43da      	mvns	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	4013      	ands	r3, r2
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	bf0c      	ite	eq
 80020ca:	2301      	moveq	r3, #1
 80020cc:	2300      	movne	r3, #0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	461a      	mov	r2, r3
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d0b6      	beq.n	8002046 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
 80020ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80020f0:	e051      	b.n	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002100:	d123      	bne.n	800214a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002110:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800211a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2200      	movs	r2, #0
 8002120:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2220      	movs	r2, #32
 8002126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	f043 0204 	orr.w	r2, r3, #4
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e046      	b.n	80021d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002150:	d021      	beq.n	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002152:	f7fe feb1 	bl	8000eb8 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	429a      	cmp	r2, r3
 8002160:	d302      	bcc.n	8002168 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d116      	bne.n	8002196 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2220      	movs	r2, #32
 8002172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f043 0220 	orr.w	r2, r3, #32
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e020      	b.n	80021d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d10c      	bne.n	80021ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	43da      	mvns	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	4013      	ands	r3, r2
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	bf14      	ite	ne
 80021b2:	2301      	movne	r3, #1
 80021b4:	2300      	moveq	r3, #0
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	e00b      	b.n	80021d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	43da      	mvns	r2, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	4013      	ands	r3, r2
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	bf14      	ite	ne
 80021cc:	2301      	movne	r3, #1
 80021ce:	2300      	moveq	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d18d      	bne.n	80020f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021ec:	e02d      	b.n	800224a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f000 f8ce 	bl	8002390 <I2C_IsAcknowledgeFailed>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e02d      	b.n	800225a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002204:	d021      	beq.n	800224a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002206:	f7fe fe57 	bl	8000eb8 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	68ba      	ldr	r2, [r7, #8]
 8002212:	429a      	cmp	r2, r3
 8002214:	d302      	bcc.n	800221c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d116      	bne.n	800224a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2220      	movs	r2, #32
 8002226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f043 0220 	orr.w	r2, r3, #32
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e007      	b.n	800225a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002254:	2b80      	cmp	r3, #128	; 0x80
 8002256:	d1ca      	bne.n	80021ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800226e:	e02d      	b.n	80022cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f000 f88d 	bl	8002390 <I2C_IsAcknowledgeFailed>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e02d      	b.n	80022dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002286:	d021      	beq.n	80022cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002288:	f7fe fe16 	bl	8000eb8 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	429a      	cmp	r2, r3
 8002296:	d302      	bcc.n	800229e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d116      	bne.n	80022cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2220      	movs	r2, #32
 80022a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	f043 0220 	orr.w	r2, r3, #32
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e007      	b.n	80022dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d1ca      	bne.n	8002270 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80022f0:	e042      	b.n	8002378 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b10      	cmp	r3, #16
 80022fe:	d119      	bne.n	8002334 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0210 	mvn.w	r2, #16
 8002308:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2220      	movs	r2, #32
 8002314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e029      	b.n	8002388 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002334:	f7fe fdc0 	bl	8000eb8 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	429a      	cmp	r2, r3
 8002342:	d302      	bcc.n	800234a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d116      	bne.n	8002378 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2220      	movs	r2, #32
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	f043 0220 	orr.w	r2, r3, #32
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e007      	b.n	8002388 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002382:	2b40      	cmp	r3, #64	; 0x40
 8002384:	d1b5      	bne.n	80022f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023a6:	d11b      	bne.n	80023e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80023b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2220      	movs	r2, #32
 80023bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	f043 0204 	orr.w	r2, r3, #4
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr

080023ee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80023ee:	b480      	push	{r7}
 80023f0:	b083      	sub	sp, #12
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
 80023f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b20      	cmp	r3, #32
 8002402:	d129      	bne.n	8002458 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2224      	movs	r2, #36	; 0x24
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0201 	bic.w	r2, r2, #1
 800241a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0210 	bic.w	r2, r2, #16
 800242a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0201 	orr.w	r2, r2, #1
 800244a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	e000      	b.n	800245a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002458:	2302      	movs	r3, #2
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002466:	b480      	push	{r7}
 8002468:	b085      	sub	sp, #20
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b20      	cmp	r3, #32
 800247e:	d12a      	bne.n	80024d6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0201 	bic.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80024a0:	89fb      	ldrh	r3, [r7, #14]
 80024a2:	f023 030f 	bic.w	r3, r3, #15
 80024a6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	89fb      	ldrh	r3, [r7, #14]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	89fa      	ldrh	r2, [r7, #14]
 80024b8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0201 	orr.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2220      	movs	r2, #32
 80024ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	e000      	b.n	80024d8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80024d6:	2302      	movs	r3, #2
  }
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08a      	sub	sp, #40	; 0x28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 80024ec:	2300      	movs	r3, #0
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	4b23      	ldr	r3, [pc, #140]	; (8002580 <HAL_UART_MspInit+0x9c>)
 80024f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f4:	4a22      	ldr	r2, [pc, #136]	; (8002580 <HAL_UART_MspInit+0x9c>)
 80024f6:	f043 0308 	orr.w	r3, r3, #8
 80024fa:	6313      	str	r3, [r2, #48]	; 0x30
 80024fc:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_UART_MspInit+0x9c>)
 80024fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002500:	f003 0308 	and.w	r3, r3, #8
 8002504:	613b      	str	r3, [r7, #16]
 8002506:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	4b1c      	ldr	r3, [pc, #112]	; (8002580 <HAL_UART_MspInit+0x9c>)
 800250e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002510:	4a1b      	ldr	r2, [pc, #108]	; (8002580 <HAL_UART_MspInit+0x9c>)
 8002512:	f043 0308 	orr.w	r3, r3, #8
 8002516:	6313      	str	r3, [r2, #48]	; 0x30
 8002518:	4b19      	ldr	r3, [pc, #100]	; (8002580 <HAL_UART_MspInit+0x9c>)
 800251a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251c:	f003 0308 	and.w	r3, r3, #8
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002524:	2300      	movs	r3, #0
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	4b15      	ldr	r3, [pc, #84]	; (8002580 <HAL_UART_MspInit+0x9c>)
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	4a14      	ldr	r2, [pc, #80]	; (8002580 <HAL_UART_MspInit+0x9c>)
 800252e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002532:	6413      	str	r3, [r2, #64]	; 0x40
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_UART_MspInit+0x9c>)
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002540:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002546:	2302      	movs	r3, #2
 8002548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800254a:	2301      	movs	r3, #1
 800254c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800254e:	2303      	movs	r3, #3
 8002550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002552:	2307      	movs	r3, #7
 8002554:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8002556:	f107 0314 	add.w	r3, r7, #20
 800255a:	4619      	mov	r1, r3
 800255c:	4809      	ldr	r0, [pc, #36]	; (8002584 <HAL_UART_MspInit+0xa0>)
 800255e:	f7fe fdc1 	bl	80010e4 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002562:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8002568:	2307      	movs	r3, #7
 800256a:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4619      	mov	r1, r3
 8002572:	4804      	ldr	r0, [pc, #16]	; (8002584 <HAL_UART_MspInit+0xa0>)
 8002574:	f7fe fdb6 	bl	80010e4 <HAL_GPIO_Init>
}
 8002578:	bf00      	nop
 800257a:	3728      	adds	r7, #40	; 0x28
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40023800 	.word	0x40023800
 8002584:	40020c00 	.word	0x40020c00

08002588 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	603b      	str	r3, [r7, #0]
 80025a6:	4b20      	ldr	r3, [pc, #128]	; (8002628 <HAL_PWREx_EnableOverDrive+0x90>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	4a1f      	ldr	r2, [pc, #124]	; (8002628 <HAL_PWREx_EnableOverDrive+0x90>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b0:	6413      	str	r3, [r2, #64]	; 0x40
 80025b2:	4b1d      	ldr	r3, [pc, #116]	; (8002628 <HAL_PWREx_EnableOverDrive+0x90>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ba:	603b      	str	r3, [r7, #0]
 80025bc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80025be:	4b1b      	ldr	r3, [pc, #108]	; (800262c <HAL_PWREx_EnableOverDrive+0x94>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025c4:	f7fe fc78 	bl	8000eb8 <HAL_GetTick>
 80025c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025ca:	e009      	b.n	80025e0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025cc:	f7fe fc74 	bl	8000eb8 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025da:	d901      	bls.n	80025e0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e01f      	b.n	8002620 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025e0:	4b13      	ldr	r3, [pc, #76]	; (8002630 <HAL_PWREx_EnableOverDrive+0x98>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ec:	d1ee      	bne.n	80025cc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025ee:	4b11      	ldr	r3, [pc, #68]	; (8002634 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025f4:	f7fe fc60 	bl	8000eb8 <HAL_GetTick>
 80025f8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025fa:	e009      	b.n	8002610 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025fc:	f7fe fc5c 	bl	8000eb8 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800260a:	d901      	bls.n	8002610 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e007      	b.n	8002620 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002610:	4b07      	ldr	r3, [pc, #28]	; (8002630 <HAL_PWREx_EnableOverDrive+0x98>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002618:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800261c:	d1ee      	bne.n	80025fc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40023800 	.word	0x40023800
 800262c:	420e0040 	.word	0x420e0040
 8002630:	40007000 	.word	0x40007000
 8002634:	420e0044 	.word	0x420e0044

08002638 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e267      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d075      	beq.n	8002742 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002656:	4b88      	ldr	r3, [pc, #544]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
 800265e:	2b04      	cmp	r3, #4
 8002660:	d00c      	beq.n	800267c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002662:	4b85      	ldr	r3, [pc, #532]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800266a:	2b08      	cmp	r3, #8
 800266c:	d112      	bne.n	8002694 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800266e:	4b82      	ldr	r3, [pc, #520]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800267a:	d10b      	bne.n	8002694 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800267c:	4b7e      	ldr	r3, [pc, #504]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d05b      	beq.n	8002740 <HAL_RCC_OscConfig+0x108>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d157      	bne.n	8002740 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e242      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269c:	d106      	bne.n	80026ac <HAL_RCC_OscConfig+0x74>
 800269e:	4b76      	ldr	r3, [pc, #472]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a75      	ldr	r2, [pc, #468]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	e01d      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026b4:	d10c      	bne.n	80026d0 <HAL_RCC_OscConfig+0x98>
 80026b6:	4b70      	ldr	r3, [pc, #448]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a6f      	ldr	r2, [pc, #444]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026c0:	6013      	str	r3, [r2, #0]
 80026c2:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a6c      	ldr	r2, [pc, #432]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	e00b      	b.n	80026e8 <HAL_RCC_OscConfig+0xb0>
 80026d0:	4b69      	ldr	r3, [pc, #420]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a68      	ldr	r2, [pc, #416]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4b66      	ldr	r3, [pc, #408]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a65      	ldr	r2, [pc, #404]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80026e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d013      	beq.n	8002718 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7fe fbe2 	bl	8000eb8 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f8:	f7fe fbde 	bl	8000eb8 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	; 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e207      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800270a:	4b5b      	ldr	r3, [pc, #364]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0xc0>
 8002716:	e014      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7fe fbce 	bl	8000eb8 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002720:	f7fe fbca 	bl	8000eb8 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	; 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e1f3      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002732:	4b51      	ldr	r3, [pc, #324]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0xe8>
 800273e:	e000      	b.n	8002742 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002740:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d063      	beq.n	8002816 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800274e:	4b4a      	ldr	r3, [pc, #296]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800275a:	4b47      	ldr	r3, [pc, #284]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002762:	2b08      	cmp	r3, #8
 8002764:	d11c      	bne.n	80027a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002766:	4b44      	ldr	r3, [pc, #272]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d116      	bne.n	80027a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002772:	4b41      	ldr	r3, [pc, #260]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d005      	beq.n	800278a <HAL_RCC_OscConfig+0x152>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d001      	beq.n	800278a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e1c7      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278a:	4b3b      	ldr	r3, [pc, #236]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4937      	ldr	r1, [pc, #220]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800279a:	4313      	orrs	r3, r2
 800279c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279e:	e03a      	b.n	8002816 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d020      	beq.n	80027ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027a8:	4b34      	ldr	r3, [pc, #208]	; (800287c <HAL_RCC_OscConfig+0x244>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ae:	f7fe fb83 	bl	8000eb8 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027b6:	f7fe fb7f 	bl	8000eb8 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e1a8      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c8:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d4:	4b28      	ldr	r3, [pc, #160]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	4925      	ldr	r1, [pc, #148]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	600b      	str	r3, [r1, #0]
 80027e8:	e015      	b.n	8002816 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027ea:	4b24      	ldr	r3, [pc, #144]	; (800287c <HAL_RCC_OscConfig+0x244>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f0:	f7fe fb62 	bl	8000eb8 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027f8:	f7fe fb5e 	bl	8000eb8 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e187      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800280a:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f0      	bne.n	80027f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d036      	beq.n	8002890 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d016      	beq.n	8002858 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800282a:	4b15      	ldr	r3, [pc, #84]	; (8002880 <HAL_RCC_OscConfig+0x248>)
 800282c:	2201      	movs	r2, #1
 800282e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002830:	f7fe fb42 	bl	8000eb8 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002838:	f7fe fb3e 	bl	8000eb8 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e167      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_RCC_OscConfig+0x240>)
 800284c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x200>
 8002856:	e01b      	b.n	8002890 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002858:	4b09      	ldr	r3, [pc, #36]	; (8002880 <HAL_RCC_OscConfig+0x248>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285e:	f7fe fb2b 	bl	8000eb8 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002864:	e00e      	b.n	8002884 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002866:	f7fe fb27 	bl	8000eb8 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d907      	bls.n	8002884 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e150      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
 8002878:	40023800 	.word	0x40023800
 800287c:	42470000 	.word	0x42470000
 8002880:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002884:	4b88      	ldr	r3, [pc, #544]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ea      	bne.n	8002866 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 8097 	beq.w	80029cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a2:	4b81      	ldr	r3, [pc, #516]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10f      	bne.n	80028ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	4b7d      	ldr	r3, [pc, #500]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	4a7c      	ldr	r2, [pc, #496]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028bc:	6413      	str	r3, [r2, #64]	; 0x40
 80028be:	4b7a      	ldr	r3, [pc, #488]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ca:	2301      	movs	r3, #1
 80028cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ce:	4b77      	ldr	r3, [pc, #476]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d118      	bne.n	800290c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028da:	4b74      	ldr	r3, [pc, #464]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a73      	ldr	r2, [pc, #460]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028e6:	f7fe fae7 	bl	8000eb8 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ee:	f7fe fae3 	bl	8000eb8 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e10c      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002900:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <HAL_RCC_OscConfig+0x474>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0f0      	beq.n	80028ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d106      	bne.n	8002922 <HAL_RCC_OscConfig+0x2ea>
 8002914:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002918:	4a63      	ldr	r2, [pc, #396]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6713      	str	r3, [r2, #112]	; 0x70
 8002920:	e01c      	b.n	800295c <HAL_RCC_OscConfig+0x324>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b05      	cmp	r3, #5
 8002928:	d10c      	bne.n	8002944 <HAL_RCC_OscConfig+0x30c>
 800292a:	4b5f      	ldr	r3, [pc, #380]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800292c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800292e:	4a5e      	ldr	r2, [pc, #376]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002930:	f043 0304 	orr.w	r3, r3, #4
 8002934:	6713      	str	r3, [r2, #112]	; 0x70
 8002936:	4b5c      	ldr	r3, [pc, #368]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293a:	4a5b      	ldr	r2, [pc, #364]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6713      	str	r3, [r2, #112]	; 0x70
 8002942:	e00b      	b.n	800295c <HAL_RCC_OscConfig+0x324>
 8002944:	4b58      	ldr	r3, [pc, #352]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	4a57      	ldr	r2, [pc, #348]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 800294a:	f023 0301 	bic.w	r3, r3, #1
 800294e:	6713      	str	r3, [r2, #112]	; 0x70
 8002950:	4b55      	ldr	r3, [pc, #340]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002954:	4a54      	ldr	r2, [pc, #336]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002956:	f023 0304 	bic.w	r3, r3, #4
 800295a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d015      	beq.n	8002990 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002964:	f7fe faa8 	bl	8000eb8 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800296a:	e00a      	b.n	8002982 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800296c:	f7fe faa4 	bl	8000eb8 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	; 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e0cb      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002982:	4b49      	ldr	r3, [pc, #292]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0ee      	beq.n	800296c <HAL_RCC_OscConfig+0x334>
 800298e:	e014      	b.n	80029ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002990:	f7fe fa92 	bl	8000eb8 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002996:	e00a      	b.n	80029ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002998:	f7fe fa8e 	bl	8000eb8 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e0b5      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029ae:	4b3e      	ldr	r3, [pc, #248]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1ee      	bne.n	8002998 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029ba:	7dfb      	ldrb	r3, [r7, #23]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d105      	bne.n	80029cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c0:	4b39      	ldr	r3, [pc, #228]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	4a38      	ldr	r2, [pc, #224]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 80a1 	beq.w	8002b18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029d6:	4b34      	ldr	r3, [pc, #208]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b08      	cmp	r3, #8
 80029e0:	d05c      	beq.n	8002a9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d141      	bne.n	8002a6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ea:	4b31      	ldr	r3, [pc, #196]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f0:	f7fe fa62 	bl	8000eb8 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f8:	f7fe fa5e 	bl	8000eb8 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e087      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a0a:	4b27      	ldr	r3, [pc, #156]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	019b      	lsls	r3, r3, #6
 8002a26:	431a      	orrs	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2c:	085b      	lsrs	r3, r3, #1
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	041b      	lsls	r3, r3, #16
 8002a32:	431a      	orrs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a38:	061b      	lsls	r3, r3, #24
 8002a3a:	491b      	ldr	r1, [pc, #108]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a40:	4b1b      	ldr	r3, [pc, #108]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 8002a42:	2201      	movs	r2, #1
 8002a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7fe fa37 	bl	8000eb8 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a4e:	f7fe fa33 	bl	8000eb8 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e05c      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a60:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0f0      	beq.n	8002a4e <HAL_RCC_OscConfig+0x416>
 8002a6c:	e054      	b.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b10      	ldr	r3, [pc, #64]	; (8002ab0 <HAL_RCC_OscConfig+0x478>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7fe fa20 	bl	8000eb8 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a7c:	f7fe fa1c 	bl	8000eb8 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e045      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a8e:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <HAL_RCC_OscConfig+0x470>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x444>
 8002a9a:	e03d      	b.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e038      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40007000 	.word	0x40007000
 8002ab0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ab4:	4b1b      	ldr	r3, [pc, #108]	; (8002b24 <HAL_RCC_OscConfig+0x4ec>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d028      	beq.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d121      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d11a      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002aea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d111      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	3b01      	subs	r3, #1
 8002afe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d107      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d001      	beq.n	8002b18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023800 	.word	0x40023800

08002b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e0cc      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b3c:	4b68      	ldr	r3, [pc, #416]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 030f 	and.w	r3, r3, #15
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d90c      	bls.n	8002b64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4a:	4b65      	ldr	r3, [pc, #404]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b52:	4b63      	ldr	r3, [pc, #396]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 030f 	and.w	r3, r3, #15
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0b8      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d020      	beq.n	8002bb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b7c:	4b59      	ldr	r3, [pc, #356]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4a58      	ldr	r2, [pc, #352]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b94:	4b53      	ldr	r3, [pc, #332]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4a52      	ldr	r2, [pc, #328]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba0:	4b50      	ldr	r3, [pc, #320]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	494d      	ldr	r1, [pc, #308]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d044      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d107      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	4b47      	ldr	r3, [pc, #284]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d119      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e07f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d003      	beq.n	8002be6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002be2:	2b03      	cmp	r3, #3
 8002be4:	d107      	bne.n	8002bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be6:	4b3f      	ldr	r3, [pc, #252]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d109      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e06f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf6:	4b3b      	ldr	r3, [pc, #236]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e067      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c06:	4b37      	ldr	r3, [pc, #220]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f023 0203 	bic.w	r2, r3, #3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	4934      	ldr	r1, [pc, #208]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c18:	f7fe f94e 	bl	8000eb8 <HAL_GetTick>
 8002c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1e:	e00a      	b.n	8002c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c20:	f7fe f94a 	bl	8000eb8 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e04f      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c36:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f003 020c 	and.w	r2, r3, #12
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d1eb      	bne.n	8002c20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c48:	4b25      	ldr	r3, [pc, #148]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 030f 	and.w	r3, r3, #15
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d20c      	bcs.n	8002c70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c56:	4b22      	ldr	r3, [pc, #136]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b20      	ldr	r3, [pc, #128]	; (8002ce0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e032      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d008      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c7c:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	4916      	ldr	r1, [pc, #88]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d009      	beq.n	8002cae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c9a:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	490e      	ldr	r1, [pc, #56]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cae:	f000 f821 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	091b      	lsrs	r3, r3, #4
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	490a      	ldr	r1, [pc, #40]	; (8002ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc0:	5ccb      	ldrb	r3, [r1, r3]
 8002cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc6:	4a09      	ldr	r2, [pc, #36]	; (8002cec <HAL_RCC_ClockConfig+0x1c4>)
 8002cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002cca:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe f8ae 	bl	8000e30 <HAL_InitTick>

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40023c00 	.word	0x40023c00
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	08004340 	.word	0x08004340
 8002cec:	20000030 	.word	0x20000030
 8002cf0:	20000034 	.word	0x20000034

08002cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cf8:	b094      	sub	sp, #80	; 0x50
 8002cfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	647b      	str	r3, [r7, #68]	; 0x44
 8002d00:	2300      	movs	r3, #0
 8002d02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d04:	2300      	movs	r3, #0
 8002d06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d0c:	4b79      	ldr	r3, [pc, #484]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 030c 	and.w	r3, r3, #12
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d00d      	beq.n	8002d34 <HAL_RCC_GetSysClockFreq+0x40>
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	f200 80e1 	bhi.w	8002ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <HAL_RCC_GetSysClockFreq+0x34>
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d003      	beq.n	8002d2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002d26:	e0db      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d28:	4b73      	ldr	r3, [pc, #460]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d2a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002d2c:	e0db      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d2e:	4b73      	ldr	r3, [pc, #460]	; (8002efc <HAL_RCC_GetSysClockFreq+0x208>)
 8002d30:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d32:	e0d8      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d34:	4b6f      	ldr	r3, [pc, #444]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d3c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d3e:	4b6d      	ldr	r3, [pc, #436]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d063      	beq.n	8002e12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d4a:	4b6a      	ldr	r3, [pc, #424]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	099b      	lsrs	r3, r3, #6
 8002d50:	2200      	movs	r2, #0
 8002d52:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d54:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d5c:	633b      	str	r3, [r7, #48]	; 0x30
 8002d5e:	2300      	movs	r3, #0
 8002d60:	637b      	str	r3, [r7, #52]	; 0x34
 8002d62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002d66:	4622      	mov	r2, r4
 8002d68:	462b      	mov	r3, r5
 8002d6a:	f04f 0000 	mov.w	r0, #0
 8002d6e:	f04f 0100 	mov.w	r1, #0
 8002d72:	0159      	lsls	r1, r3, #5
 8002d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d78:	0150      	lsls	r0, r2, #5
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4621      	mov	r1, r4
 8002d80:	1a51      	subs	r1, r2, r1
 8002d82:	6139      	str	r1, [r7, #16]
 8002d84:	4629      	mov	r1, r5
 8002d86:	eb63 0301 	sbc.w	r3, r3, r1
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	f04f 0200 	mov.w	r2, #0
 8002d90:	f04f 0300 	mov.w	r3, #0
 8002d94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d98:	4659      	mov	r1, fp
 8002d9a:	018b      	lsls	r3, r1, #6
 8002d9c:	4651      	mov	r1, sl
 8002d9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002da2:	4651      	mov	r1, sl
 8002da4:	018a      	lsls	r2, r1, #6
 8002da6:	4651      	mov	r1, sl
 8002da8:	ebb2 0801 	subs.w	r8, r2, r1
 8002dac:	4659      	mov	r1, fp
 8002dae:	eb63 0901 	sbc.w	r9, r3, r1
 8002db2:	f04f 0200 	mov.w	r2, #0
 8002db6:	f04f 0300 	mov.w	r3, #0
 8002dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dc6:	4690      	mov	r8, r2
 8002dc8:	4699      	mov	r9, r3
 8002dca:	4623      	mov	r3, r4
 8002dcc:	eb18 0303 	adds.w	r3, r8, r3
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	462b      	mov	r3, r5
 8002dd4:	eb49 0303 	adc.w	r3, r9, r3
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002de6:	4629      	mov	r1, r5
 8002de8:	024b      	lsls	r3, r1, #9
 8002dea:	4621      	mov	r1, r4
 8002dec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002df0:	4621      	mov	r1, r4
 8002df2:	024a      	lsls	r2, r1, #9
 8002df4:	4610      	mov	r0, r2
 8002df6:	4619      	mov	r1, r3
 8002df8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dfe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e04:	f7fd fa4c 	bl	80002a0 <__aeabi_uldivmod>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e10:	e058      	b.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e12:	4b38      	ldr	r3, [pc, #224]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	099b      	lsrs	r3, r3, #6
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	4611      	mov	r1, r2
 8002e1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e22:	623b      	str	r3, [r7, #32]
 8002e24:	2300      	movs	r3, #0
 8002e26:	627b      	str	r3, [r7, #36]	; 0x24
 8002e28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e2c:	4642      	mov	r2, r8
 8002e2e:	464b      	mov	r3, r9
 8002e30:	f04f 0000 	mov.w	r0, #0
 8002e34:	f04f 0100 	mov.w	r1, #0
 8002e38:	0159      	lsls	r1, r3, #5
 8002e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e3e:	0150      	lsls	r0, r2, #5
 8002e40:	4602      	mov	r2, r0
 8002e42:	460b      	mov	r3, r1
 8002e44:	4641      	mov	r1, r8
 8002e46:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e4a:	4649      	mov	r1, r9
 8002e4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	f04f 0300 	mov.w	r3, #0
 8002e58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e64:	ebb2 040a 	subs.w	r4, r2, sl
 8002e68:	eb63 050b 	sbc.w	r5, r3, fp
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	00eb      	lsls	r3, r5, #3
 8002e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e7a:	00e2      	lsls	r2, r4, #3
 8002e7c:	4614      	mov	r4, r2
 8002e7e:	461d      	mov	r5, r3
 8002e80:	4643      	mov	r3, r8
 8002e82:	18e3      	adds	r3, r4, r3
 8002e84:	603b      	str	r3, [r7, #0]
 8002e86:	464b      	mov	r3, r9
 8002e88:	eb45 0303 	adc.w	r3, r5, r3
 8002e8c:	607b      	str	r3, [r7, #4]
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e9a:	4629      	mov	r1, r5
 8002e9c:	028b      	lsls	r3, r1, #10
 8002e9e:	4621      	mov	r1, r4
 8002ea0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ea4:	4621      	mov	r1, r4
 8002ea6:	028a      	lsls	r2, r1, #10
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	4619      	mov	r1, r3
 8002eac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eae:	2200      	movs	r2, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
 8002eb2:	61fa      	str	r2, [r7, #28]
 8002eb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eb8:	f7fd f9f2 	bl	80002a0 <__aeabi_uldivmod>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	0c1b      	lsrs	r3, r3, #16
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002ed4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002edc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ede:	e002      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ee0:	4b05      	ldr	r3, [pc, #20]	; (8002ef8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ee2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ee6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3750      	adds	r7, #80	; 0x50
 8002eec:	46bd      	mov	sp, r7
 8002eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	00f42400 	.word	0x00f42400
 8002efc:	007a1200 	.word	0x007a1200

08002f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f04:	4b03      	ldr	r3, [pc, #12]	; (8002f14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f06:	681b      	ldr	r3, [r3, #0]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	20000030 	.word	0x20000030

08002f18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f1c:	f7ff fff0 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f20:	4602      	mov	r2, r0
 8002f22:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	0a9b      	lsrs	r3, r3, #10
 8002f28:	f003 0307 	and.w	r3, r3, #7
 8002f2c:	4903      	ldr	r1, [pc, #12]	; (8002f3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f2e:	5ccb      	ldrb	r3, [r1, r3]
 8002f30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	08004350 	.word	0x08004350

08002f40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002f44:	f7ff ffdc 	bl	8002f00 <HAL_RCC_GetHCLKFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	0b5b      	lsrs	r3, r3, #13
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	4903      	ldr	r1, [pc, #12]	; (8002f64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40023800 	.word	0x40023800
 8002f64:	08004350 	.word	0x08004350

08002f68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e03f      	b.n	8002ffa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d106      	bne.n	8002f94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff faa8 	bl	80024e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2224      	movs	r2, #36	; 0x24
 8002f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002faa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f000 f929 	bl	8003204 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	691a      	ldr	r2, [r3, #16]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	695a      	ldr	r2, [r3, #20]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68da      	ldr	r2, [r3, #12]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fe0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2220      	movs	r2, #32
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b08a      	sub	sp, #40	; 0x28
 8003006:	af02      	add	r7, sp, #8
 8003008:	60f8      	str	r0, [r7, #12]
 800300a:	60b9      	str	r1, [r7, #8]
 800300c:	603b      	str	r3, [r7, #0]
 800300e:	4613      	mov	r3, r2
 8003010:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b20      	cmp	r3, #32
 8003020:	d17c      	bne.n	800311c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <HAL_UART_Transmit+0x2c>
 8003028:	88fb      	ldrh	r3, [r7, #6]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e075      	b.n	800311e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_UART_Transmit+0x3e>
 800303c:	2302      	movs	r3, #2
 800303e:	e06e      	b.n	800311e <HAL_UART_Transmit+0x11c>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2221      	movs	r2, #33	; 0x21
 8003052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003056:	f7fd ff2f 	bl	8000eb8 <HAL_GetTick>
 800305a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	88fa      	ldrh	r2, [r7, #6]
 8003060:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	88fa      	ldrh	r2, [r7, #6]
 8003066:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003070:	d108      	bne.n	8003084 <HAL_UART_Transmit+0x82>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d104      	bne.n	8003084 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	e003      	b.n	800308c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003088:	2300      	movs	r3, #0
 800308a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003094:	e02a      	b.n	80030ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2200      	movs	r2, #0
 800309e:	2180      	movs	r1, #128	; 0x80
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f840 	bl	8003126 <UART_WaitOnFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e036      	b.n	800311e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10b      	bne.n	80030ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	3302      	adds	r3, #2
 80030ca:	61bb      	str	r3, [r7, #24]
 80030cc:	e007      	b.n	80030de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	781a      	ldrb	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	3301      	adds	r3, #1
 80030dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	3b01      	subs	r3, #1
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1cf      	bne.n	8003096 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	2200      	movs	r2, #0
 80030fe:	2140      	movs	r1, #64	; 0x40
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 f810 	bl	8003126 <UART_WaitOnFlagUntilTimeout>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e006      	b.n	800311e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003118:	2300      	movs	r3, #0
 800311a:	e000      	b.n	800311e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800311c:	2302      	movs	r3, #2
  }
}
 800311e:	4618      	mov	r0, r3
 8003120:	3720      	adds	r7, #32
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b090      	sub	sp, #64	; 0x40
 800312a:	af00      	add	r7, sp, #0
 800312c:	60f8      	str	r0, [r7, #12]
 800312e:	60b9      	str	r1, [r7, #8]
 8003130:	603b      	str	r3, [r7, #0]
 8003132:	4613      	mov	r3, r2
 8003134:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003136:	e050      	b.n	80031da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003138:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800313a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800313e:	d04c      	beq.n	80031da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003142:	2b00      	cmp	r3, #0
 8003144:	d007      	beq.n	8003156 <UART_WaitOnFlagUntilTimeout+0x30>
 8003146:	f7fd feb7 	bl	8000eb8 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003152:	429a      	cmp	r2, r3
 8003154:	d241      	bcs.n	80031da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	330c      	adds	r3, #12
 800315c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800315e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003160:	e853 3f00 	ldrex	r3, [r3]
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003168:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800316c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	330c      	adds	r3, #12
 8003174:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003176:	637a      	str	r2, [r7, #52]	; 0x34
 8003178:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800317c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800317e:	e841 2300 	strex	r3, r2, [r1]
 8003182:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1e5      	bne.n	8003156 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	3314      	adds	r3, #20
 8003190:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	e853 3f00 	ldrex	r3, [r3]
 8003198:	613b      	str	r3, [r7, #16]
   return(result);
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f023 0301 	bic.w	r3, r3, #1
 80031a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	3314      	adds	r3, #20
 80031a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031aa:	623a      	str	r2, [r7, #32]
 80031ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ae:	69f9      	ldr	r1, [r7, #28]
 80031b0:	6a3a      	ldr	r2, [r7, #32]
 80031b2:	e841 2300 	strex	r3, r2, [r1]
 80031b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1e5      	bne.n	800318a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2220      	movs	r2, #32
 80031c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2220      	movs	r2, #32
 80031ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e00f      	b.n	80031fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4013      	ands	r3, r2
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	bf0c      	ite	eq
 80031ea:	2301      	moveq	r3, #1
 80031ec:	2300      	movne	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	461a      	mov	r2, r3
 80031f2:	79fb      	ldrb	r3, [r7, #7]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d09f      	beq.n	8003138 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3740      	adds	r7, #64	; 0x40
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003208:	b0c0      	sub	sp, #256	; 0x100
 800320a:	af00      	add	r7, sp, #0
 800320c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800321c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003220:	68d9      	ldr	r1, [r3, #12]
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	ea40 0301 	orr.w	r3, r0, r1
 800322c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800322e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	431a      	orrs	r2, r3
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	431a      	orrs	r2, r3
 8003244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003248:	69db      	ldr	r3, [r3, #28]
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800325c:	f021 010c 	bic.w	r1, r1, #12
 8003260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800326a:	430b      	orrs	r3, r1
 800326c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800326e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800327a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800327e:	6999      	ldr	r1, [r3, #24]
 8003280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	ea40 0301 	orr.w	r3, r0, r1
 800328a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800328c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	4b8f      	ldr	r3, [pc, #572]	; (80034d0 <UART_SetConfig+0x2cc>)
 8003294:	429a      	cmp	r2, r3
 8003296:	d005      	beq.n	80032a4 <UART_SetConfig+0xa0>
 8003298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	4b8d      	ldr	r3, [pc, #564]	; (80034d4 <UART_SetConfig+0x2d0>)
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d104      	bne.n	80032ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80032a4:	f7ff fe4c 	bl	8002f40 <HAL_RCC_GetPCLK2Freq>
 80032a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80032ac:	e003      	b.n	80032b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80032ae:	f7ff fe33 	bl	8002f18 <HAL_RCC_GetPCLK1Freq>
 80032b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032c0:	f040 810c 	bne.w	80034dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c8:	2200      	movs	r2, #0
 80032ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80032d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80032d6:	4622      	mov	r2, r4
 80032d8:	462b      	mov	r3, r5
 80032da:	1891      	adds	r1, r2, r2
 80032dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80032de:	415b      	adcs	r3, r3
 80032e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032e6:	4621      	mov	r1, r4
 80032e8:	eb12 0801 	adds.w	r8, r2, r1
 80032ec:	4629      	mov	r1, r5
 80032ee:	eb43 0901 	adc.w	r9, r3, r1
 80032f2:	f04f 0200 	mov.w	r2, #0
 80032f6:	f04f 0300 	mov.w	r3, #0
 80032fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003306:	4690      	mov	r8, r2
 8003308:	4699      	mov	r9, r3
 800330a:	4623      	mov	r3, r4
 800330c:	eb18 0303 	adds.w	r3, r8, r3
 8003310:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003314:	462b      	mov	r3, r5
 8003316:	eb49 0303 	adc.w	r3, r9, r3
 800331a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800331e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800332a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800332e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003332:	460b      	mov	r3, r1
 8003334:	18db      	adds	r3, r3, r3
 8003336:	653b      	str	r3, [r7, #80]	; 0x50
 8003338:	4613      	mov	r3, r2
 800333a:	eb42 0303 	adc.w	r3, r2, r3
 800333e:	657b      	str	r3, [r7, #84]	; 0x54
 8003340:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003344:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003348:	f7fc ffaa 	bl	80002a0 <__aeabi_uldivmod>
 800334c:	4602      	mov	r2, r0
 800334e:	460b      	mov	r3, r1
 8003350:	4b61      	ldr	r3, [pc, #388]	; (80034d8 <UART_SetConfig+0x2d4>)
 8003352:	fba3 2302 	umull	r2, r3, r3, r2
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	011c      	lsls	r4, r3, #4
 800335a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800335e:	2200      	movs	r2, #0
 8003360:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003364:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003368:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800336c:	4642      	mov	r2, r8
 800336e:	464b      	mov	r3, r9
 8003370:	1891      	adds	r1, r2, r2
 8003372:	64b9      	str	r1, [r7, #72]	; 0x48
 8003374:	415b      	adcs	r3, r3
 8003376:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003378:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800337c:	4641      	mov	r1, r8
 800337e:	eb12 0a01 	adds.w	sl, r2, r1
 8003382:	4649      	mov	r1, r9
 8003384:	eb43 0b01 	adc.w	fp, r3, r1
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003394:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800339c:	4692      	mov	sl, r2
 800339e:	469b      	mov	fp, r3
 80033a0:	4643      	mov	r3, r8
 80033a2:	eb1a 0303 	adds.w	r3, sl, r3
 80033a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80033aa:	464b      	mov	r3, r9
 80033ac:	eb4b 0303 	adc.w	r3, fp, r3
 80033b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80033b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80033c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80033c8:	460b      	mov	r3, r1
 80033ca:	18db      	adds	r3, r3, r3
 80033cc:	643b      	str	r3, [r7, #64]	; 0x40
 80033ce:	4613      	mov	r3, r2
 80033d0:	eb42 0303 	adc.w	r3, r2, r3
 80033d4:	647b      	str	r3, [r7, #68]	; 0x44
 80033d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033de:	f7fc ff5f 	bl	80002a0 <__aeabi_uldivmod>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4611      	mov	r1, r2
 80033e8:	4b3b      	ldr	r3, [pc, #236]	; (80034d8 <UART_SetConfig+0x2d4>)
 80033ea:	fba3 2301 	umull	r2, r3, r3, r1
 80033ee:	095b      	lsrs	r3, r3, #5
 80033f0:	2264      	movs	r2, #100	; 0x64
 80033f2:	fb02 f303 	mul.w	r3, r2, r3
 80033f6:	1acb      	subs	r3, r1, r3
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033fe:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <UART_SetConfig+0x2d4>)
 8003400:	fba3 2302 	umull	r2, r3, r3, r2
 8003404:	095b      	lsrs	r3, r3, #5
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800340c:	441c      	add	r4, r3
 800340e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003412:	2200      	movs	r2, #0
 8003414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003418:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800341c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003420:	4642      	mov	r2, r8
 8003422:	464b      	mov	r3, r9
 8003424:	1891      	adds	r1, r2, r2
 8003426:	63b9      	str	r1, [r7, #56]	; 0x38
 8003428:	415b      	adcs	r3, r3
 800342a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800342c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003430:	4641      	mov	r1, r8
 8003432:	1851      	adds	r1, r2, r1
 8003434:	6339      	str	r1, [r7, #48]	; 0x30
 8003436:	4649      	mov	r1, r9
 8003438:	414b      	adcs	r3, r1
 800343a:	637b      	str	r3, [r7, #52]	; 0x34
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	f04f 0300 	mov.w	r3, #0
 8003444:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003448:	4659      	mov	r1, fp
 800344a:	00cb      	lsls	r3, r1, #3
 800344c:	4651      	mov	r1, sl
 800344e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003452:	4651      	mov	r1, sl
 8003454:	00ca      	lsls	r2, r1, #3
 8003456:	4610      	mov	r0, r2
 8003458:	4619      	mov	r1, r3
 800345a:	4603      	mov	r3, r0
 800345c:	4642      	mov	r2, r8
 800345e:	189b      	adds	r3, r3, r2
 8003460:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003464:	464b      	mov	r3, r9
 8003466:	460a      	mov	r2, r1
 8003468:	eb42 0303 	adc.w	r3, r2, r3
 800346c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800347c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003480:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003484:	460b      	mov	r3, r1
 8003486:	18db      	adds	r3, r3, r3
 8003488:	62bb      	str	r3, [r7, #40]	; 0x28
 800348a:	4613      	mov	r3, r2
 800348c:	eb42 0303 	adc.w	r3, r2, r3
 8003490:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003492:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003496:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800349a:	f7fc ff01 	bl	80002a0 <__aeabi_uldivmod>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <UART_SetConfig+0x2d4>)
 80034a4:	fba3 1302 	umull	r1, r3, r3, r2
 80034a8:	095b      	lsrs	r3, r3, #5
 80034aa:	2164      	movs	r1, #100	; 0x64
 80034ac:	fb01 f303 	mul.w	r3, r1, r3
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	3332      	adds	r3, #50	; 0x32
 80034b6:	4a08      	ldr	r2, [pc, #32]	; (80034d8 <UART_SetConfig+0x2d4>)
 80034b8:	fba2 2303 	umull	r2, r3, r2, r3
 80034bc:	095b      	lsrs	r3, r3, #5
 80034be:	f003 0207 	and.w	r2, r3, #7
 80034c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4422      	add	r2, r4
 80034ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034cc:	e105      	b.n	80036da <UART_SetConfig+0x4d6>
 80034ce:	bf00      	nop
 80034d0:	40011000 	.word	0x40011000
 80034d4:	40011400 	.word	0x40011400
 80034d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034e0:	2200      	movs	r2, #0
 80034e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034ee:	4642      	mov	r2, r8
 80034f0:	464b      	mov	r3, r9
 80034f2:	1891      	adds	r1, r2, r2
 80034f4:	6239      	str	r1, [r7, #32]
 80034f6:	415b      	adcs	r3, r3
 80034f8:	627b      	str	r3, [r7, #36]	; 0x24
 80034fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034fe:	4641      	mov	r1, r8
 8003500:	1854      	adds	r4, r2, r1
 8003502:	4649      	mov	r1, r9
 8003504:	eb43 0501 	adc.w	r5, r3, r1
 8003508:	f04f 0200 	mov.w	r2, #0
 800350c:	f04f 0300 	mov.w	r3, #0
 8003510:	00eb      	lsls	r3, r5, #3
 8003512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003516:	00e2      	lsls	r2, r4, #3
 8003518:	4614      	mov	r4, r2
 800351a:	461d      	mov	r5, r3
 800351c:	4643      	mov	r3, r8
 800351e:	18e3      	adds	r3, r4, r3
 8003520:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003524:	464b      	mov	r3, r9
 8003526:	eb45 0303 	adc.w	r3, r5, r3
 800352a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800352e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800353a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800353e:	f04f 0200 	mov.w	r2, #0
 8003542:	f04f 0300 	mov.w	r3, #0
 8003546:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800354a:	4629      	mov	r1, r5
 800354c:	008b      	lsls	r3, r1, #2
 800354e:	4621      	mov	r1, r4
 8003550:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003554:	4621      	mov	r1, r4
 8003556:	008a      	lsls	r2, r1, #2
 8003558:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800355c:	f7fc fea0 	bl	80002a0 <__aeabi_uldivmod>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4b60      	ldr	r3, [pc, #384]	; (80036e8 <UART_SetConfig+0x4e4>)
 8003566:	fba3 2302 	umull	r2, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	011c      	lsls	r4, r3, #4
 800356e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003572:	2200      	movs	r2, #0
 8003574:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003578:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800357c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003580:	4642      	mov	r2, r8
 8003582:	464b      	mov	r3, r9
 8003584:	1891      	adds	r1, r2, r2
 8003586:	61b9      	str	r1, [r7, #24]
 8003588:	415b      	adcs	r3, r3
 800358a:	61fb      	str	r3, [r7, #28]
 800358c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003590:	4641      	mov	r1, r8
 8003592:	1851      	adds	r1, r2, r1
 8003594:	6139      	str	r1, [r7, #16]
 8003596:	4649      	mov	r1, r9
 8003598:	414b      	adcs	r3, r1
 800359a:	617b      	str	r3, [r7, #20]
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	f04f 0300 	mov.w	r3, #0
 80035a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035a8:	4659      	mov	r1, fp
 80035aa:	00cb      	lsls	r3, r1, #3
 80035ac:	4651      	mov	r1, sl
 80035ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035b2:	4651      	mov	r1, sl
 80035b4:	00ca      	lsls	r2, r1, #3
 80035b6:	4610      	mov	r0, r2
 80035b8:	4619      	mov	r1, r3
 80035ba:	4603      	mov	r3, r0
 80035bc:	4642      	mov	r2, r8
 80035be:	189b      	adds	r3, r3, r2
 80035c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80035c4:	464b      	mov	r3, r9
 80035c6:	460a      	mov	r2, r1
 80035c8:	eb42 0303 	adc.w	r3, r2, r3
 80035cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80035d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80035da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035dc:	f04f 0200 	mov.w	r2, #0
 80035e0:	f04f 0300 	mov.w	r3, #0
 80035e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035e8:	4649      	mov	r1, r9
 80035ea:	008b      	lsls	r3, r1, #2
 80035ec:	4641      	mov	r1, r8
 80035ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035f2:	4641      	mov	r1, r8
 80035f4:	008a      	lsls	r2, r1, #2
 80035f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035fa:	f7fc fe51 	bl	80002a0 <__aeabi_uldivmod>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4b39      	ldr	r3, [pc, #228]	; (80036e8 <UART_SetConfig+0x4e4>)
 8003604:	fba3 1302 	umull	r1, r3, r3, r2
 8003608:	095b      	lsrs	r3, r3, #5
 800360a:	2164      	movs	r1, #100	; 0x64
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	3332      	adds	r3, #50	; 0x32
 8003616:	4a34      	ldr	r2, [pc, #208]	; (80036e8 <UART_SetConfig+0x4e4>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003622:	441c      	add	r4, r3
 8003624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003628:	2200      	movs	r2, #0
 800362a:	673b      	str	r3, [r7, #112]	; 0x70
 800362c:	677a      	str	r2, [r7, #116]	; 0x74
 800362e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003632:	4642      	mov	r2, r8
 8003634:	464b      	mov	r3, r9
 8003636:	1891      	adds	r1, r2, r2
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	415b      	adcs	r3, r3
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003642:	4641      	mov	r1, r8
 8003644:	1851      	adds	r1, r2, r1
 8003646:	6039      	str	r1, [r7, #0]
 8003648:	4649      	mov	r1, r9
 800364a:	414b      	adcs	r3, r1
 800364c:	607b      	str	r3, [r7, #4]
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	f04f 0300 	mov.w	r3, #0
 8003656:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800365a:	4659      	mov	r1, fp
 800365c:	00cb      	lsls	r3, r1, #3
 800365e:	4651      	mov	r1, sl
 8003660:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003664:	4651      	mov	r1, sl
 8003666:	00ca      	lsls	r2, r1, #3
 8003668:	4610      	mov	r0, r2
 800366a:	4619      	mov	r1, r3
 800366c:	4603      	mov	r3, r0
 800366e:	4642      	mov	r2, r8
 8003670:	189b      	adds	r3, r3, r2
 8003672:	66bb      	str	r3, [r7, #104]	; 0x68
 8003674:	464b      	mov	r3, r9
 8003676:	460a      	mov	r2, r1
 8003678:	eb42 0303 	adc.w	r3, r2, r3
 800367c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800367e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	663b      	str	r3, [r7, #96]	; 0x60
 8003688:	667a      	str	r2, [r7, #100]	; 0x64
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003696:	4649      	mov	r1, r9
 8003698:	008b      	lsls	r3, r1, #2
 800369a:	4641      	mov	r1, r8
 800369c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036a0:	4641      	mov	r1, r8
 80036a2:	008a      	lsls	r2, r1, #2
 80036a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80036a8:	f7fc fdfa 	bl	80002a0 <__aeabi_uldivmod>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4b0d      	ldr	r3, [pc, #52]	; (80036e8 <UART_SetConfig+0x4e4>)
 80036b2:	fba3 1302 	umull	r1, r3, r3, r2
 80036b6:	095b      	lsrs	r3, r3, #5
 80036b8:	2164      	movs	r1, #100	; 0x64
 80036ba:	fb01 f303 	mul.w	r3, r1, r3
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	3332      	adds	r3, #50	; 0x32
 80036c4:	4a08      	ldr	r2, [pc, #32]	; (80036e8 <UART_SetConfig+0x4e4>)
 80036c6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ca:	095b      	lsrs	r3, r3, #5
 80036cc:	f003 020f 	and.w	r2, r3, #15
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4422      	add	r2, r4
 80036d8:	609a      	str	r2, [r3, #8]
}
 80036da:	bf00      	nop
 80036dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036e0:	46bd      	mov	sp, r7
 80036e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036e6:	bf00      	nop
 80036e8:	51eb851f 	.word	0x51eb851f

080036ec <main>:
/**
 * @brief  Main program
 * @param  None
 * @retval None
 */
int main(void){
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
	 */
	HAL_Init();
 80036f0:	f7fd fb82 	bl	8000df8 <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80036f4:	f000 f80a 	bl	800370c <SystemClock_Config>
	I2C_I2C1_Init();
 80036f8:	f000 f86a 	bl	80037d0 <I2C_I2C1_Init>
	//USART3_UART_Init();
	uartInit();
 80036fc:	f7fd fa76 	bl	8000bec <uartInit>
	RTC_init();
 8003700:	f7fc ff50 	bl	80005a4 <RTC_init>
	/* Infinite loop */



	while(1){
		RTC_estado('\n');
 8003704:	200a      	movs	r0, #10
 8003706:	f7fc ff6d 	bl	80005e4 <RTC_estado>
 800370a:	e7fb      	b.n	8003704 <main+0x18>

0800370c <SystemClock_Config>:
 * @param  None
 * @retval None
 */

static void SystemClock_Config(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b094      	sub	sp, #80	; 0x50
 8003710:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	4b2c      	ldr	r3, [pc, #176]	; (80037c8 <SystemClock_Config+0xbc>)
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	4a2b      	ldr	r2, [pc, #172]	; (80037c8 <SystemClock_Config+0xbc>)
 800371c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003720:	6413      	str	r3, [r2, #64]	; 0x40
 8003722:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <SystemClock_Config+0xbc>)
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800372e:	2300      	movs	r3, #0
 8003730:	607b      	str	r3, [r7, #4]
 8003732:	4b26      	ldr	r3, [pc, #152]	; (80037cc <SystemClock_Config+0xc0>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a25      	ldr	r2, [pc, #148]	; (80037cc <SystemClock_Config+0xc0>)
 8003738:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <SystemClock_Config+0xc0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003746:	607b      	str	r3, [r7, #4]
 8003748:	687b      	ldr	r3, [r7, #4]

	/* Enable HSE Oscillator and activate PLL with HSE as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800374a:	2301      	movs	r3, #1
 800374c:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800374e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003752:	613b      	str	r3, [r7, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003754:	2302      	movs	r3, #2
 8003756:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003758:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800375c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 8;
 800375e:	2308      	movs	r3, #8
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 360;
 8003762:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003766:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003768:	2302      	movs	r3, #2
 800376a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800376c:	2307      	movs	r3, #7
 800376e:	63bb      	str	r3, [r7, #56]	; 0x38
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003770:	f107 030c 	add.w	r3, r7, #12
 8003774:	4618      	mov	r0, r3
 8003776:	f7fe ff5f 	bl	8002638 <HAL_RCC_OscConfig>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <SystemClock_Config+0x78>
	{
		/* Initialization Error */
		Error_Handler();
 8003780:	f000 f8ae 	bl	80038e0 <Error_Handler>
	}

	if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003784:	f7fe ff08 	bl	8002598 <HAL_PWREx_EnableOverDrive>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <SystemClock_Config+0x86>
	{
		/* Initialization Error */
		Error_Handler();
 800378e:	f000 f8a7 	bl	80038e0 <Error_Handler>
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8003792:	230f      	movs	r3, #15
 8003794:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003796:	2302      	movs	r3, #2
 8003798:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800379a:	2300      	movs	r3, #0
 800379c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800379e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80037a2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80037a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037a8:	64fb      	str	r3, [r7, #76]	; 0x4c
	if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80037aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80037ae:	2105      	movs	r1, #5
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff f9b9 	bl	8002b28 <HAL_RCC_ClockConfig>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <SystemClock_Config+0xb4>
	{
		/* Initialization Error */
		Error_Handler();
 80037bc:	f000 f890 	bl	80038e0 <Error_Handler>
	}
}
 80037c0:	bf00      	nop
 80037c2:	3750      	adds	r7, #80	; 0x50
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40007000 	.word	0x40007000

080037d0 <I2C_I2C1_Init>:

static void I2C_I2C1_Init(){
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 80037d4:	4b1b      	ldr	r3, [pc, #108]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037d6:	4a1c      	ldr	r2, [pc, #112]	; (8003848 <I2C_I2C1_Init+0x78>)
 80037d8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80037da:	4b1a      	ldr	r3, [pc, #104]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037dc:	4a1b      	ldr	r2, [pc, #108]	; (800384c <I2C_I2C1_Init+0x7c>)
 80037de:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80037e0:	4b18      	ldr	r3, [pc, #96]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80037e6:	4b17      	ldr	r3, [pc, #92]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037ec:	4b15      	ldr	r3, [pc, #84]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037f2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037f4:	4b13      	ldr	r3, [pc, #76]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80037fa:	4b12      	ldr	r3, [pc, #72]	; (8003844 <I2C_I2C1_Init+0x74>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003800:	4b10      	ldr	r3, [pc, #64]	; (8003844 <I2C_I2C1_Init+0x74>)
 8003802:	2200      	movs	r2, #0
 8003804:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003806:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <I2C_I2C1_Init+0x74>)
 8003808:	2200      	movs	r2, #0
 800380a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800380c:	480d      	ldr	r0, [pc, #52]	; (8003844 <I2C_I2C1_Init+0x74>)
 800380e:	f7fd fe2f 	bl	8001470 <HAL_I2C_Init>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <I2C_I2C1_Init+0x4c>
	{
		Error_Handler();
 8003818:	f000 f862 	bl	80038e0 <Error_Handler>
	}

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800381c:	2100      	movs	r1, #0
 800381e:	4809      	ldr	r0, [pc, #36]	; (8003844 <I2C_I2C1_Init+0x74>)
 8003820:	f7fe fde5 	bl	80023ee <HAL_I2CEx_ConfigAnalogFilter>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_I2C1_Init+0x5e>
	  {
	    Error_Handler();
 800382a:	f000 f859 	bl	80038e0 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800382e:	2100      	movs	r1, #0
 8003830:	4804      	ldr	r0, [pc, #16]	; (8003844 <I2C_I2C1_Init+0x74>)
 8003832:	f7fe fe18 	bl	8002466 <HAL_I2CEx_ConfigDigitalFilter>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <I2C_I2C1_Init+0x70>
	  {
	    Error_Handler();
 800383c:	f000 f850 	bl	80038e0 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */

	}
 8003840:	bf00      	nop
 8003842:	bd80      	pop	{r7, pc}
 8003844:	20000140 	.word	0x20000140
 8003848:	40005400 	.word	0x40005400
 800384c:	000186a0 	.word	0x000186a0

08003850 <HAL_I2C_MspInit>:


void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	; 0x28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003858:	f107 0314 	add.w	r3, r7, #20
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]
 8003866:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a19      	ldr	r2, [pc, #100]	; (80038d4 <HAL_I2C_MspInit+0x84>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d12c      	bne.n	80038cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003872:	2300      	movs	r3, #0
 8003874:	613b      	str	r3, [r7, #16]
 8003876:	4b18      	ldr	r3, [pc, #96]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	4a17      	ldr	r2, [pc, #92]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 800387c:	f043 0302 	orr.w	r3, r3, #2
 8003880:	6313      	str	r3, [r2, #48]	; 0x30
 8003882:	4b15      	ldr	r3, [pc, #84]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 8003884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	613b      	str	r3, [r7, #16]
 800388c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800388e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8003892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003894:	2312      	movs	r3, #18
 8003896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389c:	2303      	movs	r3, #3
 800389e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80038a0:	2304      	movs	r3, #4
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a4:	f107 0314 	add.w	r3, r7, #20
 80038a8:	4619      	mov	r1, r3
 80038aa:	480c      	ldr	r0, [pc, #48]	; (80038dc <HAL_I2C_MspInit+0x8c>)
 80038ac:	f7fd fc1a 	bl	80010e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038b0:	2300      	movs	r3, #0
 80038b2:	60fb      	str	r3, [r7, #12]
 80038b4:	4b08      	ldr	r3, [pc, #32]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b8:	4a07      	ldr	r2, [pc, #28]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 80038ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038be:	6413      	str	r3, [r2, #64]	; 0x40
 80038c0:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <HAL_I2C_MspInit+0x88>)
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038c8:	60fb      	str	r3, [r7, #12]
 80038ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80038cc:	bf00      	nop
 80038ce:	3728      	adds	r7, #40	; 0x28
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40005400 	.word	0x40005400
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40020400 	.word	0x40020400

080038e0 <Error_Handler>:
}



static void Error_Handler(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
	/* Turn LED2 on */
	BSP_LED_On(LED2);
 80038e4:	2001      	movs	r0, #1
 80038e6:	f7fd f9d3 	bl	8000c90 <BSP_LED_On>
	while (1)
 80038ea:	e7fe      	b.n	80038ea <Error_Handler+0xa>

080038ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80038ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003924 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80038f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80038f2:	e003      	b.n	80038fc <LoopCopyDataInit>

080038f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80038f4:	4b0c      	ldr	r3, [pc, #48]	; (8003928 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80038f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80038f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80038fa:	3104      	adds	r1, #4

080038fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80038fc:	480b      	ldr	r0, [pc, #44]	; (800392c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80038fe:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003900:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003902:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003904:	d3f6      	bcc.n	80038f4 <CopyDataInit>
  ldr  r2, =_sbss
 8003906:	4a0b      	ldr	r2, [pc, #44]	; (8003934 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003908:	e002      	b.n	8003910 <LoopFillZerobss>

0800390a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800390a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800390c:	f842 3b04 	str.w	r3, [r2], #4

08003910 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003910:	4b09      	ldr	r3, [pc, #36]	; (8003938 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003912:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003914:	d3f9      	bcc.n	800390a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003916:	f7fd f9d5 	bl	8000cc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800391a:	f000 f817 	bl	800394c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800391e:	f7ff fee5 	bl	80036ec <main>
  bx  lr    
 8003922:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003924:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003928:	0800439c 	.word	0x0800439c
  ldr  r0, =_sdata
 800392c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003930:	200000a0 	.word	0x200000a0
  ldr  r2, =_sbss
 8003934:	200000a0 	.word	0x200000a0
  ldr  r3, = _ebss
 8003938:	200001a4 	.word	0x200001a4

0800393c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800393c:	e7fe      	b.n	800393c <ADC_IRQHandler>
	...

08003940 <__errno>:
 8003940:	4b01      	ldr	r3, [pc, #4]	; (8003948 <__errno+0x8>)
 8003942:	6818      	ldr	r0, [r3, #0]
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	2000003c 	.word	0x2000003c

0800394c <__libc_init_array>:
 800394c:	b570      	push	{r4, r5, r6, lr}
 800394e:	4d0d      	ldr	r5, [pc, #52]	; (8003984 <__libc_init_array+0x38>)
 8003950:	4c0d      	ldr	r4, [pc, #52]	; (8003988 <__libc_init_array+0x3c>)
 8003952:	1b64      	subs	r4, r4, r5
 8003954:	10a4      	asrs	r4, r4, #2
 8003956:	2600      	movs	r6, #0
 8003958:	42a6      	cmp	r6, r4
 800395a:	d109      	bne.n	8003970 <__libc_init_array+0x24>
 800395c:	4d0b      	ldr	r5, [pc, #44]	; (800398c <__libc_init_array+0x40>)
 800395e:	4c0c      	ldr	r4, [pc, #48]	; (8003990 <__libc_init_array+0x44>)
 8003960:	f000 fc86 	bl	8004270 <_init>
 8003964:	1b64      	subs	r4, r4, r5
 8003966:	10a4      	asrs	r4, r4, #2
 8003968:	2600      	movs	r6, #0
 800396a:	42a6      	cmp	r6, r4
 800396c:	d105      	bne.n	800397a <__libc_init_array+0x2e>
 800396e:	bd70      	pop	{r4, r5, r6, pc}
 8003970:	f855 3b04 	ldr.w	r3, [r5], #4
 8003974:	4798      	blx	r3
 8003976:	3601      	adds	r6, #1
 8003978:	e7ee      	b.n	8003958 <__libc_init_array+0xc>
 800397a:	f855 3b04 	ldr.w	r3, [r5], #4
 800397e:	4798      	blx	r3
 8003980:	3601      	adds	r6, #1
 8003982:	e7f2      	b.n	800396a <__libc_init_array+0x1e>
 8003984:	08004394 	.word	0x08004394
 8003988:	08004394 	.word	0x08004394
 800398c:	08004394 	.word	0x08004394
 8003990:	08004398 	.word	0x08004398

08003994 <siprintf>:
 8003994:	b40e      	push	{r1, r2, r3}
 8003996:	b500      	push	{lr}
 8003998:	b09c      	sub	sp, #112	; 0x70
 800399a:	ab1d      	add	r3, sp, #116	; 0x74
 800399c:	9002      	str	r0, [sp, #8]
 800399e:	9006      	str	r0, [sp, #24]
 80039a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039a4:	4809      	ldr	r0, [pc, #36]	; (80039cc <siprintf+0x38>)
 80039a6:	9107      	str	r1, [sp, #28]
 80039a8:	9104      	str	r1, [sp, #16]
 80039aa:	4909      	ldr	r1, [pc, #36]	; (80039d0 <siprintf+0x3c>)
 80039ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80039b0:	9105      	str	r1, [sp, #20]
 80039b2:	6800      	ldr	r0, [r0, #0]
 80039b4:	9301      	str	r3, [sp, #4]
 80039b6:	a902      	add	r1, sp, #8
 80039b8:	f000 f868 	bl	8003a8c <_svfiprintf_r>
 80039bc:	9b02      	ldr	r3, [sp, #8]
 80039be:	2200      	movs	r2, #0
 80039c0:	701a      	strb	r2, [r3, #0]
 80039c2:	b01c      	add	sp, #112	; 0x70
 80039c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80039c8:	b003      	add	sp, #12
 80039ca:	4770      	bx	lr
 80039cc:	2000003c 	.word	0x2000003c
 80039d0:	ffff0208 	.word	0xffff0208

080039d4 <__ssputs_r>:
 80039d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039d8:	688e      	ldr	r6, [r1, #8]
 80039da:	429e      	cmp	r6, r3
 80039dc:	4682      	mov	sl, r0
 80039de:	460c      	mov	r4, r1
 80039e0:	4690      	mov	r8, r2
 80039e2:	461f      	mov	r7, r3
 80039e4:	d838      	bhi.n	8003a58 <__ssputs_r+0x84>
 80039e6:	898a      	ldrh	r2, [r1, #12]
 80039e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80039ec:	d032      	beq.n	8003a54 <__ssputs_r+0x80>
 80039ee:	6825      	ldr	r5, [r4, #0]
 80039f0:	6909      	ldr	r1, [r1, #16]
 80039f2:	eba5 0901 	sub.w	r9, r5, r1
 80039f6:	6965      	ldr	r5, [r4, #20]
 80039f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a00:	3301      	adds	r3, #1
 8003a02:	444b      	add	r3, r9
 8003a04:	106d      	asrs	r5, r5, #1
 8003a06:	429d      	cmp	r5, r3
 8003a08:	bf38      	it	cc
 8003a0a:	461d      	movcc	r5, r3
 8003a0c:	0553      	lsls	r3, r2, #21
 8003a0e:	d531      	bpl.n	8003a74 <__ssputs_r+0xa0>
 8003a10:	4629      	mov	r1, r5
 8003a12:	f000 fb63 	bl	80040dc <_malloc_r>
 8003a16:	4606      	mov	r6, r0
 8003a18:	b950      	cbnz	r0, 8003a30 <__ssputs_r+0x5c>
 8003a1a:	230c      	movs	r3, #12
 8003a1c:	f8ca 3000 	str.w	r3, [sl]
 8003a20:	89a3      	ldrh	r3, [r4, #12]
 8003a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a26:	81a3      	strh	r3, [r4, #12]
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a30:	6921      	ldr	r1, [r4, #16]
 8003a32:	464a      	mov	r2, r9
 8003a34:	f000 fabe 	bl	8003fb4 <memcpy>
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a42:	81a3      	strh	r3, [r4, #12]
 8003a44:	6126      	str	r6, [r4, #16]
 8003a46:	6165      	str	r5, [r4, #20]
 8003a48:	444e      	add	r6, r9
 8003a4a:	eba5 0509 	sub.w	r5, r5, r9
 8003a4e:	6026      	str	r6, [r4, #0]
 8003a50:	60a5      	str	r5, [r4, #8]
 8003a52:	463e      	mov	r6, r7
 8003a54:	42be      	cmp	r6, r7
 8003a56:	d900      	bls.n	8003a5a <__ssputs_r+0x86>
 8003a58:	463e      	mov	r6, r7
 8003a5a:	6820      	ldr	r0, [r4, #0]
 8003a5c:	4632      	mov	r2, r6
 8003a5e:	4641      	mov	r1, r8
 8003a60:	f000 fab6 	bl	8003fd0 <memmove>
 8003a64:	68a3      	ldr	r3, [r4, #8]
 8003a66:	1b9b      	subs	r3, r3, r6
 8003a68:	60a3      	str	r3, [r4, #8]
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	4433      	add	r3, r6
 8003a6e:	6023      	str	r3, [r4, #0]
 8003a70:	2000      	movs	r0, #0
 8003a72:	e7db      	b.n	8003a2c <__ssputs_r+0x58>
 8003a74:	462a      	mov	r2, r5
 8003a76:	f000 fba5 	bl	80041c4 <_realloc_r>
 8003a7a:	4606      	mov	r6, r0
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d1e1      	bne.n	8003a44 <__ssputs_r+0x70>
 8003a80:	6921      	ldr	r1, [r4, #16]
 8003a82:	4650      	mov	r0, sl
 8003a84:	f000 fabe 	bl	8004004 <_free_r>
 8003a88:	e7c7      	b.n	8003a1a <__ssputs_r+0x46>
	...

08003a8c <_svfiprintf_r>:
 8003a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a90:	4698      	mov	r8, r3
 8003a92:	898b      	ldrh	r3, [r1, #12]
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	b09d      	sub	sp, #116	; 0x74
 8003a98:	4607      	mov	r7, r0
 8003a9a:	460d      	mov	r5, r1
 8003a9c:	4614      	mov	r4, r2
 8003a9e:	d50e      	bpl.n	8003abe <_svfiprintf_r+0x32>
 8003aa0:	690b      	ldr	r3, [r1, #16]
 8003aa2:	b963      	cbnz	r3, 8003abe <_svfiprintf_r+0x32>
 8003aa4:	2140      	movs	r1, #64	; 0x40
 8003aa6:	f000 fb19 	bl	80040dc <_malloc_r>
 8003aaa:	6028      	str	r0, [r5, #0]
 8003aac:	6128      	str	r0, [r5, #16]
 8003aae:	b920      	cbnz	r0, 8003aba <_svfiprintf_r+0x2e>
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	603b      	str	r3, [r7, #0]
 8003ab4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ab8:	e0d1      	b.n	8003c5e <_svfiprintf_r+0x1d2>
 8003aba:	2340      	movs	r3, #64	; 0x40
 8003abc:	616b      	str	r3, [r5, #20]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ac2:	2320      	movs	r3, #32
 8003ac4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ac8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003acc:	2330      	movs	r3, #48	; 0x30
 8003ace:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003c78 <_svfiprintf_r+0x1ec>
 8003ad2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ad6:	f04f 0901 	mov.w	r9, #1
 8003ada:	4623      	mov	r3, r4
 8003adc:	469a      	mov	sl, r3
 8003ade:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ae2:	b10a      	cbz	r2, 8003ae8 <_svfiprintf_r+0x5c>
 8003ae4:	2a25      	cmp	r2, #37	; 0x25
 8003ae6:	d1f9      	bne.n	8003adc <_svfiprintf_r+0x50>
 8003ae8:	ebba 0b04 	subs.w	fp, sl, r4
 8003aec:	d00b      	beq.n	8003b06 <_svfiprintf_r+0x7a>
 8003aee:	465b      	mov	r3, fp
 8003af0:	4622      	mov	r2, r4
 8003af2:	4629      	mov	r1, r5
 8003af4:	4638      	mov	r0, r7
 8003af6:	f7ff ff6d 	bl	80039d4 <__ssputs_r>
 8003afa:	3001      	adds	r0, #1
 8003afc:	f000 80aa 	beq.w	8003c54 <_svfiprintf_r+0x1c8>
 8003b00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b02:	445a      	add	r2, fp
 8003b04:	9209      	str	r2, [sp, #36]	; 0x24
 8003b06:	f89a 3000 	ldrb.w	r3, [sl]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 80a2 	beq.w	8003c54 <_svfiprintf_r+0x1c8>
 8003b10:	2300      	movs	r3, #0
 8003b12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b1a:	f10a 0a01 	add.w	sl, sl, #1
 8003b1e:	9304      	str	r3, [sp, #16]
 8003b20:	9307      	str	r3, [sp, #28]
 8003b22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b26:	931a      	str	r3, [sp, #104]	; 0x68
 8003b28:	4654      	mov	r4, sl
 8003b2a:	2205      	movs	r2, #5
 8003b2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b30:	4851      	ldr	r0, [pc, #324]	; (8003c78 <_svfiprintf_r+0x1ec>)
 8003b32:	f7fc fb65 	bl	8000200 <memchr>
 8003b36:	9a04      	ldr	r2, [sp, #16]
 8003b38:	b9d8      	cbnz	r0, 8003b72 <_svfiprintf_r+0xe6>
 8003b3a:	06d0      	lsls	r0, r2, #27
 8003b3c:	bf44      	itt	mi
 8003b3e:	2320      	movmi	r3, #32
 8003b40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b44:	0711      	lsls	r1, r2, #28
 8003b46:	bf44      	itt	mi
 8003b48:	232b      	movmi	r3, #43	; 0x2b
 8003b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b4e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b52:	2b2a      	cmp	r3, #42	; 0x2a
 8003b54:	d015      	beq.n	8003b82 <_svfiprintf_r+0xf6>
 8003b56:	9a07      	ldr	r2, [sp, #28]
 8003b58:	4654      	mov	r4, sl
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f04f 0c0a 	mov.w	ip, #10
 8003b60:	4621      	mov	r1, r4
 8003b62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b66:	3b30      	subs	r3, #48	; 0x30
 8003b68:	2b09      	cmp	r3, #9
 8003b6a:	d94e      	bls.n	8003c0a <_svfiprintf_r+0x17e>
 8003b6c:	b1b0      	cbz	r0, 8003b9c <_svfiprintf_r+0x110>
 8003b6e:	9207      	str	r2, [sp, #28]
 8003b70:	e014      	b.n	8003b9c <_svfiprintf_r+0x110>
 8003b72:	eba0 0308 	sub.w	r3, r0, r8
 8003b76:	fa09 f303 	lsl.w	r3, r9, r3
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	9304      	str	r3, [sp, #16]
 8003b7e:	46a2      	mov	sl, r4
 8003b80:	e7d2      	b.n	8003b28 <_svfiprintf_r+0x9c>
 8003b82:	9b03      	ldr	r3, [sp, #12]
 8003b84:	1d19      	adds	r1, r3, #4
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	9103      	str	r1, [sp, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	bfbb      	ittet	lt
 8003b8e:	425b      	neglt	r3, r3
 8003b90:	f042 0202 	orrlt.w	r2, r2, #2
 8003b94:	9307      	strge	r3, [sp, #28]
 8003b96:	9307      	strlt	r3, [sp, #28]
 8003b98:	bfb8      	it	lt
 8003b9a:	9204      	strlt	r2, [sp, #16]
 8003b9c:	7823      	ldrb	r3, [r4, #0]
 8003b9e:	2b2e      	cmp	r3, #46	; 0x2e
 8003ba0:	d10c      	bne.n	8003bbc <_svfiprintf_r+0x130>
 8003ba2:	7863      	ldrb	r3, [r4, #1]
 8003ba4:	2b2a      	cmp	r3, #42	; 0x2a
 8003ba6:	d135      	bne.n	8003c14 <_svfiprintf_r+0x188>
 8003ba8:	9b03      	ldr	r3, [sp, #12]
 8003baa:	1d1a      	adds	r2, r3, #4
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	9203      	str	r2, [sp, #12]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	bfb8      	it	lt
 8003bb4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003bb8:	3402      	adds	r4, #2
 8003bba:	9305      	str	r3, [sp, #20]
 8003bbc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003c88 <_svfiprintf_r+0x1fc>
 8003bc0:	7821      	ldrb	r1, [r4, #0]
 8003bc2:	2203      	movs	r2, #3
 8003bc4:	4650      	mov	r0, sl
 8003bc6:	f7fc fb1b 	bl	8000200 <memchr>
 8003bca:	b140      	cbz	r0, 8003bde <_svfiprintf_r+0x152>
 8003bcc:	2340      	movs	r3, #64	; 0x40
 8003bce:	eba0 000a 	sub.w	r0, r0, sl
 8003bd2:	fa03 f000 	lsl.w	r0, r3, r0
 8003bd6:	9b04      	ldr	r3, [sp, #16]
 8003bd8:	4303      	orrs	r3, r0
 8003bda:	3401      	adds	r4, #1
 8003bdc:	9304      	str	r3, [sp, #16]
 8003bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be2:	4826      	ldr	r0, [pc, #152]	; (8003c7c <_svfiprintf_r+0x1f0>)
 8003be4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003be8:	2206      	movs	r2, #6
 8003bea:	f7fc fb09 	bl	8000200 <memchr>
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	d038      	beq.n	8003c64 <_svfiprintf_r+0x1d8>
 8003bf2:	4b23      	ldr	r3, [pc, #140]	; (8003c80 <_svfiprintf_r+0x1f4>)
 8003bf4:	bb1b      	cbnz	r3, 8003c3e <_svfiprintf_r+0x1b2>
 8003bf6:	9b03      	ldr	r3, [sp, #12]
 8003bf8:	3307      	adds	r3, #7
 8003bfa:	f023 0307 	bic.w	r3, r3, #7
 8003bfe:	3308      	adds	r3, #8
 8003c00:	9303      	str	r3, [sp, #12]
 8003c02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c04:	4433      	add	r3, r6
 8003c06:	9309      	str	r3, [sp, #36]	; 0x24
 8003c08:	e767      	b.n	8003ada <_svfiprintf_r+0x4e>
 8003c0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c0e:	460c      	mov	r4, r1
 8003c10:	2001      	movs	r0, #1
 8003c12:	e7a5      	b.n	8003b60 <_svfiprintf_r+0xd4>
 8003c14:	2300      	movs	r3, #0
 8003c16:	3401      	adds	r4, #1
 8003c18:	9305      	str	r3, [sp, #20]
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	f04f 0c0a 	mov.w	ip, #10
 8003c20:	4620      	mov	r0, r4
 8003c22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c26:	3a30      	subs	r2, #48	; 0x30
 8003c28:	2a09      	cmp	r2, #9
 8003c2a:	d903      	bls.n	8003c34 <_svfiprintf_r+0x1a8>
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0c5      	beq.n	8003bbc <_svfiprintf_r+0x130>
 8003c30:	9105      	str	r1, [sp, #20]
 8003c32:	e7c3      	b.n	8003bbc <_svfiprintf_r+0x130>
 8003c34:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c38:	4604      	mov	r4, r0
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e7f0      	b.n	8003c20 <_svfiprintf_r+0x194>
 8003c3e:	ab03      	add	r3, sp, #12
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	462a      	mov	r2, r5
 8003c44:	4b0f      	ldr	r3, [pc, #60]	; (8003c84 <_svfiprintf_r+0x1f8>)
 8003c46:	a904      	add	r1, sp, #16
 8003c48:	4638      	mov	r0, r7
 8003c4a:	f3af 8000 	nop.w
 8003c4e:	1c42      	adds	r2, r0, #1
 8003c50:	4606      	mov	r6, r0
 8003c52:	d1d6      	bne.n	8003c02 <_svfiprintf_r+0x176>
 8003c54:	89ab      	ldrh	r3, [r5, #12]
 8003c56:	065b      	lsls	r3, r3, #25
 8003c58:	f53f af2c 	bmi.w	8003ab4 <_svfiprintf_r+0x28>
 8003c5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c5e:	b01d      	add	sp, #116	; 0x74
 8003c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c64:	ab03      	add	r3, sp, #12
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	462a      	mov	r2, r5
 8003c6a:	4b06      	ldr	r3, [pc, #24]	; (8003c84 <_svfiprintf_r+0x1f8>)
 8003c6c:	a904      	add	r1, sp, #16
 8003c6e:	4638      	mov	r0, r7
 8003c70:	f000 f87a 	bl	8003d68 <_printf_i>
 8003c74:	e7eb      	b.n	8003c4e <_svfiprintf_r+0x1c2>
 8003c76:	bf00      	nop
 8003c78:	08004358 	.word	0x08004358
 8003c7c:	08004362 	.word	0x08004362
 8003c80:	00000000 	.word	0x00000000
 8003c84:	080039d5 	.word	0x080039d5
 8003c88:	0800435e 	.word	0x0800435e

08003c8c <_printf_common>:
 8003c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c90:	4616      	mov	r6, r2
 8003c92:	4699      	mov	r9, r3
 8003c94:	688a      	ldr	r2, [r1, #8]
 8003c96:	690b      	ldr	r3, [r1, #16]
 8003c98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	bfb8      	it	lt
 8003ca0:	4613      	movlt	r3, r2
 8003ca2:	6033      	str	r3, [r6, #0]
 8003ca4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ca8:	4607      	mov	r7, r0
 8003caa:	460c      	mov	r4, r1
 8003cac:	b10a      	cbz	r2, 8003cb2 <_printf_common+0x26>
 8003cae:	3301      	adds	r3, #1
 8003cb0:	6033      	str	r3, [r6, #0]
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	0699      	lsls	r1, r3, #26
 8003cb6:	bf42      	ittt	mi
 8003cb8:	6833      	ldrmi	r3, [r6, #0]
 8003cba:	3302      	addmi	r3, #2
 8003cbc:	6033      	strmi	r3, [r6, #0]
 8003cbe:	6825      	ldr	r5, [r4, #0]
 8003cc0:	f015 0506 	ands.w	r5, r5, #6
 8003cc4:	d106      	bne.n	8003cd4 <_printf_common+0x48>
 8003cc6:	f104 0a19 	add.w	sl, r4, #25
 8003cca:	68e3      	ldr	r3, [r4, #12]
 8003ccc:	6832      	ldr	r2, [r6, #0]
 8003cce:	1a9b      	subs	r3, r3, r2
 8003cd0:	42ab      	cmp	r3, r5
 8003cd2:	dc26      	bgt.n	8003d22 <_printf_common+0x96>
 8003cd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003cd8:	1e13      	subs	r3, r2, #0
 8003cda:	6822      	ldr	r2, [r4, #0]
 8003cdc:	bf18      	it	ne
 8003cde:	2301      	movne	r3, #1
 8003ce0:	0692      	lsls	r2, r2, #26
 8003ce2:	d42b      	bmi.n	8003d3c <_printf_common+0xb0>
 8003ce4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ce8:	4649      	mov	r1, r9
 8003cea:	4638      	mov	r0, r7
 8003cec:	47c0      	blx	r8
 8003cee:	3001      	adds	r0, #1
 8003cf0:	d01e      	beq.n	8003d30 <_printf_common+0xa4>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	68e5      	ldr	r5, [r4, #12]
 8003cf6:	6832      	ldr	r2, [r6, #0]
 8003cf8:	f003 0306 	and.w	r3, r3, #6
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	bf08      	it	eq
 8003d00:	1aad      	subeq	r5, r5, r2
 8003d02:	68a3      	ldr	r3, [r4, #8]
 8003d04:	6922      	ldr	r2, [r4, #16]
 8003d06:	bf0c      	ite	eq
 8003d08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d0c:	2500      	movne	r5, #0
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	bfc4      	itt	gt
 8003d12:	1a9b      	subgt	r3, r3, r2
 8003d14:	18ed      	addgt	r5, r5, r3
 8003d16:	2600      	movs	r6, #0
 8003d18:	341a      	adds	r4, #26
 8003d1a:	42b5      	cmp	r5, r6
 8003d1c:	d11a      	bne.n	8003d54 <_printf_common+0xc8>
 8003d1e:	2000      	movs	r0, #0
 8003d20:	e008      	b.n	8003d34 <_printf_common+0xa8>
 8003d22:	2301      	movs	r3, #1
 8003d24:	4652      	mov	r2, sl
 8003d26:	4649      	mov	r1, r9
 8003d28:	4638      	mov	r0, r7
 8003d2a:	47c0      	blx	r8
 8003d2c:	3001      	adds	r0, #1
 8003d2e:	d103      	bne.n	8003d38 <_printf_common+0xac>
 8003d30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d38:	3501      	adds	r5, #1
 8003d3a:	e7c6      	b.n	8003cca <_printf_common+0x3e>
 8003d3c:	18e1      	adds	r1, r4, r3
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	2030      	movs	r0, #48	; 0x30
 8003d42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d46:	4422      	add	r2, r4
 8003d48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d50:	3302      	adds	r3, #2
 8003d52:	e7c7      	b.n	8003ce4 <_printf_common+0x58>
 8003d54:	2301      	movs	r3, #1
 8003d56:	4622      	mov	r2, r4
 8003d58:	4649      	mov	r1, r9
 8003d5a:	4638      	mov	r0, r7
 8003d5c:	47c0      	blx	r8
 8003d5e:	3001      	adds	r0, #1
 8003d60:	d0e6      	beq.n	8003d30 <_printf_common+0xa4>
 8003d62:	3601      	adds	r6, #1
 8003d64:	e7d9      	b.n	8003d1a <_printf_common+0x8e>
	...

08003d68 <_printf_i>:
 8003d68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d6c:	7e0f      	ldrb	r7, [r1, #24]
 8003d6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003d70:	2f78      	cmp	r7, #120	; 0x78
 8003d72:	4691      	mov	r9, r2
 8003d74:	4680      	mov	r8, r0
 8003d76:	460c      	mov	r4, r1
 8003d78:	469a      	mov	sl, r3
 8003d7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003d7e:	d807      	bhi.n	8003d90 <_printf_i+0x28>
 8003d80:	2f62      	cmp	r7, #98	; 0x62
 8003d82:	d80a      	bhi.n	8003d9a <_printf_i+0x32>
 8003d84:	2f00      	cmp	r7, #0
 8003d86:	f000 80d8 	beq.w	8003f3a <_printf_i+0x1d2>
 8003d8a:	2f58      	cmp	r7, #88	; 0x58
 8003d8c:	f000 80a3 	beq.w	8003ed6 <_printf_i+0x16e>
 8003d90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d98:	e03a      	b.n	8003e10 <_printf_i+0xa8>
 8003d9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d9e:	2b15      	cmp	r3, #21
 8003da0:	d8f6      	bhi.n	8003d90 <_printf_i+0x28>
 8003da2:	a101      	add	r1, pc, #4	; (adr r1, 8003da8 <_printf_i+0x40>)
 8003da4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003da8:	08003e01 	.word	0x08003e01
 8003dac:	08003e15 	.word	0x08003e15
 8003db0:	08003d91 	.word	0x08003d91
 8003db4:	08003d91 	.word	0x08003d91
 8003db8:	08003d91 	.word	0x08003d91
 8003dbc:	08003d91 	.word	0x08003d91
 8003dc0:	08003e15 	.word	0x08003e15
 8003dc4:	08003d91 	.word	0x08003d91
 8003dc8:	08003d91 	.word	0x08003d91
 8003dcc:	08003d91 	.word	0x08003d91
 8003dd0:	08003d91 	.word	0x08003d91
 8003dd4:	08003f21 	.word	0x08003f21
 8003dd8:	08003e45 	.word	0x08003e45
 8003ddc:	08003f03 	.word	0x08003f03
 8003de0:	08003d91 	.word	0x08003d91
 8003de4:	08003d91 	.word	0x08003d91
 8003de8:	08003f43 	.word	0x08003f43
 8003dec:	08003d91 	.word	0x08003d91
 8003df0:	08003e45 	.word	0x08003e45
 8003df4:	08003d91 	.word	0x08003d91
 8003df8:	08003d91 	.word	0x08003d91
 8003dfc:	08003f0b 	.word	0x08003f0b
 8003e00:	682b      	ldr	r3, [r5, #0]
 8003e02:	1d1a      	adds	r2, r3, #4
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	602a      	str	r2, [r5, #0]
 8003e08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0a3      	b.n	8003f5c <_printf_i+0x1f4>
 8003e14:	6820      	ldr	r0, [r4, #0]
 8003e16:	6829      	ldr	r1, [r5, #0]
 8003e18:	0606      	lsls	r6, r0, #24
 8003e1a:	f101 0304 	add.w	r3, r1, #4
 8003e1e:	d50a      	bpl.n	8003e36 <_printf_i+0xce>
 8003e20:	680e      	ldr	r6, [r1, #0]
 8003e22:	602b      	str	r3, [r5, #0]
 8003e24:	2e00      	cmp	r6, #0
 8003e26:	da03      	bge.n	8003e30 <_printf_i+0xc8>
 8003e28:	232d      	movs	r3, #45	; 0x2d
 8003e2a:	4276      	negs	r6, r6
 8003e2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e30:	485e      	ldr	r0, [pc, #376]	; (8003fac <_printf_i+0x244>)
 8003e32:	230a      	movs	r3, #10
 8003e34:	e019      	b.n	8003e6a <_printf_i+0x102>
 8003e36:	680e      	ldr	r6, [r1, #0]
 8003e38:	602b      	str	r3, [r5, #0]
 8003e3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e3e:	bf18      	it	ne
 8003e40:	b236      	sxthne	r6, r6
 8003e42:	e7ef      	b.n	8003e24 <_printf_i+0xbc>
 8003e44:	682b      	ldr	r3, [r5, #0]
 8003e46:	6820      	ldr	r0, [r4, #0]
 8003e48:	1d19      	adds	r1, r3, #4
 8003e4a:	6029      	str	r1, [r5, #0]
 8003e4c:	0601      	lsls	r1, r0, #24
 8003e4e:	d501      	bpl.n	8003e54 <_printf_i+0xec>
 8003e50:	681e      	ldr	r6, [r3, #0]
 8003e52:	e002      	b.n	8003e5a <_printf_i+0xf2>
 8003e54:	0646      	lsls	r6, r0, #25
 8003e56:	d5fb      	bpl.n	8003e50 <_printf_i+0xe8>
 8003e58:	881e      	ldrh	r6, [r3, #0]
 8003e5a:	4854      	ldr	r0, [pc, #336]	; (8003fac <_printf_i+0x244>)
 8003e5c:	2f6f      	cmp	r7, #111	; 0x6f
 8003e5e:	bf0c      	ite	eq
 8003e60:	2308      	moveq	r3, #8
 8003e62:	230a      	movne	r3, #10
 8003e64:	2100      	movs	r1, #0
 8003e66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e6a:	6865      	ldr	r5, [r4, #4]
 8003e6c:	60a5      	str	r5, [r4, #8]
 8003e6e:	2d00      	cmp	r5, #0
 8003e70:	bfa2      	ittt	ge
 8003e72:	6821      	ldrge	r1, [r4, #0]
 8003e74:	f021 0104 	bicge.w	r1, r1, #4
 8003e78:	6021      	strge	r1, [r4, #0]
 8003e7a:	b90e      	cbnz	r6, 8003e80 <_printf_i+0x118>
 8003e7c:	2d00      	cmp	r5, #0
 8003e7e:	d04d      	beq.n	8003f1c <_printf_i+0x1b4>
 8003e80:	4615      	mov	r5, r2
 8003e82:	fbb6 f1f3 	udiv	r1, r6, r3
 8003e86:	fb03 6711 	mls	r7, r3, r1, r6
 8003e8a:	5dc7      	ldrb	r7, [r0, r7]
 8003e8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003e90:	4637      	mov	r7, r6
 8003e92:	42bb      	cmp	r3, r7
 8003e94:	460e      	mov	r6, r1
 8003e96:	d9f4      	bls.n	8003e82 <_printf_i+0x11a>
 8003e98:	2b08      	cmp	r3, #8
 8003e9a:	d10b      	bne.n	8003eb4 <_printf_i+0x14c>
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	07de      	lsls	r6, r3, #31
 8003ea0:	d508      	bpl.n	8003eb4 <_printf_i+0x14c>
 8003ea2:	6923      	ldr	r3, [r4, #16]
 8003ea4:	6861      	ldr	r1, [r4, #4]
 8003ea6:	4299      	cmp	r1, r3
 8003ea8:	bfde      	ittt	le
 8003eaa:	2330      	movle	r3, #48	; 0x30
 8003eac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003eb0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003eb4:	1b52      	subs	r2, r2, r5
 8003eb6:	6122      	str	r2, [r4, #16]
 8003eb8:	f8cd a000 	str.w	sl, [sp]
 8003ebc:	464b      	mov	r3, r9
 8003ebe:	aa03      	add	r2, sp, #12
 8003ec0:	4621      	mov	r1, r4
 8003ec2:	4640      	mov	r0, r8
 8003ec4:	f7ff fee2 	bl	8003c8c <_printf_common>
 8003ec8:	3001      	adds	r0, #1
 8003eca:	d14c      	bne.n	8003f66 <_printf_i+0x1fe>
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ed0:	b004      	add	sp, #16
 8003ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ed6:	4835      	ldr	r0, [pc, #212]	; (8003fac <_printf_i+0x244>)
 8003ed8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003edc:	6829      	ldr	r1, [r5, #0]
 8003ede:	6823      	ldr	r3, [r4, #0]
 8003ee0:	f851 6b04 	ldr.w	r6, [r1], #4
 8003ee4:	6029      	str	r1, [r5, #0]
 8003ee6:	061d      	lsls	r5, r3, #24
 8003ee8:	d514      	bpl.n	8003f14 <_printf_i+0x1ac>
 8003eea:	07df      	lsls	r7, r3, #31
 8003eec:	bf44      	itt	mi
 8003eee:	f043 0320 	orrmi.w	r3, r3, #32
 8003ef2:	6023      	strmi	r3, [r4, #0]
 8003ef4:	b91e      	cbnz	r6, 8003efe <_printf_i+0x196>
 8003ef6:	6823      	ldr	r3, [r4, #0]
 8003ef8:	f023 0320 	bic.w	r3, r3, #32
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	2310      	movs	r3, #16
 8003f00:	e7b0      	b.n	8003e64 <_printf_i+0xfc>
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	f043 0320 	orr.w	r3, r3, #32
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	2378      	movs	r3, #120	; 0x78
 8003f0c:	4828      	ldr	r0, [pc, #160]	; (8003fb0 <_printf_i+0x248>)
 8003f0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f12:	e7e3      	b.n	8003edc <_printf_i+0x174>
 8003f14:	0659      	lsls	r1, r3, #25
 8003f16:	bf48      	it	mi
 8003f18:	b2b6      	uxthmi	r6, r6
 8003f1a:	e7e6      	b.n	8003eea <_printf_i+0x182>
 8003f1c:	4615      	mov	r5, r2
 8003f1e:	e7bb      	b.n	8003e98 <_printf_i+0x130>
 8003f20:	682b      	ldr	r3, [r5, #0]
 8003f22:	6826      	ldr	r6, [r4, #0]
 8003f24:	6961      	ldr	r1, [r4, #20]
 8003f26:	1d18      	adds	r0, r3, #4
 8003f28:	6028      	str	r0, [r5, #0]
 8003f2a:	0635      	lsls	r5, r6, #24
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	d501      	bpl.n	8003f34 <_printf_i+0x1cc>
 8003f30:	6019      	str	r1, [r3, #0]
 8003f32:	e002      	b.n	8003f3a <_printf_i+0x1d2>
 8003f34:	0670      	lsls	r0, r6, #25
 8003f36:	d5fb      	bpl.n	8003f30 <_printf_i+0x1c8>
 8003f38:	8019      	strh	r1, [r3, #0]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	6123      	str	r3, [r4, #16]
 8003f3e:	4615      	mov	r5, r2
 8003f40:	e7ba      	b.n	8003eb8 <_printf_i+0x150>
 8003f42:	682b      	ldr	r3, [r5, #0]
 8003f44:	1d1a      	adds	r2, r3, #4
 8003f46:	602a      	str	r2, [r5, #0]
 8003f48:	681d      	ldr	r5, [r3, #0]
 8003f4a:	6862      	ldr	r2, [r4, #4]
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	4628      	mov	r0, r5
 8003f50:	f7fc f956 	bl	8000200 <memchr>
 8003f54:	b108      	cbz	r0, 8003f5a <_printf_i+0x1f2>
 8003f56:	1b40      	subs	r0, r0, r5
 8003f58:	6060      	str	r0, [r4, #4]
 8003f5a:	6863      	ldr	r3, [r4, #4]
 8003f5c:	6123      	str	r3, [r4, #16]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f64:	e7a8      	b.n	8003eb8 <_printf_i+0x150>
 8003f66:	6923      	ldr	r3, [r4, #16]
 8003f68:	462a      	mov	r2, r5
 8003f6a:	4649      	mov	r1, r9
 8003f6c:	4640      	mov	r0, r8
 8003f6e:	47d0      	blx	sl
 8003f70:	3001      	adds	r0, #1
 8003f72:	d0ab      	beq.n	8003ecc <_printf_i+0x164>
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	079b      	lsls	r3, r3, #30
 8003f78:	d413      	bmi.n	8003fa2 <_printf_i+0x23a>
 8003f7a:	68e0      	ldr	r0, [r4, #12]
 8003f7c:	9b03      	ldr	r3, [sp, #12]
 8003f7e:	4298      	cmp	r0, r3
 8003f80:	bfb8      	it	lt
 8003f82:	4618      	movlt	r0, r3
 8003f84:	e7a4      	b.n	8003ed0 <_printf_i+0x168>
 8003f86:	2301      	movs	r3, #1
 8003f88:	4632      	mov	r2, r6
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	4640      	mov	r0, r8
 8003f8e:	47d0      	blx	sl
 8003f90:	3001      	adds	r0, #1
 8003f92:	d09b      	beq.n	8003ecc <_printf_i+0x164>
 8003f94:	3501      	adds	r5, #1
 8003f96:	68e3      	ldr	r3, [r4, #12]
 8003f98:	9903      	ldr	r1, [sp, #12]
 8003f9a:	1a5b      	subs	r3, r3, r1
 8003f9c:	42ab      	cmp	r3, r5
 8003f9e:	dcf2      	bgt.n	8003f86 <_printf_i+0x21e>
 8003fa0:	e7eb      	b.n	8003f7a <_printf_i+0x212>
 8003fa2:	2500      	movs	r5, #0
 8003fa4:	f104 0619 	add.w	r6, r4, #25
 8003fa8:	e7f5      	b.n	8003f96 <_printf_i+0x22e>
 8003faa:	bf00      	nop
 8003fac:	08004369 	.word	0x08004369
 8003fb0:	0800437a 	.word	0x0800437a

08003fb4 <memcpy>:
 8003fb4:	440a      	add	r2, r1
 8003fb6:	4291      	cmp	r1, r2
 8003fb8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003fbc:	d100      	bne.n	8003fc0 <memcpy+0xc>
 8003fbe:	4770      	bx	lr
 8003fc0:	b510      	push	{r4, lr}
 8003fc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fca:	4291      	cmp	r1, r2
 8003fcc:	d1f9      	bne.n	8003fc2 <memcpy+0xe>
 8003fce:	bd10      	pop	{r4, pc}

08003fd0 <memmove>:
 8003fd0:	4288      	cmp	r0, r1
 8003fd2:	b510      	push	{r4, lr}
 8003fd4:	eb01 0402 	add.w	r4, r1, r2
 8003fd8:	d902      	bls.n	8003fe0 <memmove+0x10>
 8003fda:	4284      	cmp	r4, r0
 8003fdc:	4623      	mov	r3, r4
 8003fde:	d807      	bhi.n	8003ff0 <memmove+0x20>
 8003fe0:	1e43      	subs	r3, r0, #1
 8003fe2:	42a1      	cmp	r1, r4
 8003fe4:	d008      	beq.n	8003ff8 <memmove+0x28>
 8003fe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003fea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003fee:	e7f8      	b.n	8003fe2 <memmove+0x12>
 8003ff0:	4402      	add	r2, r0
 8003ff2:	4601      	mov	r1, r0
 8003ff4:	428a      	cmp	r2, r1
 8003ff6:	d100      	bne.n	8003ffa <memmove+0x2a>
 8003ff8:	bd10      	pop	{r4, pc}
 8003ffa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ffe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004002:	e7f7      	b.n	8003ff4 <memmove+0x24>

08004004 <_free_r>:
 8004004:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004006:	2900      	cmp	r1, #0
 8004008:	d044      	beq.n	8004094 <_free_r+0x90>
 800400a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800400e:	9001      	str	r0, [sp, #4]
 8004010:	2b00      	cmp	r3, #0
 8004012:	f1a1 0404 	sub.w	r4, r1, #4
 8004016:	bfb8      	it	lt
 8004018:	18e4      	addlt	r4, r4, r3
 800401a:	f000 f913 	bl	8004244 <__malloc_lock>
 800401e:	4a1e      	ldr	r2, [pc, #120]	; (8004098 <_free_r+0x94>)
 8004020:	9801      	ldr	r0, [sp, #4]
 8004022:	6813      	ldr	r3, [r2, #0]
 8004024:	b933      	cbnz	r3, 8004034 <_free_r+0x30>
 8004026:	6063      	str	r3, [r4, #4]
 8004028:	6014      	str	r4, [r2, #0]
 800402a:	b003      	add	sp, #12
 800402c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004030:	f000 b90e 	b.w	8004250 <__malloc_unlock>
 8004034:	42a3      	cmp	r3, r4
 8004036:	d908      	bls.n	800404a <_free_r+0x46>
 8004038:	6825      	ldr	r5, [r4, #0]
 800403a:	1961      	adds	r1, r4, r5
 800403c:	428b      	cmp	r3, r1
 800403e:	bf01      	itttt	eq
 8004040:	6819      	ldreq	r1, [r3, #0]
 8004042:	685b      	ldreq	r3, [r3, #4]
 8004044:	1949      	addeq	r1, r1, r5
 8004046:	6021      	streq	r1, [r4, #0]
 8004048:	e7ed      	b.n	8004026 <_free_r+0x22>
 800404a:	461a      	mov	r2, r3
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	b10b      	cbz	r3, 8004054 <_free_r+0x50>
 8004050:	42a3      	cmp	r3, r4
 8004052:	d9fa      	bls.n	800404a <_free_r+0x46>
 8004054:	6811      	ldr	r1, [r2, #0]
 8004056:	1855      	adds	r5, r2, r1
 8004058:	42a5      	cmp	r5, r4
 800405a:	d10b      	bne.n	8004074 <_free_r+0x70>
 800405c:	6824      	ldr	r4, [r4, #0]
 800405e:	4421      	add	r1, r4
 8004060:	1854      	adds	r4, r2, r1
 8004062:	42a3      	cmp	r3, r4
 8004064:	6011      	str	r1, [r2, #0]
 8004066:	d1e0      	bne.n	800402a <_free_r+0x26>
 8004068:	681c      	ldr	r4, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	6053      	str	r3, [r2, #4]
 800406e:	4421      	add	r1, r4
 8004070:	6011      	str	r1, [r2, #0]
 8004072:	e7da      	b.n	800402a <_free_r+0x26>
 8004074:	d902      	bls.n	800407c <_free_r+0x78>
 8004076:	230c      	movs	r3, #12
 8004078:	6003      	str	r3, [r0, #0]
 800407a:	e7d6      	b.n	800402a <_free_r+0x26>
 800407c:	6825      	ldr	r5, [r4, #0]
 800407e:	1961      	adds	r1, r4, r5
 8004080:	428b      	cmp	r3, r1
 8004082:	bf04      	itt	eq
 8004084:	6819      	ldreq	r1, [r3, #0]
 8004086:	685b      	ldreq	r3, [r3, #4]
 8004088:	6063      	str	r3, [r4, #4]
 800408a:	bf04      	itt	eq
 800408c:	1949      	addeq	r1, r1, r5
 800408e:	6021      	streq	r1, [r4, #0]
 8004090:	6054      	str	r4, [r2, #4]
 8004092:	e7ca      	b.n	800402a <_free_r+0x26>
 8004094:	b003      	add	sp, #12
 8004096:	bd30      	pop	{r4, r5, pc}
 8004098:	20000194 	.word	0x20000194

0800409c <sbrk_aligned>:
 800409c:	b570      	push	{r4, r5, r6, lr}
 800409e:	4e0e      	ldr	r6, [pc, #56]	; (80040d8 <sbrk_aligned+0x3c>)
 80040a0:	460c      	mov	r4, r1
 80040a2:	6831      	ldr	r1, [r6, #0]
 80040a4:	4605      	mov	r5, r0
 80040a6:	b911      	cbnz	r1, 80040ae <sbrk_aligned+0x12>
 80040a8:	f000 f8bc 	bl	8004224 <_sbrk_r>
 80040ac:	6030      	str	r0, [r6, #0]
 80040ae:	4621      	mov	r1, r4
 80040b0:	4628      	mov	r0, r5
 80040b2:	f000 f8b7 	bl	8004224 <_sbrk_r>
 80040b6:	1c43      	adds	r3, r0, #1
 80040b8:	d00a      	beq.n	80040d0 <sbrk_aligned+0x34>
 80040ba:	1cc4      	adds	r4, r0, #3
 80040bc:	f024 0403 	bic.w	r4, r4, #3
 80040c0:	42a0      	cmp	r0, r4
 80040c2:	d007      	beq.n	80040d4 <sbrk_aligned+0x38>
 80040c4:	1a21      	subs	r1, r4, r0
 80040c6:	4628      	mov	r0, r5
 80040c8:	f000 f8ac 	bl	8004224 <_sbrk_r>
 80040cc:	3001      	adds	r0, #1
 80040ce:	d101      	bne.n	80040d4 <sbrk_aligned+0x38>
 80040d0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80040d4:	4620      	mov	r0, r4
 80040d6:	bd70      	pop	{r4, r5, r6, pc}
 80040d8:	20000198 	.word	0x20000198

080040dc <_malloc_r>:
 80040dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040e0:	1ccd      	adds	r5, r1, #3
 80040e2:	f025 0503 	bic.w	r5, r5, #3
 80040e6:	3508      	adds	r5, #8
 80040e8:	2d0c      	cmp	r5, #12
 80040ea:	bf38      	it	cc
 80040ec:	250c      	movcc	r5, #12
 80040ee:	2d00      	cmp	r5, #0
 80040f0:	4607      	mov	r7, r0
 80040f2:	db01      	blt.n	80040f8 <_malloc_r+0x1c>
 80040f4:	42a9      	cmp	r1, r5
 80040f6:	d905      	bls.n	8004104 <_malloc_r+0x28>
 80040f8:	230c      	movs	r3, #12
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	2600      	movs	r6, #0
 80040fe:	4630      	mov	r0, r6
 8004100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004104:	4e2e      	ldr	r6, [pc, #184]	; (80041c0 <_malloc_r+0xe4>)
 8004106:	f000 f89d 	bl	8004244 <__malloc_lock>
 800410a:	6833      	ldr	r3, [r6, #0]
 800410c:	461c      	mov	r4, r3
 800410e:	bb34      	cbnz	r4, 800415e <_malloc_r+0x82>
 8004110:	4629      	mov	r1, r5
 8004112:	4638      	mov	r0, r7
 8004114:	f7ff ffc2 	bl	800409c <sbrk_aligned>
 8004118:	1c43      	adds	r3, r0, #1
 800411a:	4604      	mov	r4, r0
 800411c:	d14d      	bne.n	80041ba <_malloc_r+0xde>
 800411e:	6834      	ldr	r4, [r6, #0]
 8004120:	4626      	mov	r6, r4
 8004122:	2e00      	cmp	r6, #0
 8004124:	d140      	bne.n	80041a8 <_malloc_r+0xcc>
 8004126:	6823      	ldr	r3, [r4, #0]
 8004128:	4631      	mov	r1, r6
 800412a:	4638      	mov	r0, r7
 800412c:	eb04 0803 	add.w	r8, r4, r3
 8004130:	f000 f878 	bl	8004224 <_sbrk_r>
 8004134:	4580      	cmp	r8, r0
 8004136:	d13a      	bne.n	80041ae <_malloc_r+0xd2>
 8004138:	6821      	ldr	r1, [r4, #0]
 800413a:	3503      	adds	r5, #3
 800413c:	1a6d      	subs	r5, r5, r1
 800413e:	f025 0503 	bic.w	r5, r5, #3
 8004142:	3508      	adds	r5, #8
 8004144:	2d0c      	cmp	r5, #12
 8004146:	bf38      	it	cc
 8004148:	250c      	movcc	r5, #12
 800414a:	4629      	mov	r1, r5
 800414c:	4638      	mov	r0, r7
 800414e:	f7ff ffa5 	bl	800409c <sbrk_aligned>
 8004152:	3001      	adds	r0, #1
 8004154:	d02b      	beq.n	80041ae <_malloc_r+0xd2>
 8004156:	6823      	ldr	r3, [r4, #0]
 8004158:	442b      	add	r3, r5
 800415a:	6023      	str	r3, [r4, #0]
 800415c:	e00e      	b.n	800417c <_malloc_r+0xa0>
 800415e:	6822      	ldr	r2, [r4, #0]
 8004160:	1b52      	subs	r2, r2, r5
 8004162:	d41e      	bmi.n	80041a2 <_malloc_r+0xc6>
 8004164:	2a0b      	cmp	r2, #11
 8004166:	d916      	bls.n	8004196 <_malloc_r+0xba>
 8004168:	1961      	adds	r1, r4, r5
 800416a:	42a3      	cmp	r3, r4
 800416c:	6025      	str	r5, [r4, #0]
 800416e:	bf18      	it	ne
 8004170:	6059      	strne	r1, [r3, #4]
 8004172:	6863      	ldr	r3, [r4, #4]
 8004174:	bf08      	it	eq
 8004176:	6031      	streq	r1, [r6, #0]
 8004178:	5162      	str	r2, [r4, r5]
 800417a:	604b      	str	r3, [r1, #4]
 800417c:	4638      	mov	r0, r7
 800417e:	f104 060b 	add.w	r6, r4, #11
 8004182:	f000 f865 	bl	8004250 <__malloc_unlock>
 8004186:	f026 0607 	bic.w	r6, r6, #7
 800418a:	1d23      	adds	r3, r4, #4
 800418c:	1af2      	subs	r2, r6, r3
 800418e:	d0b6      	beq.n	80040fe <_malloc_r+0x22>
 8004190:	1b9b      	subs	r3, r3, r6
 8004192:	50a3      	str	r3, [r4, r2]
 8004194:	e7b3      	b.n	80040fe <_malloc_r+0x22>
 8004196:	6862      	ldr	r2, [r4, #4]
 8004198:	42a3      	cmp	r3, r4
 800419a:	bf0c      	ite	eq
 800419c:	6032      	streq	r2, [r6, #0]
 800419e:	605a      	strne	r2, [r3, #4]
 80041a0:	e7ec      	b.n	800417c <_malloc_r+0xa0>
 80041a2:	4623      	mov	r3, r4
 80041a4:	6864      	ldr	r4, [r4, #4]
 80041a6:	e7b2      	b.n	800410e <_malloc_r+0x32>
 80041a8:	4634      	mov	r4, r6
 80041aa:	6876      	ldr	r6, [r6, #4]
 80041ac:	e7b9      	b.n	8004122 <_malloc_r+0x46>
 80041ae:	230c      	movs	r3, #12
 80041b0:	603b      	str	r3, [r7, #0]
 80041b2:	4638      	mov	r0, r7
 80041b4:	f000 f84c 	bl	8004250 <__malloc_unlock>
 80041b8:	e7a1      	b.n	80040fe <_malloc_r+0x22>
 80041ba:	6025      	str	r5, [r4, #0]
 80041bc:	e7de      	b.n	800417c <_malloc_r+0xa0>
 80041be:	bf00      	nop
 80041c0:	20000194 	.word	0x20000194

080041c4 <_realloc_r>:
 80041c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041c8:	4680      	mov	r8, r0
 80041ca:	4614      	mov	r4, r2
 80041cc:	460e      	mov	r6, r1
 80041ce:	b921      	cbnz	r1, 80041da <_realloc_r+0x16>
 80041d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041d4:	4611      	mov	r1, r2
 80041d6:	f7ff bf81 	b.w	80040dc <_malloc_r>
 80041da:	b92a      	cbnz	r2, 80041e8 <_realloc_r+0x24>
 80041dc:	f7ff ff12 	bl	8004004 <_free_r>
 80041e0:	4625      	mov	r5, r4
 80041e2:	4628      	mov	r0, r5
 80041e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041e8:	f000 f838 	bl	800425c <_malloc_usable_size_r>
 80041ec:	4284      	cmp	r4, r0
 80041ee:	4607      	mov	r7, r0
 80041f0:	d802      	bhi.n	80041f8 <_realloc_r+0x34>
 80041f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80041f6:	d812      	bhi.n	800421e <_realloc_r+0x5a>
 80041f8:	4621      	mov	r1, r4
 80041fa:	4640      	mov	r0, r8
 80041fc:	f7ff ff6e 	bl	80040dc <_malloc_r>
 8004200:	4605      	mov	r5, r0
 8004202:	2800      	cmp	r0, #0
 8004204:	d0ed      	beq.n	80041e2 <_realloc_r+0x1e>
 8004206:	42bc      	cmp	r4, r7
 8004208:	4622      	mov	r2, r4
 800420a:	4631      	mov	r1, r6
 800420c:	bf28      	it	cs
 800420e:	463a      	movcs	r2, r7
 8004210:	f7ff fed0 	bl	8003fb4 <memcpy>
 8004214:	4631      	mov	r1, r6
 8004216:	4640      	mov	r0, r8
 8004218:	f7ff fef4 	bl	8004004 <_free_r>
 800421c:	e7e1      	b.n	80041e2 <_realloc_r+0x1e>
 800421e:	4635      	mov	r5, r6
 8004220:	e7df      	b.n	80041e2 <_realloc_r+0x1e>
	...

08004224 <_sbrk_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4d06      	ldr	r5, [pc, #24]	; (8004240 <_sbrk_r+0x1c>)
 8004228:	2300      	movs	r3, #0
 800422a:	4604      	mov	r4, r0
 800422c:	4608      	mov	r0, r1
 800422e:	602b      	str	r3, [r5, #0]
 8004230:	f7fc fdac 	bl	8000d8c <_sbrk>
 8004234:	1c43      	adds	r3, r0, #1
 8004236:	d102      	bne.n	800423e <_sbrk_r+0x1a>
 8004238:	682b      	ldr	r3, [r5, #0]
 800423a:	b103      	cbz	r3, 800423e <_sbrk_r+0x1a>
 800423c:	6023      	str	r3, [r4, #0]
 800423e:	bd38      	pop	{r3, r4, r5, pc}
 8004240:	2000019c 	.word	0x2000019c

08004244 <__malloc_lock>:
 8004244:	4801      	ldr	r0, [pc, #4]	; (800424c <__malloc_lock+0x8>)
 8004246:	f000 b811 	b.w	800426c <__retarget_lock_acquire_recursive>
 800424a:	bf00      	nop
 800424c:	200001a0 	.word	0x200001a0

08004250 <__malloc_unlock>:
 8004250:	4801      	ldr	r0, [pc, #4]	; (8004258 <__malloc_unlock+0x8>)
 8004252:	f000 b80c 	b.w	800426e <__retarget_lock_release_recursive>
 8004256:	bf00      	nop
 8004258:	200001a0 	.word	0x200001a0

0800425c <_malloc_usable_size_r>:
 800425c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004260:	1f18      	subs	r0, r3, #4
 8004262:	2b00      	cmp	r3, #0
 8004264:	bfbc      	itt	lt
 8004266:	580b      	ldrlt	r3, [r1, r0]
 8004268:	18c0      	addlt	r0, r0, r3
 800426a:	4770      	bx	lr

0800426c <__retarget_lock_acquire_recursive>:
 800426c:	4770      	bx	lr

0800426e <__retarget_lock_release_recursive>:
 800426e:	4770      	bx	lr

08004270 <_init>:
 8004270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004272:	bf00      	nop
 8004274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004276:	bc08      	pop	{r3}
 8004278:	469e      	mov	lr, r3
 800427a:	4770      	bx	lr

0800427c <_fini>:
 800427c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800427e:	bf00      	nop
 8004280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004282:	bc08      	pop	{r3}
 8004284:	469e      	mov	lr, r3
 8004286:	4770      	bx	lr
