#ifndef _host_h_hrt_
#define _host_h_hrt_

#include <hrt/api.h>
#include "processing_system_system_hrtx.h"
#include "master_to_slave_hrt.h"
#include <isp2600_cell.h>
#include <sp2600_fp_cell.h>
#include <sp2600_proxy_cell.h>
#include <sp2600_control_cell.h>

#include "workaround_cell_support.h"

/* Device properties: */
#define _hrt_device_host_property_NoDefaultResetGate 0x1
#define _hrt_device_host_property_MasterHost 0x1
#define _hrt_device_recorder_property_filename command_file_rec
#define _hrt_device_player_property_filename command_file
#define _hrt_device_processing_system_ps_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_unps_logic_irq_dmae0_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_dmae1_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_dmai_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_dmafw_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_is_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_psa_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_isp0_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_isp1_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_isp2_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_irq_isp3_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_srst_is_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_srst_psa_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_NrMaps 0x8
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_FIFODepth 0x4
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_RdTransCntr 0x4
#define _hrt_device_processing_system_unps_logic_eqc_psa_property_TimSize 0x6
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_NrMaps 0x8
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_FIFODepth 0x4
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_RdTransCntr 0x4
#define _hrt_device_processing_system_unps_logic_eqc_islc_property_TimSize 0x6
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_NrMaps 0x8
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_FIFODepth 0x4
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_RdTransCntr 0x4
#define _hrt_device_processing_system_unps_logic_eqc_ofs_property_TimSize 0x6
#define _hrt_device_processing_system_unps_logic_trace_unit_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_trace_unit_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_trace_unit_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_trace_unit_property_CioSlShield 0x1
#define _hrt_device_processing_system_unps_logic_trace_unit_property_CioMtShield 0x1
#define _hrt_device_processing_system_unps_logic_trace_unit_property_RegFileDepth 0x40
#define _hrt_device_processing_system_unps_logic_trace_unit_property_MaxNofMonintors 0x9
#define _hrt_device_processing_system_unps_logic_trace_unit_property_BUTCfgBarAddr 0xAAAAA
#define _hrt_device_processing_system_unps_logic_trace_unit_property_BUTCfgTenAddr 0xBBBBB
#define _hrt_device_processing_system_unps_logic_trace_unit_property_BUTCfgMenAddr 0xCCCCC
#define _hrt_device_processing_system_unps_logic_trace_unit_property_NPKInfoValue 0x0
#define _hrt_device_processing_system_unps_logic_trace_unit_property_BUTInfoValue 0x8
#define _hrt_device_processing_system_unps_logic_trace_unit_property_DDRInfoValue 0x10
#define _hrt_device_processing_system_unps_logic_trace_unit_property_HHTimerBitIndex 0xA
#define _hrt_device_processing_system_unps_logic_trace_unit_property_HHTimerWidth 0x40
#define _hrt_device_processing_system_unps_logic_spc_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp0_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp1_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spf_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_is_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_isp0_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_isp1_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_isp2_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_isp3_t_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_BYPASS 0xF
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_SAMPLE 0x0
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_PRELOAD 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_EXTEST 0x2
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_IDCODE 0x3
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_PLD_CIOCMD 0x4
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_PLD_CIOADDR 0x5
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_PLD_CIOWDATA 0x6
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_ir_code_SPL_CIORDATA 0x7
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_use_tdo_tristate 0x0
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_use_tdo_active 0x0
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_UseDeviceId 0x1
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_DeviceManufacturerId 0x299
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_DevicePartNumber 0x4182
#define _hrt_device_processing_system_unps_logic_jtag2cio_property_DeviceVersion 0x0
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_drain_table_size 0x8
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_fillflush_table_size 0x8
#define _hrt_device_processing_system_unps_logic_gp_devices_pmaif_property_timer_size 0x10
#define _hrt_device_processing_system_unps_logic_gp_devices_wdt_property_NumDogs 0x8
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_ShieldInput 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_ShieldOutput 0x0
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_UseLowPowerOutputShield 0x1
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_BSELWidth 0x40
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_Width 0x200
#define _hrt_device_processing_system_unps_logic_gmem_mem_property_Capacity 0x1000
#define _hrt_device_processing_system_unps_logic_spc_tile_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_QueueSize 0x20
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_SidSize 0x6
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_PidSize 0x6
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_GapSize 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_TimSize 0x10
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_NrBlockQueues 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_BlockCntrSize 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_unps_logic_spc_tile_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_unps_logic_spc_tile_sp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_sp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_sp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_spc_tile_sp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_unps_logic_spc_tile_sp_property_SlvDeviceReadLatency 0x2
#define _hrt_device_processing_system_unps_logic_spc_tile_irq_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile0_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_QueueSize 0x40
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_SidSize 0x6
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_PidSize 0x6
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_GapSize 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_TimSize 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_NrBlockQueues 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_BlockCntrSize 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_unps_logic_spp_tile0_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile0_sp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_sp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_sp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile0_sp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile0_sp_property_SlvDeviceReadLatency 0x2
#define _hrt_device_processing_system_unps_logic_spp_tile0_irq_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile1_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_QueueSize 0x40
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_SidSize 0x6
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_PidSize 0x6
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_GapSize 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_TimSize 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_NrBlockQueues 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_BlockCntrSize 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_unps_logic_spp_tile1_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_unps_logic_spp_tile1_sp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_sp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_sp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_spp_tile1_sp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_unps_logic_spp_tile1_sp_property_SlvDeviceReadLatency 0x2
#define _hrt_device_processing_system_unps_logic_spp_tile1_irq_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spf_tile_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_QueueSize 0x40
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_SidSize 0x6
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_PidSize 0x6
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_GapSize 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_TimSize 0x10
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_NrBlockQueues 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_BlockCntrSize 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_unps_logic_spf_tile_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_unps_logic_spf_tile_sp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_sp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_sp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_spf_tile_sp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_unps_logic_spf_tile_sp_property_SlvDeviceReadLatency 0x2
#define _hrt_device_processing_system_unps_logic_spf_tile_irq_dl_property_length 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_NrMaps 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_FIFODepth 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_RdTransCntr 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_eqc_ipfd_property_TimSize 0x6
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_NativeCIOExtRAccept 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_NativeCIOExtSRMD 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_nr_sid_procs 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_nr_feeders 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_nr_irq_check_units 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_arbiter_resp_fifo_depth 0x2
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_str2mmio_has_passive_ack 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_dest_ack_fifo_depth 0x2
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_second_buff_ack_fifo_depth 0x2
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_str2mmio_ack_fifo_depth 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_cmd_fifo_depth 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_ack_fifo_depth 0x2
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_outstanding_cmds_s2m 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_units_p_ibuf_bits 0xE
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_units_p_dest_bits 0x15
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_units_p_line_bits 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_units_p_frame_bits 0x15
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_lines_p_frame_bits 0xE
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_max_lines_p_2dblock_bits 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_default_nr_dests 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_default_use_2nd_buffer 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_dma_max_macro_size_bits 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_eventque_sidpid_bits 0xC
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_eventque_sidpid_lsb 0x14
#define _hrt_device_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_property_dest_aw 0x20
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_RequestBanks 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_Units 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_UnitBanks 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_Spans 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_SpanBanks 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_Terminals 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_TerminalBanks 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_Channels 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_ChannelBanks 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxMacroSize 0x20
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxInstructionsPending 0x10
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxOperationsPending 0x40
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxUnitWidth 0x400
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxUnitHeight 0x20
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxSpanWidth 0x200
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxSpanHeight 0x1000
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxRegionWidth 0x4000
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxRegionHeight 0x2000
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxCompletedCount 0xF
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_ElementInitDataBits 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_GlobalSets 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxLinearBurstSize 0x400
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxBlockWidth 0x400
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxBlockHeight 0x20
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_MaxPaddingAmount 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_InstructionQueueDepth 0x4
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_CommandQueueDepth 0x8
#define _hrt_device_processing_system_unps_logic_ipfd_dma4_inst_property_CompletionQueueDepth 0x2
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_Regfile_depth 0x40
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_Ciom_cmd_fifo_shield 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_inst_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_DMF_Regfile_depth 0x40
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_Ciom_cmd_fifo_shield 0x0
#define _hrt_device_processing_system_unps_logic_ipfd_dmf_s_inst_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_cioswitch_fw_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_cioswitch_fw_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_cioswitch_fw_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at0_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at0_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at0_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at0_property_PageBytes 0x1000
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at0_property_page_numbers_iso_page_addresses 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_TLBSets 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_TLBSetBlocks 0x80
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_TLBBlockElements 0x8
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_PageTablesStorePageNumbersOnly 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_PageTableLevels 0x2
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_PageBytes 0x1000
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_PhysAddrBits 0x27
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu0_property_TLBUseSSAMemory 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_sync_at_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_sync_at_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_sync_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_info_ba_start 0xA
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_ba_a_size 0x27
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_ish_at_property_ba_b_size 0x27
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at1_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at1_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at1_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at1_property_PageBytes 0x1000
#define _hrt_device_processing_system_unps_logic_mmu_at_system_at1_property_page_numbers_iso_page_addresses 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_TLBSets 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_TLBSetBlocks 0x80
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_TLBBlockElements 0x8
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_PageTablesStorePageNumbersOnly 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_PageTableLevels 0x2
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_PageBytes 0x1000
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_PhysAddrBits 0x27
#define _hrt_device_processing_system_unps_logic_mmu_at_system_mmu1_property_TLBUseSSAMemory 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_at_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_at_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_at_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_mmu_at_system_imr_at_property_ba_size 0x27
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_fifo_depth 0x8
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_fifo_shielded 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt0_property_fifo_rd_latency 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_fifo_depth 0x8
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_fifo_shielded 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt1_property_fifo_rd_latency 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_fifo_depth 0x8
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_fifo_shielded 0x1
#define _hrt_device_processing_system_unps_logic_master_gate_ciogate_mt2_property_fifo_rd_latency 0x0
#define _hrt_device_processing_system_unps_logic_master_gate_and3_property_Logic_type AND
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_NrMaps 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_FIFODepth 0x4
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_RdTransCntr 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmae0_property_TimSize 0x6
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_NrMaps 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_FIFODepth 0x4
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_RdTransCntr 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmai_property_TimSize 0x6
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_NrMaps 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_FIFODepth 0x4
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_RdTransCntr 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmae1_property_TimSize 0x6
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_NrMaps 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_FIFODepth 0x4
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_RdTransCntr 0x8
#define _hrt_device_processing_system_dma_logic_eqc_dmafw_property_TimSize 0x6
#define _hrt_device_processing_system_dma_logic_dma_external0_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_dma_logic_dma_external0_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_dma_external0_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_dma_logic_dma_external0_property_RequestBanks 0x8
#define _hrt_device_processing_system_dma_logic_dma_external0_property_Units 0x40
#define _hrt_device_processing_system_dma_logic_dma_external0_property_UnitBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_external0_property_Spans 0x80
#define _hrt_device_processing_system_dma_logic_dma_external0_property_SpanBanks 0x20
#define _hrt_device_processing_system_dma_logic_dma_external0_property_Terminals 0x80
#define _hrt_device_processing_system_dma_logic_dma_external0_property_TerminalBanks 0x20
#define _hrt_device_processing_system_dma_logic_dma_external0_property_Channels 0x80
#define _hrt_device_processing_system_dma_logic_dma_external0_property_ChannelBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxMacroSize 0x80
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxInstructionsPending 0x10
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxOperationsPending 0x100
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxUnitWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxUnitHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxSpanWidth 0x200
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxSpanHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxRegionWidth 0x4000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxRegionHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxCompletedCount 0xF
#define _hrt_device_processing_system_dma_logic_dma_external0_property_ElementInitDataBits 0x1
#define _hrt_device_processing_system_dma_logic_dma_external0_property_GlobalSets 0x2
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxLinearBurstSize 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxBlockWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxBlockHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_external0_property_MaxPaddingAmount 0x1F
#define _hrt_device_processing_system_dma_logic_dma_external0_property_InstructionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_external0_property_CommandQueueDepth 0x8
#define _hrt_device_processing_system_dma_logic_dma_external0_property_CompletionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_internal_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_dma_logic_dma_internal_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_dma_internal_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_dma_logic_dma_internal_property_RequestBanks 0x8
#define _hrt_device_processing_system_dma_logic_dma_internal_property_Units 0x40
#define _hrt_device_processing_system_dma_logic_dma_internal_property_UnitBanks 0x8
#define _hrt_device_processing_system_dma_logic_dma_internal_property_Spans 0x80
#define _hrt_device_processing_system_dma_logic_dma_internal_property_SpanBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_internal_property_Terminals 0x80
#define _hrt_device_processing_system_dma_logic_dma_internal_property_TerminalBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_internal_property_Channels 0x80
#define _hrt_device_processing_system_dma_logic_dma_internal_property_ChannelBanks 0x8
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxMacroSize 0x80
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxInstructionsPending 0x10
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxOperationsPending 0x100
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxUnitWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxUnitHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxSpanWidth 0x200
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxSpanHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxRegionWidth 0x4000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxRegionHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxCompletedCount 0xF
#define _hrt_device_processing_system_dma_logic_dma_internal_property_ElementInitDataBits 0x1
#define _hrt_device_processing_system_dma_logic_dma_internal_property_GlobalSets 0x2
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxLinearBurstSize 0x2000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxBlockWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxBlockHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_internal_property_MaxPaddingAmount 0x1F
#define _hrt_device_processing_system_dma_logic_dma_internal_property_InstructionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_internal_property_CommandQueueDepth 0x8
#define _hrt_device_processing_system_dma_logic_dma_internal_property_CompletionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_external1_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_dma_logic_dma_external1_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_dma_external1_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_dma_logic_dma_external1_property_RequestBanks 0x8
#define _hrt_device_processing_system_dma_logic_dma_external1_property_Units 0x40
#define _hrt_device_processing_system_dma_logic_dma_external1_property_UnitBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_external1_property_Spans 0x80
#define _hrt_device_processing_system_dma_logic_dma_external1_property_SpanBanks 0x20
#define _hrt_device_processing_system_dma_logic_dma_external1_property_Terminals 0x80
#define _hrt_device_processing_system_dma_logic_dma_external1_property_TerminalBanks 0x20
#define _hrt_device_processing_system_dma_logic_dma_external1_property_Channels 0x80
#define _hrt_device_processing_system_dma_logic_dma_external1_property_ChannelBanks 0x10
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxMacroSize 0x80
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxInstructionsPending 0x10
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxOperationsPending 0x100
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxUnitWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxUnitHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxSpanWidth 0x200
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxSpanHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxRegionWidth 0x4000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxRegionHeight 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxCompletedCount 0xF
#define _hrt_device_processing_system_dma_logic_dma_external1_property_ElementInitDataBits 0x1
#define _hrt_device_processing_system_dma_logic_dma_external1_property_GlobalSets 0x2
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxLinearBurstSize 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxBlockWidth 0x2000
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxBlockHeight 0x40
#define _hrt_device_processing_system_dma_logic_dma_external1_property_MaxPaddingAmount 0x1F
#define _hrt_device_processing_system_dma_logic_dma_external1_property_InstructionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_external1_property_CommandQueueDepth 0x8
#define _hrt_device_processing_system_dma_logic_dma_external1_property_CompletionQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_NativeCIO2DBlock 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_NativeCIOSRMD 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_RequestBanks 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_Units 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_UnitBanks 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_Spans 0x2
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_SpanBanks 0x2
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_Terminals 0x2
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_TerminalBanks 0x2
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_Channels 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_ChannelBanks 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxMacroSize 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxInstructionsPending 0x4
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxOperationsPending 0x10
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxUnitWidth 0x8000
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxUnitHeight 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxSpanWidth 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxSpanHeight 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxRegionWidth 0x8000
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxRegionHeight 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxCompletedCount 0xF
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_ElementInitDataBits 0x0
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_GlobalSets 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxLinearBurstSize 0x8000
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxBlockWidth 0x8000
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxBlockHeight 0x1
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_MaxPaddingAmount 0x0
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_InstructionQueueDepth 0x2
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_CommandQueueDepth 0x4
#define _hrt_device_processing_system_dma_logic_dma_firmware_property_CompletionQueueDepth 0x2
#define _hrt_device_processing_system_dma_logic_irq_dmae0_dl_property_length 0x1
#define _hrt_device_processing_system_dma_logic_irq_dmae1_dl_property_length 0x1
#define _hrt_device_processing_system_dma_logic_irq_dmai_dl_property_length 0x1
#define _hrt_device_processing_system_dma_logic_irq_dmafw_dl_property_length 0x1
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_NrMaps 0x8
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_FIFODepth 0x4
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_RdTransCntr 0x4
#define _hrt_device_processing_system_gdc_logic_eqc_gdc0_property_TimSize 0x6
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_NrMaps 0x8
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_FIFODepth 0x4
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_RdTransCntr 0x4
#define _hrt_device_processing_system_gdc_logic_eqc_gdc1_property_TimSize 0x6
#define _hrt_device_processing_system_gdc_logic_gdc0_property_elements_per_vector 0x20
#define _hrt_device_processing_system_gdc_logic_gdc0_property_max_bits_per_element 0x10
#define _hrt_device_processing_system_gdc_logic_gdc0_property_memory_capacity 0x1000
#define _hrt_device_processing_system_gdc_logic_gdc0_property_bamem_address_bits 0x20
#define _hrt_device_processing_system_gdc_logic_gdc0_property_bamem_stride_bits 0x11
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_address_bits 0x20
#define _hrt_device_processing_system_gdc_logic_gdc0_property_num_reg_channels 0x4
#define _hrt_device_processing_system_gdc_logic_gdc0_property_cmd_fifo_size 0x3C
#define _hrt_device_processing_system_gdc_logic_gdc0_property_cmd_fifo_lat 0x0
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_fifo_size 0x4
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_fifo_lat 0x0
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_pid_idx 0x14
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_pid_bits 0x6
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_sid_idx 0x1A
#define _hrt_device_processing_system_gdc_logic_gdc0_property_ack_sid_bits 0x6
#define _hrt_device_processing_system_gdc_logic_gdc0_property_acknowledge_port_id out_ack
#define _hrt_device_processing_system_gdc_logic_gdc0_property_data_port_id out_data
#define _hrt_device_processing_system_gdc_logic_gdc1_property_elements_per_vector 0x20
#define _hrt_device_processing_system_gdc_logic_gdc1_property_max_bits_per_element 0x10
#define _hrt_device_processing_system_gdc_logic_gdc1_property_memory_capacity 0x1000
#define _hrt_device_processing_system_gdc_logic_gdc1_property_bamem_address_bits 0x20
#define _hrt_device_processing_system_gdc_logic_gdc1_property_bamem_stride_bits 0x11
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_address_bits 0x20
#define _hrt_device_processing_system_gdc_logic_gdc1_property_num_reg_channels 0x4
#define _hrt_device_processing_system_gdc_logic_gdc1_property_cmd_fifo_size 0x3C
#define _hrt_device_processing_system_gdc_logic_gdc1_property_cmd_fifo_lat 0x0
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_fifo_size 0x4
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_fifo_lat 0x0
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_pid_idx 0x14
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_pid_bits 0x6
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_sid_idx 0x1A
#define _hrt_device_processing_system_gdc_logic_gdc1_property_ack_sid_bits 0x6
#define _hrt_device_processing_system_gdc_logic_gdc1_property_acknowledge_port_id out_ack
#define _hrt_device_processing_system_gdc_logic_gdc1_property_data_port_id out_data
#define _hrt_device_processing_system_input_slice_logic_property_Implementation BlackBox
#define _hrt_device_processing_system_psa_psa_logic_property_Implementation BlackBox
#define _hrt_device_processing_system_psa_psa_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_ofs_logic_irq_shield_property_length 0x1
#define _hrt_device_processing_system_ofs_logic_of_property_NativeCIOExt2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_of_property_NativeCIOExtRAccept 0x1
#define _hrt_device_processing_system_ofs_logic_of_property_NativeCIOExtSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_of_property_pixel_bits 0x8
#define _hrt_device_processing_system_ofs_logic_of_property_nr_pins 0x3
#define _hrt_device_processing_system_ofs_logic_of_property_cmd_fifo_depth 0x6
#define _hrt_device_processing_system_ofs_logic_of_property_ack_fifo_depth 0x4
#define _hrt_device_processing_system_ofs_logic_of_property_max_out_buf_level 0x2
#define _hrt_device_processing_system_ofs_logic_of_property_max_nr_inp_buffers 0x8
#define _hrt_device_processing_system_ofs_logic_of_property_max_nr_outp_buffers 0x4
#define _hrt_device_processing_system_ofs_logic_of_property_max_nr_out_buf_y_lines 0x40
#define _hrt_device_processing_system_ofs_logic_of_property_max_nr_hist_y_lines 0x1F
#define _hrt_device_processing_system_ofs_logic_of_property_upsample_pcpc 0x10
#define _hrt_device_processing_system_ofs_logic_of_property_range_pcpc 0x10
#define _hrt_device_processing_system_ofs_logic_of_property_use_sidpid 0x1
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_Width 0x100
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_Capacity 0x700
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_BSELWidth 0x2
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_buffer0_mem_property_ShieldOutput false
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_Width 0x100
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_Capacity 0xD00
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_BSELWidth 0x2
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_buffer1_mem_property_ShieldOutput false
#define _hrt_device_processing_system_ofs_logic_eqc_property_NativeCIORAccept 0x1
#define _hrt_device_processing_system_ofs_logic_eqc_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_eqc_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_eqc_property_NrMaps 0x8
#define _hrt_device_processing_system_ofs_logic_eqc_property_FIFODepth 0x4
#define _hrt_device_processing_system_ofs_logic_eqc_property_RdTransCntr 0x4
#define _hrt_device_processing_system_ofs_logic_eqc_property_TimSize 0x6
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_elements_per_vector 0x10
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_input_data_bpp 0x8
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_inter_data_bpp 0xA
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_output_data_bpp 0x8
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_input_port_id mt_vec
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_inter_port_id mt_int
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_output_port_id mt_vec
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_context_port_id mt_context
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_control_port_id mt_ctrl
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_num_polyphase_taps 0x4
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_num_phases 0x20
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_max_bits_per_coef 0x8
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_pixels_per_cycle 0x8
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_cmd_idx 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_cmd_bits 0x2
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_width_idx 0x2
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_width_bits 0x7
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_height_idx 0x9
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_height_bits 0x7
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_buffer_idx 0x10
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_buffer_bits 0x4
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_pin_idx 0x14
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_pin_bits 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_pid_idx 0x14
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_pid_bits 0x6
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_sid_idx 0x1A
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_sid_bits 0x6
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_bits 0x20
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_protocol_data_width 0x20
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_num_pins 0x1
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_fifo_size 0x4
#define _hrt_device_processing_system_ofs_logic_scaler0_scaler_property_cmd_fifo_lat 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_Width 0xA0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_Capacity 0x300
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_BSELWidth 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_scaler0_int_mem_property_ShieldOutput false
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_Width 0xB0
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_Capacity 0x820
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_BSELWidth 0x0
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_scaler0_context_mem_property_ShieldOutput false
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_elements_per_vector 0x10
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_input_data_bpp 0x8
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_inter_data_bpp 0xA
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_output_data_bpp 0x8
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_input_port_id mt_vec
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_inter_port_id mt_int
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_output_port_id mt_vec
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_context_port_id mt_context
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_control_port_id mt_ctrl
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_num_polyphase_taps 0x4
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_num_phases 0x20
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_max_bits_per_coef 0x8
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_pixels_per_cycle 0x8
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_cmd_idx 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_cmd_bits 0x2
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_width_idx 0x2
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_width_bits 0x7
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_height_idx 0x9
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_height_bits 0x7
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_buffer_idx 0x10
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_buffer_bits 0x4
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_pin_idx 0x14
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_pin_bits 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_pid_idx 0x14
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_pid_bits 0x6
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_sid_idx 0x1A
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_sid_bits 0x6
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_bits 0x20
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_protocol_data_width 0x20
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_num_pins 0x1
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_fifo_size 0x4
#define _hrt_device_processing_system_ofs_logic_scaler1_scaler_property_cmd_fifo_lat 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_Width 0xA0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_Capacity 0x300
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_BSELWidth 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_scaler1_int_mem_property_ShieldOutput false
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_Dbg_device_not_included 0x1
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_Width 0xB0
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_Capacity 0x820
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_BSELWidth 0x0
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_Memory_read_latency 0x2
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_ShieldInput true
#define _hrt_device_processing_system_ofs_logic_scaler1_context_mem_property_ShieldOutput false
#define _hrt_device_processing_system_isp_tile0_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_isp_tile0_logic_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_QueueSize 0x20
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_SidSize 0x6
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_PidSize 0x6
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_GapSize 0x0
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_TimSize 0x10
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_NrBlockQueues 0x8
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_BlockCntrSize 0x8
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_isp_tile0_logic_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_isp_tile0_logic_isp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_isp_tile0_logic_isp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_isp_tile0_logic_isp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_isp_tile0_logic_isp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_isp_tile0_logic_isp_property_SlvDeviceReadLatency 0x7
#define _hrt_device_processing_system_isp_tile0_logic_irq_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile1_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_isp_tile1_logic_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_QueueSize 0x20
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_SidSize 0x6
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_PidSize 0x6
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_GapSize 0x0
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_TimSize 0x10
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_NrBlockQueues 0x8
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_BlockCntrSize 0x8
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_isp_tile1_logic_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_isp_tile1_logic_isp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_isp_tile1_logic_isp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_isp_tile1_logic_isp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_isp_tile1_logic_isp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_isp_tile1_logic_isp_property_SlvDeviceReadLatency 0x7
#define _hrt_device_processing_system_isp_tile1_logic_irq_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile2_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_isp_tile2_logic_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_QueueSize 0x20
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_SidSize 0x6
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_PidSize 0x6
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_GapSize 0x0
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_TimSize 0x10
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_NrBlockQueues 0x8
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_BlockCntrSize 0x8
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_isp_tile2_logic_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_isp_tile2_logic_isp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_isp_tile2_logic_isp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_isp_tile2_logic_isp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_isp_tile2_logic_isp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_isp_tile2_logic_isp_property_SlvDeviceReadLatency 0x7
#define _hrt_device_processing_system_isp_tile2_logic_irq_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile3_memories_property_Implementation BlackBox
#define _hrt_device_processing_system_isp_tile3_logic_trace_en_dl_property_length 0x1
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_NrPrios 0x4
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_NrQueues 0x8
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_QueueSize 0x20
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_SidSize 0x6
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_PidSize 0x6
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_GapSize 0x0
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_MsgSize 0x14
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_TimSize 0x10
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_NrBlockQueues 0x8
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_BlockCntrSize 0x8
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_TrTimSize 0x10
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_TraceEntryDepth 0x4
#define _hrt_device_processing_system_isp_tile3_logic_evq_property_TraceDepth 0x10
#define _hrt_device_processing_system_isp_tile3_logic_isp_property_NativeCIO2DBlock 0x0
#define _hrt_device_processing_system_isp_tile3_logic_isp_property_NativeCIORAccept 0x0
#define _hrt_device_processing_system_isp_tile3_logic_isp_property_NativeCIOSRMD 0x0
#define _hrt_device_processing_system_isp_tile3_logic_isp_property_NoDefaultResetGate 0x1
#define _hrt_device_processing_system_isp_tile3_logic_isp_property_SlvDeviceReadLatency 0x7
#define _hrt_device_processing_system_isp_tile3_logic_irq_dl_property_length 0x1
#define _hrt_device_testbench_master_rec0_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec0_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec0_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec0_property_filename css_mt0_cmd_file
#define _hrt_device_testbench_master_rec0_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_master_rec1_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec1_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec1_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec1_property_filename css_mt1_cmd_file
#define _hrt_device_testbench_master_rec1_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_master_rec2_property_NativeCIOSRMD 0x0
#define _hrt_device_testbench_master_rec2_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_master_rec2_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_master_rec2_property_filename css_mt2_cmd_file
#define _hrt_device_testbench_master_rec2_property_IsNotHostRecorder 0x1
#define _hrt_device_testbench_ddr_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_ddr_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_ddr_property_NativeCIOSRMD 0x1
#define _hrt_device_testbench_ddr_property_Dbg_device_not_included 0x1
#define _hrt_device_testbench_ddr_property_Width 0x200
#define _hrt_device_testbench_ddr_property_Capacity 0x100000
#define _hrt_device_testbench_imr_property_NativeCIORAccept 0x1
#define _hrt_device_testbench_imr_property_NativeCIO2DBlock 0x1
#define _hrt_device_testbench_imr_property_NativeCIOSRMD 0x1
#define _hrt_device_testbench_imr_property_Dbg_device_not_included 0x1
#define _hrt_device_testbench_imr_property_Width 0x200
#define _hrt_device_testbench_imr_property_Capacity 0x100000
#define _hrt_device_jtag_bfm_recorder_property_filename command_file_jtag_rec
#define _hrt_device_jtag_bfm_player_property_filename command_file_jtag


/* Cell initialization support: */
#define hrt_cell_init_processing_system_unps_logic_spc_tile_sp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spc_tile_sp, sp2600_control_config_icache_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spc_tile_sp, sp2600_control_qmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spc_tile_sp, sp2600_control_cmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spc_tile_sp, sp2600_control_xmem_master_int, 0, 0x0);\
}

#define hrt_cell_init_processing_system_unps_logic_spp_tile0_sp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile0_sp, sp2600_proxy_config_icache_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile0_sp, sp2600_proxy_qmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile0_sp, sp2600_proxy_cmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile0_sp, sp2600_proxy_xmem_master_int, 0, 0x0);\
}

#define hrt_cell_init_processing_system_unps_logic_spp_tile1_sp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile1_sp, sp2600_proxy_config_icache_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile1_sp, sp2600_proxy_qmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile1_sp, sp2600_proxy_cmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spp_tile1_sp, sp2600_proxy_xmem_master_int, 0, 0x0);\
}

#define hrt_cell_init_processing_system_unps_logic_spf_tile_sp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spf_tile_sp, sp2600_fp_config_icache_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spf_tile_sp, sp2600_fp_qmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spf_tile_sp, sp2600_fp_cmem_master_int, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_unps_logic_spf_tile_sp, sp2600_fp_xmem_master_int, 0, 0x0);\
}

#define hrt_cell_init_processing_system_isp_tile0_logic_isp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile0_logic_isp, isp2600_base_config_mem_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile0_logic_isp, isp2600_qmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile0_logic_isp, isp2600_cmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile0_logic_isp, isp2600_xmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile0_logic_isp, isp2600_simd_vec_master_isp_vec_master, 0, 0x0);\
}

#define hrt_cell_init_processing_system_isp_tile1_logic_isp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile1_logic_isp, isp2600_base_config_mem_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile1_logic_isp, isp2600_qmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile1_logic_isp, isp2600_cmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile1_logic_isp, isp2600_xmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile1_logic_isp, isp2600_simd_vec_master_isp_vec_master, 0, 0x0);\
}

#define hrt_cell_init_processing_system_isp_tile2_logic_isp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile2_logic_isp, isp2600_base_config_mem_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile2_logic_isp, isp2600_qmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile2_logic_isp, isp2600_cmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile2_logic_isp, isp2600_xmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile2_logic_isp, isp2600_simd_vec_master_isp_vec_master, 0, 0x0);\
}

#define hrt_cell_init_processing_system_isp_tile3_logic_isp()\
{\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile3_logic_isp, isp2600_base_config_mem_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile3_logic_isp, isp2600_qmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile3_logic_isp, isp2600_cmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile3_logic_isp, isp2600_xmem_isp_std_master, 0, 0x0);\
  hrt_ctl_set_ext_base_address(processing_system_isp_tile3_logic_isp, isp2600_simd_vec_master_isp_vec_master, 0, 0x0);\
}

#define hrt_system_init()\
{\
  hrt_cell_init_processing_system_unps_logic_spc_tile_sp()\
  hrt_cell_init_processing_system_unps_logic_spp_tile0_sp()\
  hrt_cell_init_processing_system_unps_logic_spp_tile1_sp()\
  hrt_cell_init_processing_system_unps_logic_spf_tile_sp()\
  hrt_cell_init_processing_system_isp_tile0_logic_isp()\
  hrt_cell_init_processing_system_isp_tile1_logic_isp()\
  hrt_cell_init_processing_system_isp_tile2_logic_isp()\
  hrt_cell_init_processing_system_isp_tile3_logic_isp()\
}

/* System Memory support: */
#define processing_system_unps_logic_gmem_mem_size 0x40000
#define processing_system_ofs_logic_buffer0_mem_size 0xE000
#define processing_system_ofs_logic_buffer1_mem_size 0x1A000
#define processing_system_ofs_logic_scaler0_int_mem_size 0x3C00
#define processing_system_ofs_logic_scaler0_context_mem_size 0xB2C0
#define processing_system_ofs_logic_scaler1_int_mem_size 0x3C00
#define processing_system_ofs_logic_scaler1_context_mem_size 0xB2C0
#define testbench_ddr_size 0x4000000
#define testbench_imr_size 0x4000000
/* Bus support: */
#define host_op0_data_width 0x20
#define recorder_sl_error_message "slave port recorder_sl is not connected to the bus"
#define recorder_sl_master_port_address 0xFFFFFFFF
#define recorder_mt_data_width 0x20
#define player_mt_data_width 0x20
#define processing_system_unps_logic_eqc_psa_sp0_error_message "slave port processing_system_unps_logic_eqc_psa_sp0 is not connected to the bus"
#define processing_system_unps_logic_eqc_psa_sp0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_eqc_psa_sp1_error_message NULL
#define processing_system_unps_logic_eqc_psa_sp1_master_port_address 0x60600
#define processing_system_unps_logic_eqc_psa_mp0_data_width 0x20
#define processing_system_unps_logic_eqc_islc_sp0_error_message "slave port processing_system_unps_logic_eqc_islc_sp0 is not connected to the bus"
#define processing_system_unps_logic_eqc_islc_sp0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_eqc_islc_sp1_error_message NULL
#define processing_system_unps_logic_eqc_islc_sp1_master_port_address 0x60700
#define processing_system_unps_logic_eqc_islc_mp0_data_width 0x20
#define processing_system_unps_logic_eqc_ofs_sp0_error_message "slave port processing_system_unps_logic_eqc_ofs_sp0 is not connected to the bus"
#define processing_system_unps_logic_eqc_ofs_sp0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_eqc_ofs_sp1_error_message NULL
#define processing_system_unps_logic_eqc_ofs_sp1_master_port_address 0x60800
#define processing_system_unps_logic_eqc_ofs_mp0_data_width 0x20
#define processing_system_unps_logic_configbus_psa_sl0_error_message NULL
#define processing_system_unps_logic_configbus_psa_sl0_master_port_address 0xD0000
#define processing_system_unps_logic_configbus_psa_sl1_error_message "slave port processing_system_unps_logic_configbus_psa_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_psa_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_psa_mt_psa_data_width 0x20
#define processing_system_unps_logic_configbus_islc_sl0_error_message NULL
#define processing_system_unps_logic_configbus_islc_sl0_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_islc_sl1_error_message "slave port processing_system_unps_logic_configbus_islc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_islc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_islc_mt_islc_data_width 0x20
#define processing_system_unps_logic_databus_spgac_sl0_error_message "slave port processing_system_unps_logic_databus_spgac_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_spgac_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_spgac_mt_sp_data_width 0x200
#define processing_system_unps_logic_databus_spgac_mt_gac_data_width 0x200
#define processing_system_unps_logic_databus_sp_sl0_error_message "slave port processing_system_unps_logic_databus_sp_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_sp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sp_mt_spc_data_width 0x40
#define processing_system_unps_logic_databus_sp_mt_spp0_data_width 0x40
#define processing_system_unps_logic_databus_sp_mt_spp1_data_width 0x40
#define processing_system_unps_logic_databus_sp_mt_spf_data_width 0x40
#define processing_system_unps_logic_databus_gac_sl0_error_message "slave port processing_system_unps_logic_databus_gac_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_gac_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_gac_mt_psa_data_width 0x20
#define processing_system_unps_logic_databus_gac_mt_islc_data_width 0x20
#define processing_system_unps_logic_trace_unit_sl_cfg_error_message NULL
#define processing_system_unps_logic_trace_unit_sl_cfg_master_port_address 0x3D0000
#define processing_system_unps_logic_trace_unit_sl_in_error_message "slave port processing_system_unps_logic_trace_unit_sl_in is not connected to the bus"
#define processing_system_unps_logic_trace_unit_sl_in_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_trace_unit_mt_ddr_out_data_width 0x80
#define processing_system_unps_logic_trace_unit_mt_npk_out_data_width 0x40
#define processing_system_unps_logic_jtag2cio_ciom_data_width 0x8
#define processing_system_unps_logic_configbus_bus_P0_spc_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_spc_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_spc_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_spc_mt_ps_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spc_mt_isbt_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spp0_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_spp0_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_spp0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_spp0_mt_ps_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spp0_mt_isbt_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spp1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_spp1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_spp1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_spp1_mt_ps_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spp1_mt_isbt_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spf_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_spf_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_spf_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_spf_mt_ps_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_spf_mt_isbt_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_dma_pma_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_dma_pma_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_dma_pma_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_dma_pma_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P0_dma_pma_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_dma_pma_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_dma_pma_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_dma_gdc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_dma_gdc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_ofs_islc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_ofs_islc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P0_ipfd_psa_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P0_ipfd_psa_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch0_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl2_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch0_sl2 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl2_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl3_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch0_sl3 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch0_sl3_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl2_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch1_sl2 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl2_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl3_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch1_sl3 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch1_sl3_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch2_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch2_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl2_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch2_sl2 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl2_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl3_error_message "slave port processing_system_unps_logic_configbus_bus_P1_ch2_sl3 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P1_ch2_sl3_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P1_ch2_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P2_host_sl0_master_port_address 0x0
#define processing_system_unps_logic_configbus_bus_P2_host_mt_spc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_spp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_spp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_spf_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_gp_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_dmae0i_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_dmae1fw_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_gdc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_ipfd_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_psa_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_islc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_ofs_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_gmem_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_isp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_isp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_isp2_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_isp3_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_mmu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_host_mt_tu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P2_ch0_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P2_ch0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_spc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_spp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_spp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_spf_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_gp_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_dmae0i_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_dmae1fw_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_gdc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_ipfd_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_psa_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_islc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_ofs_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_gmem_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_isp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_isp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_isp2_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_isp3_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_mmu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch0_mt_tu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P2_ch1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P2_ch1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_spc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_spp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_spp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_spf_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_gp_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_dmae0i_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_dmae1fw_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_gdc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_ipfd_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_psa_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_islc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_ofs_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_gmem_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_isp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_isp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_isp2_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_isp3_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_mmu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch1_mt_tu_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P2_ch2_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P2_ch2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_spc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_spp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_spp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_spf_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_islc_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_gmem_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_isp0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_isp1_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_isp2_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P2_ch2_mt_isp3_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_sl0_master_port_address 0x0
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spc_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_sl0_master_port_address 0x20000
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp0_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_sl0_master_port_address 0x30000
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spp1_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_sl0_master_port_address 0x40000
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_spf_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_sl0_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_islc_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_sl0_master_port_address 0x180000
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gmem_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_sl0_master_port_address 0x1C0000
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp0_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_sl0_master_port_address 0x240000
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp1_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_sl0_master_port_address 0x2C0000
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp2_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_sl0_master_port_address 0x340000
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_isp3_sl1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_gp_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gp_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gp_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gp_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gp_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae0i_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_dmae1fw_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_gdc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_gdc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_ipfd_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_ipfd_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_psa_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_psa_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_psa_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_psa_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_psa_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_psa_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_psa_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_ofs_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_ofs_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_mmu_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_mmu_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P3_mt_tu_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_tu_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_tu_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_tu_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P3_mt_tu_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P3_mt_tu_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P3_mt_tu_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_spc_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_spc_sl0_master_port_address 0x0
#define processing_system_unps_logic_configbus_bus_P4_mt_spc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_spc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_spc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_spc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_spp0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_spp0_sl0_master_port_address 0x20000
#define processing_system_unps_logic_configbus_bus_P4_mt_spp0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_spp0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_spp0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_spp0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_spp1_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_spp1_sl0_master_port_address 0x30000
#define processing_system_unps_logic_configbus_bus_P4_mt_spp1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_spp1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_spp1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_spp1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_spf_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_spf_sl0_master_port_address 0x40000
#define processing_system_unps_logic_configbus_bus_P4_mt_spf_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_spf_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_spf_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_spf_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_islc_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_islc_sl0_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_bus_P4_mt_islc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_islc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_islc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_islc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_gmem_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_gmem_sl0_master_port_address 0x180000
#define processing_system_unps_logic_configbus_bus_P4_mt_gmem_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_gmem_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_gmem_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_gmem_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_isp0_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_isp0_sl0_master_port_address 0x1C0000
#define processing_system_unps_logic_configbus_bus_P4_mt_isp0_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_isp0_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_isp0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_isp0_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_isp1_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_isp1_sl0_master_port_address 0x240000
#define processing_system_unps_logic_configbus_bus_P4_mt_isp1_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_isp1_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_isp1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_isp1_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_isp2_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_isp2_sl0_master_port_address 0x2C0000
#define processing_system_unps_logic_configbus_bus_P4_mt_isp2_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_isp2_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_isp2_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_isp2_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_isp3_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_isp3_sl0_master_port_address 0x340000
#define processing_system_unps_logic_configbus_bus_P4_mt_isp3_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_isp3_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_isp3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_isp3_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_gp_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_gp_sl0_master_port_address 0x60000
#define processing_system_unps_logic_configbus_bus_P4_mt_gp_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_gp_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_gp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_gp_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_sl0_master_port_address 0x70000
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae0i_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_sl0_master_port_address 0x90000
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_dmae1fw_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_gdc_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_gdc_sl0_master_port_address 0xB0000
#define processing_system_unps_logic_configbus_bus_P4_mt_gdc_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_gdc_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_gdc_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_gdc_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_ipfd_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_ipfd_sl0_master_port_address 0xC0000
#define processing_system_unps_logic_configbus_bus_P4_mt_ipfd_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_ipfd_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_ipfd_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_ipfd_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_psa_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_psa_sl0_master_port_address 0xD0000
#define processing_system_unps_logic_configbus_bus_P4_mt_psa_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_psa_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_psa_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_psa_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_ofs_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_ofs_sl0_master_port_address 0x100000
#define processing_system_unps_logic_configbus_bus_P4_mt_ofs_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_ofs_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_ofs_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_ofs_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_mmu_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_mmu_sl0_master_port_address 0x3C0000
#define processing_system_unps_logic_configbus_bus_P4_mt_mmu_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_mmu_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_mmu_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_mmu_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_P4_mt_tu_sl0_error_message NULL
#define processing_system_unps_logic_configbus_bus_P4_mt_tu_sl0_master_port_address 0x3D0000
#define processing_system_unps_logic_configbus_bus_P4_mt_tu_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_P4_mt_tu_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_P4_mt_tu_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_P4_mt_tu_mt0_data_width 0x20
#define processing_system_unps_logic_configbus_bus_isbt_sl0_error_message "slave port processing_system_unps_logic_configbus_bus_isbt_sl0 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_isbt_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_isbt_sl1_error_message "slave port processing_system_unps_logic_configbus_bus_isbt_sl1 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_isbt_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_isbt_sl2_error_message "slave port processing_system_unps_logic_configbus_bus_isbt_sl2 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_isbt_sl2_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_isbt_sl3_error_message "slave port processing_system_unps_logic_configbus_bus_isbt_sl3 is not connected to the bus"
#define processing_system_unps_logic_configbus_bus_isbt_sl3_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_bus_isbt_mt0_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_sl0_error_message NULL
#define processing_system_unps_logic_gp_devices_configbus_sl0_master_port_address 0x60000
#define processing_system_unps_logic_gp_devices_configbus_mt_cfgreg_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_irqreg_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_irqctrl_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_srstreg_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_wdt_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_gate_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_eqcpsa_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_eqcislc_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_eqcofs_data_width 0x20
#define processing_system_unps_logic_gp_devices_configbus_mt_pmaif_data_width 0x20
#define processing_system_unps_logic_gp_devices_configreg_slv_in_error_message NULL
#define processing_system_unps_logic_gp_devices_configreg_slv_in_master_port_address 0x60000
#define processing_system_unps_logic_gp_devices_irqreg_slv_in_error_message NULL
#define processing_system_unps_logic_gp_devices_irqreg_slv_in_master_port_address 0x60100
#define processing_system_unps_logic_gp_devices_irqcontrol_slv_in_error_message NULL
#define processing_system_unps_logic_gp_devices_irqcontrol_slv_in_master_port_address 0x60200
#define processing_system_unps_logic_gp_devices_pmaif_ctrl_in_error_message NULL
#define processing_system_unps_logic_gp_devices_pmaif_ctrl_in_master_port_address 0x60900
#define processing_system_unps_logic_gp_devices_pmaif_ctrl_out_data_width 0x20
#define processing_system_unps_logic_gp_devices_srstreg_slv_in_error_message NULL
#define processing_system_unps_logic_gp_devices_srstreg_slv_in_master_port_address 0x60300
#define processing_system_unps_logic_gp_devices_wdt_slv_in_error_message NULL
#define processing_system_unps_logic_gp_devices_wdt_slv_in_master_port_address 0x60400
#define processing_system_unps_logic_gmem_bus_sl0_error_message NULL
#define processing_system_unps_logic_gmem_bus_sl0_master_port_address 0x180000
#define processing_system_unps_logic_gmem_bus_sl1_error_message "slave port processing_system_unps_logic_gmem_bus_sl1 is not connected to the bus"
#define processing_system_unps_logic_gmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_gmem_bus_mt0_data_width 0x200
#define processing_system_unps_logic_gmem_mem_ip0_error_message NULL
#define processing_system_unps_logic_gmem_mem_ip0_master_port_address 0x180000
#define processing_system_unps_logic_spc_tile_cfg_bus_sl_error_message NULL
#define processing_system_unps_logic_spc_tile_cfg_bus_sl_master_port_address 0x0
#define processing_system_unps_logic_spc_tile_cfg_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spc_tile_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_unps_logic_spc_tile_sqe_bus_sl_error_message NULL
#define processing_system_unps_logic_spc_tile_sqe_bus_sl_master_port_address 0x0
#define processing_system_unps_logic_spc_tile_sqe_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spc_tile_sqe_bus_mt_evq_data_width 0x20
#define processing_system_unps_logic_spc_tile_dmem_bus_sl0_error_message "slave port processing_system_unps_logic_spc_tile_dmem_bus_sl0 is not connected to the bus"
#define processing_system_unps_logic_spc_tile_dmem_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_dmem_bus_sl1_error_message NULL
#define processing_system_unps_logic_spc_tile_dmem_bus_sl1_master_port_address 0x8000
#define processing_system_unps_logic_spc_tile_dmem_bus_mt_dmem_data_width 0x40
#define processing_system_unps_logic_spc_tile_evq_s_ip_error_message NULL
#define processing_system_unps_logic_spc_tile_evq_s_ip_master_port_address 0x1000
#define processing_system_unps_logic_spc_tile_evq_s_op_error_message "slave port processing_system_unps_logic_spc_tile_evq_s_op is not connected to the bus"
#define processing_system_unps_logic_spc_tile_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_evq_m_tp_data_width 0x40

#define processing_system_unps_logic_spp_tile0_cfg_bus_sl_error_message NULL
#define processing_system_unps_logic_spp_tile0_cfg_bus_sl_master_port_address 0x20000
#define processing_system_unps_logic_spp_tile0_cfg_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spp_tile0_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_unps_logic_spp_tile0_sqe_bus_sl_error_message NULL
#define processing_system_unps_logic_spp_tile0_sqe_bus_sl_master_port_address 0x20000
#define processing_system_unps_logic_spp_tile0_sqe_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spp_tile0_sqe_bus_mt_evq_data_width 0x20
#define processing_system_unps_logic_spp_tile0_dmem_bus_sl0_error_message "slave port processing_system_unps_logic_spp_tile0_dmem_bus_sl0 is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_dmem_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_dmem_bus_sl1_error_message NULL
#define processing_system_unps_logic_spp_tile0_dmem_bus_sl1_master_port_address 0x28000
#define processing_system_unps_logic_spp_tile0_dmem_bus_mt_dmem_data_width 0x40
#define processing_system_unps_logic_spp_tile0_evq_s_ip_error_message NULL
#define processing_system_unps_logic_spp_tile0_evq_s_ip_master_port_address 0x21000
#define processing_system_unps_logic_spp_tile0_evq_s_op_error_message "slave port processing_system_unps_logic_spp_tile0_evq_s_op is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_evq_m_tp_data_width 0x40

#define processing_system_unps_logic_spp_tile1_cfg_bus_sl_error_message NULL
#define processing_system_unps_logic_spp_tile1_cfg_bus_sl_master_port_address 0x30000
#define processing_system_unps_logic_spp_tile1_cfg_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spp_tile1_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_unps_logic_spp_tile1_sqe_bus_sl_error_message NULL
#define processing_system_unps_logic_spp_tile1_sqe_bus_sl_master_port_address 0x30000
#define processing_system_unps_logic_spp_tile1_sqe_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spp_tile1_sqe_bus_mt_evq_data_width 0x20
#define processing_system_unps_logic_spp_tile1_dmem_bus_sl0_error_message "slave port processing_system_unps_logic_spp_tile1_dmem_bus_sl0 is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_dmem_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_dmem_bus_sl1_error_message NULL
#define processing_system_unps_logic_spp_tile1_dmem_bus_sl1_master_port_address 0x38000
#define processing_system_unps_logic_spp_tile1_dmem_bus_mt_dmem_data_width 0x40
#define processing_system_unps_logic_spp_tile1_evq_s_ip_error_message NULL
#define processing_system_unps_logic_spp_tile1_evq_s_ip_master_port_address 0x31000
#define processing_system_unps_logic_spp_tile1_evq_s_op_error_message "slave port processing_system_unps_logic_spp_tile1_evq_s_op is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_evq_m_tp_data_width 0x40

#define processing_system_unps_logic_spf_tile_cfg_bus_sl_error_message NULL
#define processing_system_unps_logic_spf_tile_cfg_bus_sl_master_port_address 0x40000
#define processing_system_unps_logic_spf_tile_cfg_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spf_tile_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_unps_logic_spf_tile_sqe_bus_sl_error_message NULL
#define processing_system_unps_logic_spf_tile_sqe_bus_sl_master_port_address 0x40000
#define processing_system_unps_logic_spf_tile_sqe_bus_mt_stat_data_width 0x20
#define processing_system_unps_logic_spf_tile_sqe_bus_mt_evq_data_width 0x20
#define processing_system_unps_logic_spf_tile_dmem_bus_sl0_error_message "slave port processing_system_unps_logic_spf_tile_dmem_bus_sl0 is not connected to the bus"
#define processing_system_unps_logic_spf_tile_dmem_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_dmem_bus_sl1_error_message NULL
#define processing_system_unps_logic_spf_tile_dmem_bus_sl1_master_port_address 0x48000
#define processing_system_unps_logic_spf_tile_dmem_bus_mt_dmem0_data_width 0x40
#define processing_system_unps_logic_spf_tile_dmem_bus_mt_dmem1_data_width 0x40
#define processing_system_unps_logic_spf_tile_evq_s_ip_error_message NULL
#define processing_system_unps_logic_spf_tile_evq_s_ip_master_port_address 0x41000
#define processing_system_unps_logic_spf_tile_evq_s_op_error_message "slave port processing_system_unps_logic_spf_tile_evq_s_op is not connected to the bus"
#define processing_system_unps_logic_spf_tile_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_evq_m_tp_data_width 0x40

#define processing_system_unps_logic_ipfd_eqc_ipfd_sp0_error_message "slave port processing_system_unps_logic_ipfd_eqc_ipfd_sp0 is not connected to the bus"
#define processing_system_unps_logic_ipfd_eqc_ipfd_sp0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_eqc_ipfd_sp1_error_message NULL
#define processing_system_unps_logic_ipfd_eqc_ipfd_sp1_master_port_address 0xC7000
#define processing_system_unps_logic_ipfd_eqc_ipfd_mp0_data_width 0x20
#define processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sl_error_message NULL
#define processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sl_master_port_address 0xC0000
#define processing_system_unps_logic_ipfd_ibufctrl_2600_inst_mt_data_width 0x20
#define processing_system_unps_logic_ipfd_dma4_inst_s0_error_message NULL
#define processing_system_unps_logic_ipfd_dma4_inst_s0_master_port_address 0xC4000
#define processing_system_unps_logic_ipfd_dma4_inst_mA_data_width 0x200
#define processing_system_unps_logic_ipfd_dma4_inst_mB_data_width 0x200
#define processing_system_unps_logic_ipfd_dma4_inst_mC_data_width 0x20
#define processing_system_unps_logic_ipfd_dmf_inst_sl_vec_error_message "slave port processing_system_unps_logic_ipfd_dmf_inst_sl_vec is not connected to the bus"
#define processing_system_unps_logic_ipfd_dmf_inst_sl_vec_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_error_message NULL
#define processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_master_port_address 0xC6000
#define processing_system_unps_logic_ipfd_dmf_inst_mt_vec_data_width 0x200
#define processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_error_message NULL
#define processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_master_port_address 0xC5000
#define processing_system_unps_logic_ipfd_dmf_s_inst_mt_ack_data_width 0x20
#define processing_system_unps_logic_ipfd_data_bus_inst_s0_error_message "slave port processing_system_unps_logic_ipfd_data_bus_inst_s0 is not connected to the bus"
#define processing_system_unps_logic_ipfd_data_bus_inst_s0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_data_bus_inst_s1_error_message "slave port processing_system_unps_logic_ipfd_data_bus_inst_s1 is not connected to the bus"
#define processing_system_unps_logic_ipfd_data_bus_inst_s1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_data_bus_inst_m0_data_width 0x200
#define processing_system_unps_logic_ipfd_config_bus_inst_sl_ipf_error_message NULL
#define processing_system_unps_logic_ipfd_config_bus_inst_sl_ipf_master_port_address 0xC0000
#define processing_system_unps_logic_ipfd_config_bus_inst_dmf_s_ack_error_message "slave port processing_system_unps_logic_ipfd_config_bus_inst_dmf_s_ack is not connected to the bus"
#define processing_system_unps_logic_ipfd_config_bus_inst_dmf_s_ack_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_config_bus_inst_ibuf_ack_error_message "slave port processing_system_unps_logic_ipfd_config_bus_inst_ibuf_ack is not connected to the bus"
#define processing_system_unps_logic_ipfd_config_bus_inst_ibuf_ack_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_config_bus_inst_dma_ack_error_message "slave port processing_system_unps_logic_ipfd_config_bus_inst_dma_ack is not connected to the bus"
#define processing_system_unps_logic_ipfd_config_bus_inst_dma_ack_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_config_bus_inst_ibuf_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_config_bus_inst_dma_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_config_bus_inst_dmf_s_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_config_bus_inst_dmf_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_config_bus_inst_eqc_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_ack_ctrl_bus_inst_sl_ibuf_error_message "slave port processing_system_unps_logic_ipfd_ack_ctrl_bus_inst_sl_ibuf is not connected to the bus"
#define processing_system_unps_logic_ipfd_ack_ctrl_bus_inst_sl_ibuf_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_ack_ctrl_bus_inst_ipf_cfg_data_width 0x20
#define processing_system_unps_logic_ipfd_ack_ctrl_bus_inst_ipf_ack_data_width 0x20
#define processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_isp0_ips1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_isp0_ips1_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_isp2_ips3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_isp2_ips3_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P0_islm_islp_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P0_islm_islp_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_islm_islp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_islm_islp_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P0_islm_islp_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P0_islm_islp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P0_islm_islp_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P1_isp_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P1_isp_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P1_isp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P1_isp_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P1_isp_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P1_isp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P1_isp_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P1_islc_psa_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P1_islc_psa_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P1_islc_psa_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P1_islc_psa_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P1_islc_psa_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P1_islc_psa_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P1_islc_psa_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P2_dmaei_isp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P2_dmaei_isp_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P2_dmafi_gac_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P2_dmafi_gac_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch0_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch0_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch0_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch0_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch0_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch1_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch1_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch1_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch1_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch1_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch2_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch2_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch2_mt_spga_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch2_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch2_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch2_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch2_mt_ofs_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch3_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_spga_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_ipfd_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_ofs_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch3_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch4_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch4_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_spga_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_ipfd_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_ofs_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch4_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch5_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P3_ch5_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P3_ch5_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P3_ch5_mt_gmem_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch5_mt_isp01_data_width 0x200
#define processing_system_unps_logic_databus_bus_P3_ch5_mt_isp23_data_width 0x200
#define processing_system_unps_logic_databus_bus_P4_gmem_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P4_gmem_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_gmem_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_gmem_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P4_gmem_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_gmem_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_gmem_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P4_isp01_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P4_isp01_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_isp01_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_isp01_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P4_isp01_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_isp01_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_isp01_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P4_isp23_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P4_isp23_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_isp23_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_isp23_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P4_isp23_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P4_isp23_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P4_isp23_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_gmem_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_gmem_sl0_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_gmem_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_gmem_sl1_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_spga_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_spga_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_spga_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_spga_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_spga_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_spga_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_spga_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_ofs_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_ofs_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_ofs_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_ofs_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_ofs_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_ofs_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_ofs_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp01_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp01_sl0_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp01_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp01_sl1_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp23_sl0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp23_sl0_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P5_isp23_sl1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P5_isp23_sl1_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_gmem_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_gmem_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_gmem_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_gmem_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_gmem_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_gmem_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_gmem_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_spga_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_spga_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_spga_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_spga_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_spga_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_spga_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_spga_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_ipfd_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_ipfd_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_ipfd_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_ipfd_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_ipfd_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_ipfd_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_ipfd_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_ofs_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_ofs_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_ofs_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_ofs_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_ofs_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_ofs_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_ofs_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_isp01_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_isp01_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_isp01_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_isp01_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_isp01_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_isp01_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_isp01_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P6_isp23_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P6_isp23_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_isp23_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_isp23_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P6_isp23_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P6_isp23_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P6_isp23_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P7_gmem_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P7_gmem_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_gmem_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_gmem_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P7_gmem_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_gmem_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_gmem_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P7_isp01_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P7_isp01_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_isp01_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_isp01_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P7_isp01_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_isp01_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_isp01_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P7_isp01_mt1_data_width 0x200
#define processing_system_unps_logic_databus_bus_P7_isp23_sl0_error_message "slave port processing_system_unps_logic_databus_bus_P7_isp23_sl0 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_isp23_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_isp23_sl1_error_message "slave port processing_system_unps_logic_databus_bus_P7_isp23_sl1 is not connected to the bus"
#define processing_system_unps_logic_databus_bus_P7_isp23_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_bus_P7_isp23_mt0_data_width 0x200
#define processing_system_unps_logic_databus_bus_P7_isp23_mt1_data_width 0x200
#define processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_spc_spp0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_spc_spp0_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_spp1_spf_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_spp1_spf_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_isp0_isp1_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P0_isp2_isp3_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P1_sp_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P1_sp_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P1_sp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P1_sp_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P1_sp_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P1_sp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P1_sp_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P1_isp_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P1_isp_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P1_isp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P1_isp_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P1_isp_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P1_isp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P1_isp_mt0_data_width 0x20
#define processing_system_unps_logic_pmbus_bus_P2_sl0_error_message "slave port processing_system_unps_logic_pmbus_bus_P2_sl0 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P2_sl1_error_message "slave port processing_system_unps_logic_pmbus_bus_P2_sl1 is not connected to the bus"
#define processing_system_unps_logic_pmbus_bus_P2_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_bus_P2_mt0_data_width 0x20
#define processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_spc_spp0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_spc_spp0_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_spp1_spf_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_spp1_spf_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_isp0_isp1_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P0_isp2_isp3_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P1_sp_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P1_sp_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P1_sp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P1_sp_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P1_sp_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P1_sp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P1_sp_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P1_isp_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P1_isp_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P1_isp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P1_isp_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P1_isp_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P1_isp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P1_isp_mt0_data_width 0x200
#define processing_system_unps_logic_icachebus_bus_P2_sl0_error_message "slave port processing_system_unps_logic_icachebus_bus_P2_sl0 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P2_sl1_error_message "slave port processing_system_unps_logic_icachebus_bus_P2_sl1 is not connected to the bus"
#define processing_system_unps_logic_icachebus_bus_P2_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_bus_P2_mt0_data_width 0x200
#define processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_spc_spp0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_spc_spp0_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_spp1_spf_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_spp1_spf_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_isp0_isp1_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P0_isp2_isp3_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P1_sp_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P1_sp_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P1_sp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P1_sp_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P1_sp_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P1_sp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P1_sp_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P1_isp_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P1_isp_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P1_isp_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P1_isp_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P1_isp_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P1_isp_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P1_isp_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P2_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P2_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P2_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P2_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P2_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P2_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P2_mt0_data_width 0x40
#define processing_system_unps_logic_tracebus_bus_P3_sl0_error_message "slave port processing_system_unps_logic_tracebus_bus_P3_sl0 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P3_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P3_sl1_error_message "slave port processing_system_unps_logic_tracebus_bus_P3_sl1 is not connected to the bus"
#define processing_system_unps_logic_tracebus_bus_P3_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_bus_P3_mt0_data_width 0x40
#define processing_system_unps_logic_xdatabus_bus_P0_sl0_error_message "slave port processing_system_unps_logic_xdatabus_bus_P0_sl0 is not connected to the bus"
#define processing_system_unps_logic_xdatabus_bus_P0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_bus_P0_sl1_error_message "slave port processing_system_unps_logic_xdatabus_bus_P0_sl1 is not connected to the bus"
#define processing_system_unps_logic_xdatabus_bus_P0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_bus_P0_mt0_data_width 0x200
#define processing_system_unps_logic_xdatabus_bus_P1_sl0_error_message "slave port processing_system_unps_logic_xdatabus_bus_P1_sl0 is not connected to the bus"
#define processing_system_unps_logic_xdatabus_bus_P1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_bus_P1_sl1_error_message "slave port processing_system_unps_logic_xdatabus_bus_P1_sl1 is not connected to the bus"
#define processing_system_unps_logic_xdatabus_bus_P1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_bus_P1_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_bus_fw_sl0_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_fw_sl0 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_fw_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_fw_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_bus_fw_mt1_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl0_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl0 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl1_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl1 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_fw_icache_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_fw_icache_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioswitch_fw_slave_error_message "slave port processing_system_unps_logic_mmu_at_system_cioswitch_fw_slave is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioswitch_fw_slave_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioswitch_fw_mA_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioswitch_fw_mB_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_bus_cfg_sl0_error_message NULL
#define processing_system_unps_logic_mmu_at_system_bus_cfg_sl0_master_port_address 0x3C0000
#define processing_system_unps_logic_mmu_at_system_bus_cfg_mmu_mt0_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_bus_cfg_mmu_mt1_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_bus_ext_sl0_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext_sl0 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext_sl1_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext_sl1 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_at0_in_error_message "slave port processing_system_unps_logic_mmu_at_system_at0_in is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_at0_in_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_at0_data_out_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_at0_mmu_out_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_mmu0_ctrl_in_error_message NULL
#define processing_system_unps_logic_mmu_at_system_mmu0_ctrl_in_master_port_address 0x3C0000
#define processing_system_unps_logic_mmu_at_system_mmu0_request_in_error_message "slave port processing_system_unps_logic_mmu_at_system_mmu0_request_in is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_mmu0_request_in_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_mmu0_out_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_sync_at_sp_error_message "slave port processing_system_unps_logic_mmu_at_system_sync_at_sp is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_sync_at_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_sync_at_mp_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_imr_ish_at_sp_error_message "slave port processing_system_unps_logic_mmu_at_system_imr_ish_at_sp is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_imr_ish_at_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_imr_ish_at_mp_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl0_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext0_sl0 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl1_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext0_sl1 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl2_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext0_sl2 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl2_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl3_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext0_sl3 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext0_sl3_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext0_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_at1_in_error_message "slave port processing_system_unps_logic_mmu_at_system_at1_in is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_at1_in_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_at1_data_out_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_at1_mmu_out_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_mmu1_ctrl_in_error_message NULL
#define processing_system_unps_logic_mmu_at_system_mmu1_ctrl_in_master_port_address 0x3C0100
#define processing_system_unps_logic_mmu_at_system_mmu1_request_in_error_message "slave port processing_system_unps_logic_mmu_at_system_mmu1_request_in is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_mmu1_request_in_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_mmu1_out_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_bus_ext1_sl0_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext1_sl0 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext1_sl1_error_message "slave port processing_system_unps_logic_mmu_at_system_bus_ext1_sl1 is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_bus_ext1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_bus_ext1_mt0_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_imr_at_sp_error_message "slave port processing_system_unps_logic_mmu_at_system_imr_at_sp is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_imr_at_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_imr_at_mp_data_width 0x200
#define processing_system_unps_logic_master_gate_bus_sl0_error_message NULL
#define processing_system_unps_logic_master_gate_bus_sl0_master_port_address 0x60500
#define processing_system_unps_logic_master_gate_bus_mt0_data_width 0x20
#define processing_system_unps_logic_master_gate_bus_mt1_data_width 0x20
#define processing_system_unps_logic_master_gate_bus_mt2_data_width 0x20
#define processing_system_unps_logic_master_gate_ciogate_mt0_sl_cio_error_message "slave port processing_system_unps_logic_master_gate_ciogate_mt0_sl_cio is not connected to the bus"
#define processing_system_unps_logic_master_gate_ciogate_mt0_sl_cio_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_master_gate_ciogate_mt0_sl_status_error_message NULL
#define processing_system_unps_logic_master_gate_ciogate_mt0_sl_status_master_port_address 0x60500
#define processing_system_unps_logic_master_gate_ciogate_mt0_mt_cio_data_width 0x200
#define processing_system_unps_logic_master_gate_ciogate_mt1_sl_cio_error_message "slave port processing_system_unps_logic_master_gate_ciogate_mt1_sl_cio is not connected to the bus"
#define processing_system_unps_logic_master_gate_ciogate_mt1_sl_cio_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_master_gate_ciogate_mt1_sl_status_error_message NULL
#define processing_system_unps_logic_master_gate_ciogate_mt1_sl_status_master_port_address 0x60510
#define processing_system_unps_logic_master_gate_ciogate_mt1_mt_cio_data_width 0x200
#define processing_system_unps_logic_master_gate_ciogate_mt2_sl_cio_error_message "slave port processing_system_unps_logic_master_gate_ciogate_mt2_sl_cio is not connected to the bus"
#define processing_system_unps_logic_master_gate_ciogate_mt2_sl_cio_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_master_gate_ciogate_mt2_sl_status_error_message NULL
#define processing_system_unps_logic_master_gate_ciogate_mt2_sl_status_master_port_address 0x60520
#define processing_system_unps_logic_master_gate_ciogate_mt2_mt_cio_data_width 0x200
#define processing_system_dma_logic_cbus_dma_e0_i_sl_error_message NULL
#define processing_system_dma_logic_cbus_dma_e0_i_sl_master_port_address 0x70000
#define processing_system_dma_logic_cbus_dma_e0_i_mt_dma0_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e0_i_mt_eqcdma0_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e0_i_mt_dma1_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e0_i_mt_eqcdma1_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e1_fw_sl_error_message NULL
#define processing_system_dma_logic_cbus_dma_e1_fw_sl_master_port_address 0x90000
#define processing_system_dma_logic_cbus_dma_e1_fw_mt_dma0_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e1_fw_mt_eqcdma0_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e1_fw_mt_dma1_data_width 0x20
#define processing_system_dma_logic_cbus_dma_e1_fw_mt_eqcdma1_data_width 0x20
#define processing_system_dma_logic_eqc_dmae0_sp0_error_message "slave port processing_system_dma_logic_eqc_dmae0_sp0 is not connected to the bus"
#define processing_system_dma_logic_eqc_dmae0_sp0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_eqc_dmae0_sp1_error_message NULL
#define processing_system_dma_logic_eqc_dmae0_sp1_master_port_address 0x78000
#define processing_system_dma_logic_eqc_dmae0_mp0_data_width 0x20
#define processing_system_dma_logic_eqc_dmai_sp0_error_message "slave port processing_system_dma_logic_eqc_dmai_sp0 is not connected to the bus"
#define processing_system_dma_logic_eqc_dmai_sp0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_eqc_dmai_sp1_error_message NULL
#define processing_system_dma_logic_eqc_dmai_sp1_master_port_address 0x88000
#define processing_system_dma_logic_eqc_dmai_mp0_data_width 0x20
#define processing_system_dma_logic_eqc_dmae1_sp0_error_message "slave port processing_system_dma_logic_eqc_dmae1_sp0 is not connected to the bus"
#define processing_system_dma_logic_eqc_dmae1_sp0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_eqc_dmae1_sp1_error_message NULL
#define processing_system_dma_logic_eqc_dmae1_sp1_master_port_address 0x98000
#define processing_system_dma_logic_eqc_dmae1_mp0_data_width 0x20
#define processing_system_dma_logic_eqc_dmafw_sp0_error_message "slave port processing_system_dma_logic_eqc_dmafw_sp0 is not connected to the bus"
#define processing_system_dma_logic_eqc_dmafw_sp0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_eqc_dmafw_sp1_error_message NULL
#define processing_system_dma_logic_eqc_dmafw_sp1_master_port_address 0xA8000
#define processing_system_dma_logic_eqc_dmafw_mp0_data_width 0x20
#define processing_system_dma_logic_dma_external0_s0_error_message NULL
#define processing_system_dma_logic_dma_external0_s0_master_port_address 0x70000
#define processing_system_dma_logic_dma_external0_m0_data_width 0x200
#define processing_system_dma_logic_dma_external0_m1_data_width 0x200
#define processing_system_dma_logic_dma_external0_m2_data_width 0x20
#define processing_system_dma_logic_dma_internal_s0_error_message NULL
#define processing_system_dma_logic_dma_internal_s0_master_port_address 0x80000
#define processing_system_dma_logic_dma_internal_m0_data_width 0x200
#define processing_system_dma_logic_dma_internal_m1_data_width 0x200
#define processing_system_dma_logic_dma_internal_m2_data_width 0x20
#define processing_system_dma_logic_dma_external1_s0_error_message NULL
#define processing_system_dma_logic_dma_external1_s0_master_port_address 0x90000
#define processing_system_dma_logic_dma_external1_m0_data_width 0x200
#define processing_system_dma_logic_dma_external1_m1_data_width 0x200
#define processing_system_dma_logic_dma_external1_m2_data_width 0x20
#define processing_system_dma_logic_dma_firmware_s0_error_message NULL
#define processing_system_dma_logic_dma_firmware_s0_master_port_address 0xA0000
#define processing_system_dma_logic_dma_firmware_m0_data_width 0x200
#define processing_system_dma_logic_dma_firmware_m1_data_width 0x200
#define processing_system_dma_logic_dma_firmware_m2_data_width 0x20
#define processing_system_dma_logic_mbus_dma_e0_i0_sl0_error_message "slave port processing_system_dma_logic_mbus_dma_e0_i0_sl0 is not connected to the bus"
#define processing_system_dma_logic_mbus_dma_e0_i0_sl0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_mbus_dma_e0_i0_sl1_error_message "slave port processing_system_dma_logic_mbus_dma_e0_i0_sl1 is not connected to the bus"
#define processing_system_dma_logic_mbus_dma_e0_i0_sl1_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_mbus_dma_e0_i0_mt0_data_width 0x200
#define processing_system_dma_logic_mbus_dma_fw_i1_sl0_error_message "slave port processing_system_dma_logic_mbus_dma_fw_i1_sl0 is not connected to the bus"
#define processing_system_dma_logic_mbus_dma_fw_i1_sl0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_mbus_dma_fw_i1_sl1_error_message "slave port processing_system_dma_logic_mbus_dma_fw_i1_sl1 is not connected to the bus"
#define processing_system_dma_logic_mbus_dma_fw_i1_sl1_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_mbus_dma_fw_i1_mt0_data_width 0x200
#define processing_system_dma_logic_abus_dma_e0_i_sl0_error_message "slave port processing_system_dma_logic_abus_dma_e0_i_sl0 is not connected to the bus"
#define processing_system_dma_logic_abus_dma_e0_i_sl0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_abus_dma_e0_i_sl1_error_message "slave port processing_system_dma_logic_abus_dma_e0_i_sl1 is not connected to the bus"
#define processing_system_dma_logic_abus_dma_e0_i_sl1_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_abus_dma_e0_i_mt0_data_width 0x20
#define processing_system_dma_logic_abus_dma_e1_fw_sl0_error_message "slave port processing_system_dma_logic_abus_dma_e1_fw_sl0 is not connected to the bus"
#define processing_system_dma_logic_abus_dma_e1_fw_sl0_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_abus_dma_e1_fw_sl1_error_message "slave port processing_system_dma_logic_abus_dma_e1_fw_sl1 is not connected to the bus"
#define processing_system_dma_logic_abus_dma_e1_fw_sl1_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_abus_dma_e1_fw_mt0_data_width 0x20
#define processing_system_gdc_logic_cbus_sl_error_message NULL
#define processing_system_gdc_logic_cbus_sl_master_port_address 0xB0000
#define processing_system_gdc_logic_cbus_mt_gdc0_data_width 0x20
#define processing_system_gdc_logic_cbus_mt_eqcgdc0_data_width 0x20
#define processing_system_gdc_logic_cbus_mt_gdc1_data_width 0x20
#define processing_system_gdc_logic_cbus_mt_eqcgdc1_data_width 0x20
#define processing_system_gdc_logic_eqc_gdc0_sp0_error_message "slave port processing_system_gdc_logic_eqc_gdc0_sp0 is not connected to the bus"
#define processing_system_gdc_logic_eqc_gdc0_sp0_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_eqc_gdc0_sp1_error_message NULL
#define processing_system_gdc_logic_eqc_gdc0_sp1_master_port_address 0xB4000
#define processing_system_gdc_logic_eqc_gdc0_mp0_data_width 0x20
#define processing_system_gdc_logic_eqc_gdc1_sp0_error_message "slave port processing_system_gdc_logic_eqc_gdc1_sp0 is not connected to the bus"
#define processing_system_gdc_logic_eqc_gdc1_sp0_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_eqc_gdc1_sp1_error_message NULL
#define processing_system_gdc_logic_eqc_gdc1_sp1_master_port_address 0xBC000
#define processing_system_gdc_logic_eqc_gdc1_mp0_data_width 0x20
#define processing_system_gdc_logic_gdc0_in_cfg_error_message NULL
#define processing_system_gdc_logic_gdc0_in_cfg_master_port_address 0xB0000
#define processing_system_gdc_logic_gdc0_out_ack_data_width 0x20
#define processing_system_gdc_logic_gdc0_out_data_data_width 0x200
#define processing_system_gdc_logic_gdc1_in_cfg_error_message NULL
#define processing_system_gdc_logic_gdc1_in_cfg_master_port_address 0xB8000
#define processing_system_gdc_logic_gdc1_out_ack_data_width 0x20
#define processing_system_gdc_logic_gdc1_out_data_data_width 0x200
#define processing_system_gdc_logic_abus_sl0_error_message "slave port processing_system_gdc_logic_abus_sl0 is not connected to the bus"
#define processing_system_gdc_logic_abus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_abus_sl1_error_message "slave port processing_system_gdc_logic_abus_sl1 is not connected to the bus"
#define processing_system_gdc_logic_abus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_abus_mt0_data_width 0x20
#define processing_system_input_slice_logic_ctrl_slv_in_error_message NULL
#define processing_system_input_slice_logic_ctrl_slv_in_master_port_address 0xE0000
#define processing_system_input_slice_logic_ctrl_mt_out_data_width 0x20
#define processing_system_input_slice_logic_mipibuf_mt_data_width 0x100
#define processing_system_input_slice_logic_pixelbuf_mt_data_width 0x200
#define processing_system_input_slice_logic_t_mt_data_width 0x40
#define processing_system_psa_psa_logic_c_sl_error_message NULL
#define processing_system_psa_psa_logic_c_sl_master_port_address 0xD0000
#define processing_system_psa_psa_logic_m_sl_error_message "slave port processing_system_psa_psa_logic_m_sl is not connected to the bus"
#define processing_system_psa_psa_logic_m_sl_master_port_address 0xFFFFFFFF
#define processing_system_psa_psa_logic_c_mt_data_width 0x20
#define processing_system_psa_psa_logic_m_mt_data_width 0x200
#define processing_system_ofs_logic_sys_cfg_bus_sl_error_message NULL
#define processing_system_ofs_logic_sys_cfg_bus_sl_master_port_address 0x100000
#define processing_system_ofs_logic_sys_cfg_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_sys_cfg_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_dev_dbg_bus_sl_error_message NULL
#define processing_system_ofs_logic_dev_dbg_bus_sl_master_port_address 0x100000
#define processing_system_ofs_logic_dev_dbg_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_dev_dbg_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_sys_vec_bus_sl0_error_message NULL
#define processing_system_ofs_logic_sys_vec_bus_sl0_master_port_address 0x110000
#define processing_system_ofs_logic_sys_vec_bus_sl1_error_message "slave port processing_system_ofs_logic_sys_vec_bus_sl1 is not connected to the bus"
#define processing_system_ofs_logic_sys_vec_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_sys_vec_bus_mt0_data_width 0x100
#define processing_system_ofs_logic_vec_bus_system_in_error_message NULL
#define processing_system_ofs_logic_vec_bus_system_in_master_port_address 0x110000
#define processing_system_ofs_logic_vec_bus_scaler0_in_error_message "slave port processing_system_ofs_logic_vec_bus_scaler0_in is not connected to the bus"
#define processing_system_ofs_logic_vec_bus_scaler0_in_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_vec_bus_scaler1_in_error_message "slave port processing_system_ofs_logic_vec_bus_scaler1_in is not connected to the bus"
#define processing_system_ofs_logic_vec_bus_scaler1_in_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_vec_bus_of_in_error_message "slave port processing_system_ofs_logic_vec_bus_of_in is not connected to the bus"
#define processing_system_ofs_logic_vec_bus_of_in_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_vec_bus_buffer0_out_data_width 0x100
#define processing_system_ofs_logic_vec_bus_buffer1_out_data_width 0x100
#define processing_system_ofs_logic_dev_bus_sys_error_message "slave port processing_system_ofs_logic_dev_bus_sys is not connected to the bus"
#define processing_system_ofs_logic_dev_bus_sys_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_dev_bus_ack_int_error_message NULL
#define processing_system_ofs_logic_dev_bus_ack_int_master_port_address 0x100000
#define processing_system_ofs_logic_dev_bus_scaler0_out_data_width 0x20
#define processing_system_ofs_logic_dev_bus_scaler1_out_data_width 0x20
#define processing_system_ofs_logic_dev_bus_of_out_data_width 0x20
#define processing_system_ofs_logic_dev_bus_irq_out_data_width 0x20
#define processing_system_ofs_logic_dev_bus_gpreg_out_data_width 0x20
#define processing_system_ofs_logic_dev_bus_eqc_data_width 0x20
#define processing_system_ofs_logic_ack_int_bus_sl0_error_message "slave port processing_system_ofs_logic_ack_int_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_ack_int_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_int_bus_sl1_error_message "slave port processing_system_ofs_logic_ack_int_bus_sl1 is not connected to the bus"
#define processing_system_ofs_logic_ack_int_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_int_bus_sl2_error_message "slave port processing_system_ofs_logic_ack_int_bus_sl2 is not connected to the bus"
#define processing_system_ofs_logic_ack_int_bus_sl2_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_int_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_ack_out_bus_sl0_error_message "slave port processing_system_ofs_logic_ack_out_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_ack_out_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_out_bus_sl1_error_message "slave port processing_system_ofs_logic_ack_out_bus_sl1 is not connected to the bus"
#define processing_system_ofs_logic_ack_out_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_out_bus_sl2_error_message "slave port processing_system_ofs_logic_ack_out_bus_sl2 is not connected to the bus"
#define processing_system_ofs_logic_ack_out_bus_sl2_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_out_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_of_ack_bus_sl_error_message "slave port processing_system_ofs_logic_of_ack_bus_sl is not connected to the bus"
#define processing_system_ofs_logic_of_ack_bus_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_of_ack_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_of_ack_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_sclr0_ack_bus_sl_error_message "slave port processing_system_ofs_logic_sclr0_ack_bus_sl is not connected to the bus"
#define processing_system_ofs_logic_sclr0_ack_bus_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_sclr0_ack_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_sclr0_ack_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_sclr1_ack_bus_sl_error_message "slave port processing_system_ofs_logic_sclr1_ack_bus_sl is not connected to the bus"
#define processing_system_ofs_logic_sclr1_ack_bus_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_sclr1_ack_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_sclr1_ack_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_dbg_sclr_bus_sl_error_message NULL
#define processing_system_ofs_logic_dbg_sclr_bus_sl_master_port_address 0x140000
#define processing_system_ofs_logic_dbg_sclr_bus_mt0_data_width 0x20
#define processing_system_ofs_logic_dbg_sclr_bus_mt1_data_width 0x20
#define processing_system_ofs_logic_dbg_sclr_int_bus_sl_error_message NULL
#define processing_system_ofs_logic_dbg_sclr_int_bus_sl_master_port_address 0x140000
#define processing_system_ofs_logic_dbg_sclr_int_bus_mt0_data_width 0xA0
#define processing_system_ofs_logic_dbg_sclr_int_bus_mt1_data_width 0xA0
#define processing_system_ofs_logic_dbg_sclr_cont_bus_sl_error_message NULL
#define processing_system_ofs_logic_dbg_sclr_cont_bus_sl_master_port_address 0x150000
#define processing_system_ofs_logic_dbg_sclr_cont_bus_mt0_data_width 0xB0
#define processing_system_ofs_logic_dbg_sclr_cont_bus_mt1_data_width 0xB0
#define processing_system_ofs_logic_of_sl_cfg_error_message NULL
#define processing_system_ofs_logic_of_sl_cfg_master_port_address 0x101000
#define processing_system_ofs_logic_of_mt_vec_data_width 0x100
#define processing_system_ofs_logic_of_mt_ack_data_width 0x20
#define processing_system_ofs_logic_buffer0_mem_ip0_error_message NULL
#define processing_system_ofs_logic_buffer0_mem_ip0_master_port_address 0x110000
#define processing_system_ofs_logic_buffer1_mem_ip0_error_message NULL
#define processing_system_ofs_logic_buffer1_mem_ip0_master_port_address 0x120000
#define processing_system_ofs_logic_gpreg_slv_in_error_message NULL
#define processing_system_ofs_logic_gpreg_slv_in_master_port_address 0x102000
#define processing_system_ofs_logic_irq_ctrl_slv_in_error_message NULL
#define processing_system_ofs_logic_irq_ctrl_slv_in_master_port_address 0x101800
#define processing_system_ofs_logic_eqc_sp0_error_message "slave port processing_system_ofs_logic_eqc_sp0 is not connected to the bus"
#define processing_system_ofs_logic_eqc_sp0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_eqc_sp1_error_message NULL
#define processing_system_ofs_logic_eqc_sp1_master_port_address 0x102800
#define processing_system_ofs_logic_eqc_mp0_data_width 0x20
#define processing_system_ofs_logic_scaler0_int_bus_sl0_error_message "slave port processing_system_ofs_logic_scaler0_int_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_scaler0_int_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler0_int_bus_sl1_error_message NULL
#define processing_system_ofs_logic_scaler0_int_bus_sl1_master_port_address 0x140000
#define processing_system_ofs_logic_scaler0_int_bus_mt0_data_width 0xA0
#define processing_system_ofs_logic_scaler0_context_bus_sl0_error_message "slave port processing_system_ofs_logic_scaler0_context_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_scaler0_context_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler0_context_bus_sl1_error_message NULL
#define processing_system_ofs_logic_scaler0_context_bus_sl1_master_port_address 0x150000
#define processing_system_ofs_logic_scaler0_context_bus_mt0_data_width 0xB0
#define processing_system_ofs_logic_scaler0_scaler_sl_in_error_message NULL
#define processing_system_ofs_logic_scaler0_scaler_sl_in_master_port_address 0x100000
#define processing_system_ofs_logic_scaler0_scaler_mt_ctrl_data_width 0x20
#define processing_system_ofs_logic_scaler0_scaler_mt_vec_data_width 0x100
#define processing_system_ofs_logic_scaler0_scaler_mt_int_data_width 0xA0
#define processing_system_ofs_logic_scaler0_scaler_mt_context_data_width 0xB0
#define processing_system_ofs_logic_scaler0_int_mem_ip0_error_message NULL
#define processing_system_ofs_logic_scaler0_int_mem_ip0_master_port_address 0x140000
#define processing_system_ofs_logic_scaler0_context_mem_ip0_error_message NULL
#define processing_system_ofs_logic_scaler0_context_mem_ip0_master_port_address 0x150000
#define processing_system_ofs_logic_scaler1_int_bus_sl0_error_message "slave port processing_system_ofs_logic_scaler1_int_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_scaler1_int_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler1_int_bus_sl1_error_message NULL
#define processing_system_ofs_logic_scaler1_int_bus_sl1_master_port_address 0x148000
#define processing_system_ofs_logic_scaler1_int_bus_mt0_data_width 0xA0
#define processing_system_ofs_logic_scaler1_context_bus_sl0_error_message "slave port processing_system_ofs_logic_scaler1_context_bus_sl0 is not connected to the bus"
#define processing_system_ofs_logic_scaler1_context_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler1_context_bus_sl1_error_message NULL
#define processing_system_ofs_logic_scaler1_context_bus_sl1_master_port_address 0x168000
#define processing_system_ofs_logic_scaler1_context_bus_mt0_data_width 0xB0
#define processing_system_ofs_logic_scaler1_scaler_sl_in_error_message NULL
#define processing_system_ofs_logic_scaler1_scaler_sl_in_master_port_address 0x100800
#define processing_system_ofs_logic_scaler1_scaler_mt_ctrl_data_width 0x20
#define processing_system_ofs_logic_scaler1_scaler_mt_vec_data_width 0x100
#define processing_system_ofs_logic_scaler1_scaler_mt_int_data_width 0xA0
#define processing_system_ofs_logic_scaler1_scaler_mt_context_data_width 0xB0
#define processing_system_ofs_logic_scaler1_int_mem_ip0_error_message NULL
#define processing_system_ofs_logic_scaler1_int_mem_ip0_master_port_address 0x148000
#define processing_system_ofs_logic_scaler1_context_mem_ip0_error_message NULL
#define processing_system_ofs_logic_scaler1_context_mem_ip0_master_port_address 0x168000
#define processing_system_isp_tile0_logic_cfg_bus_sl_error_message NULL
#define processing_system_isp_tile0_logic_cfg_bus_sl_master_port_address 0x1C0000
#define processing_system_isp_tile0_logic_cfg_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile0_logic_cfg_bus_mt_pmem_data_width 0x20
#define processing_system_isp_tile0_logic_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_isp_tile0_logic_cfg_bus_mt_bmem_data_width 0x20
#define processing_system_isp_tile0_logic_cfg_bus_mt_vmem_data_width 0x20
#define processing_system_isp_tile0_logic_sqe_bus_sl_error_message NULL
#define processing_system_isp_tile0_logic_sqe_bus_sl_master_port_address 0x1C0000
#define processing_system_isp_tile0_logic_sqe_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile0_logic_sqe_bus_mt_evq_data_width 0x20
#define processing_system_isp_tile0_logic_dat_bus_sl0_error_message "slave port processing_system_isp_tile0_logic_dat_bus_sl0 is not connected to the bus"
#define processing_system_isp_tile0_logic_dat_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_dat_bus_mt_pmem_data_width 0x200
#define processing_system_isp_tile0_logic_dat_bus_mt_dmem_data_width 0x200
#define processing_system_isp_tile0_logic_dat_bus_mt_bmem_data_width 0x200
#define processing_system_isp_tile0_logic_dat_bus_mt_vmem_data_width 0x200
#define processing_system_isp_tile0_logic_pmem_bus_sl0_error_message NULL
#define processing_system_isp_tile0_logic_pmem_bus_sl0_master_port_address 0x1D0000
#define processing_system_isp_tile0_logic_pmem_bus_sl1_error_message "slave port processing_system_isp_tile0_logic_pmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile0_logic_pmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_pmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile0_logic_dmem_bus_sl0_error_message NULL
#define processing_system_isp_tile0_logic_dmem_bus_sl0_master_port_address 0x1F0000
#define processing_system_isp_tile0_logic_dmem_bus_sl1_error_message "slave port processing_system_isp_tile0_logic_dmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile0_logic_dmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_dmem_bus_mt0_data_width 0x40
#define processing_system_isp_tile0_logic_bmem_bus_sl0_error_message NULL
#define processing_system_isp_tile0_logic_bmem_bus_sl0_master_port_address 0x200000
#define processing_system_isp_tile0_logic_bmem_bus_sl1_error_message "slave port processing_system_isp_tile0_logic_bmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile0_logic_bmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_bmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile0_logic_vmem_bus_sl0_error_message NULL
#define processing_system_isp_tile0_logic_vmem_bus_sl0_master_port_address 0x220000
#define processing_system_isp_tile0_logic_vmem_bus_sl1_error_message "slave port processing_system_isp_tile0_logic_vmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile0_logic_vmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_vmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile0_logic_evq_s_ip_error_message NULL
#define processing_system_isp_tile0_logic_evq_s_ip_master_port_address 0x1C1000
#define processing_system_isp_tile0_logic_evq_s_op_error_message "slave port processing_system_isp_tile0_logic_evq_s_op is not connected to the bus"
#define processing_system_isp_tile0_logic_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_evq_m_tp_data_width 0x40

#define processing_system_isp_tile1_logic_cfg_bus_sl_error_message NULL
#define processing_system_isp_tile1_logic_cfg_bus_sl_master_port_address 0x240000
#define processing_system_isp_tile1_logic_cfg_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile1_logic_cfg_bus_mt_pmem_data_width 0x20
#define processing_system_isp_tile1_logic_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_isp_tile1_logic_cfg_bus_mt_bmem_data_width 0x20
#define processing_system_isp_tile1_logic_cfg_bus_mt_vmem_data_width 0x20
#define processing_system_isp_tile1_logic_sqe_bus_sl_error_message NULL
#define processing_system_isp_tile1_logic_sqe_bus_sl_master_port_address 0x240000
#define processing_system_isp_tile1_logic_sqe_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile1_logic_sqe_bus_mt_evq_data_width 0x20
#define processing_system_isp_tile1_logic_dat_bus_sl0_error_message "slave port processing_system_isp_tile1_logic_dat_bus_sl0 is not connected to the bus"
#define processing_system_isp_tile1_logic_dat_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_dat_bus_mt_pmem_data_width 0x200
#define processing_system_isp_tile1_logic_dat_bus_mt_dmem_data_width 0x200
#define processing_system_isp_tile1_logic_dat_bus_mt_bmem_data_width 0x200
#define processing_system_isp_tile1_logic_dat_bus_mt_vmem_data_width 0x200
#define processing_system_isp_tile1_logic_pmem_bus_sl0_error_message NULL
#define processing_system_isp_tile1_logic_pmem_bus_sl0_master_port_address 0x250000
#define processing_system_isp_tile1_logic_pmem_bus_sl1_error_message "slave port processing_system_isp_tile1_logic_pmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile1_logic_pmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_pmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile1_logic_dmem_bus_sl0_error_message NULL
#define processing_system_isp_tile1_logic_dmem_bus_sl0_master_port_address 0x270000
#define processing_system_isp_tile1_logic_dmem_bus_sl1_error_message "slave port processing_system_isp_tile1_logic_dmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile1_logic_dmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_dmem_bus_mt0_data_width 0x40
#define processing_system_isp_tile1_logic_bmem_bus_sl0_error_message NULL
#define processing_system_isp_tile1_logic_bmem_bus_sl0_master_port_address 0x280000
#define processing_system_isp_tile1_logic_bmem_bus_sl1_error_message "slave port processing_system_isp_tile1_logic_bmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile1_logic_bmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_bmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile1_logic_vmem_bus_sl0_error_message NULL
#define processing_system_isp_tile1_logic_vmem_bus_sl0_master_port_address 0x2A0000
#define processing_system_isp_tile1_logic_vmem_bus_sl1_error_message "slave port processing_system_isp_tile1_logic_vmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile1_logic_vmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_vmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile1_logic_evq_s_ip_error_message NULL
#define processing_system_isp_tile1_logic_evq_s_ip_master_port_address 0x241000
#define processing_system_isp_tile1_logic_evq_s_op_error_message "slave port processing_system_isp_tile1_logic_evq_s_op is not connected to the bus"
#define processing_system_isp_tile1_logic_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_evq_m_tp_data_width 0x40

#define processing_system_isp_tile2_logic_cfg_bus_sl_error_message NULL
#define processing_system_isp_tile2_logic_cfg_bus_sl_master_port_address 0x2C0000
#define processing_system_isp_tile2_logic_cfg_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile2_logic_cfg_bus_mt_pmem_data_width 0x20
#define processing_system_isp_tile2_logic_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_isp_tile2_logic_cfg_bus_mt_bmem_data_width 0x20
#define processing_system_isp_tile2_logic_cfg_bus_mt_vmem_data_width 0x20
#define processing_system_isp_tile2_logic_sqe_bus_sl_error_message NULL
#define processing_system_isp_tile2_logic_sqe_bus_sl_master_port_address 0x2C0000
#define processing_system_isp_tile2_logic_sqe_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile2_logic_sqe_bus_mt_evq_data_width 0x20
#define processing_system_isp_tile2_logic_dat_bus_sl0_error_message "slave port processing_system_isp_tile2_logic_dat_bus_sl0 is not connected to the bus"
#define processing_system_isp_tile2_logic_dat_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_dat_bus_mt_pmem_data_width 0x200
#define processing_system_isp_tile2_logic_dat_bus_mt_dmem_data_width 0x200
#define processing_system_isp_tile2_logic_dat_bus_mt_bmem_data_width 0x200
#define processing_system_isp_tile2_logic_dat_bus_mt_vmem_data_width 0x200
#define processing_system_isp_tile2_logic_pmem_bus_sl0_error_message NULL
#define processing_system_isp_tile2_logic_pmem_bus_sl0_master_port_address 0x2D0000
#define processing_system_isp_tile2_logic_pmem_bus_sl1_error_message "slave port processing_system_isp_tile2_logic_pmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile2_logic_pmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_pmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile2_logic_dmem_bus_sl0_error_message NULL
#define processing_system_isp_tile2_logic_dmem_bus_sl0_master_port_address 0x2F0000
#define processing_system_isp_tile2_logic_dmem_bus_sl1_error_message "slave port processing_system_isp_tile2_logic_dmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile2_logic_dmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_dmem_bus_mt0_data_width 0x40
#define processing_system_isp_tile2_logic_bmem_bus_sl0_error_message NULL
#define processing_system_isp_tile2_logic_bmem_bus_sl0_master_port_address 0x300000
#define processing_system_isp_tile2_logic_bmem_bus_sl1_error_message "slave port processing_system_isp_tile2_logic_bmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile2_logic_bmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_bmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile2_logic_vmem_bus_sl0_error_message NULL
#define processing_system_isp_tile2_logic_vmem_bus_sl0_master_port_address 0x320000
#define processing_system_isp_tile2_logic_vmem_bus_sl1_error_message "slave port processing_system_isp_tile2_logic_vmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile2_logic_vmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_vmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile2_logic_evq_s_ip_error_message NULL
#define processing_system_isp_tile2_logic_evq_s_ip_master_port_address 0x2C1000
#define processing_system_isp_tile2_logic_evq_s_op_error_message "slave port processing_system_isp_tile2_logic_evq_s_op is not connected to the bus"
#define processing_system_isp_tile2_logic_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_evq_m_tp_data_width 0x40


#define processing_system_isp_tile3_logic_cfg_bus_sl_error_message NULL
#define processing_system_isp_tile3_logic_cfg_bus_sl_master_port_address 0x340000
#define processing_system_isp_tile3_logic_cfg_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile3_logic_cfg_bus_mt_pmem_data_width 0x20
#define processing_system_isp_tile3_logic_cfg_bus_mt_dmem_data_width 0x20
#define processing_system_isp_tile3_logic_cfg_bus_mt_bmem_data_width 0x20
#define processing_system_isp_tile3_logic_cfg_bus_mt_vmem_data_width 0x20
#define processing_system_isp_tile3_logic_sqe_bus_sl_error_message NULL
#define processing_system_isp_tile3_logic_sqe_bus_sl_master_port_address 0x340000
#define processing_system_isp_tile3_logic_sqe_bus_mt_stat_data_width 0x20
#define processing_system_isp_tile3_logic_sqe_bus_mt_evq_data_width 0x20
#define processing_system_isp_tile3_logic_dat_bus_sl0_error_message "slave port processing_system_isp_tile3_logic_dat_bus_sl0 is not connected to the bus"
#define processing_system_isp_tile3_logic_dat_bus_sl0_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_dat_bus_mt_pmem_data_width 0x200
#define processing_system_isp_tile3_logic_dat_bus_mt_dmem_data_width 0x200
#define processing_system_isp_tile3_logic_dat_bus_mt_bmem_data_width 0x200
#define processing_system_isp_tile3_logic_dat_bus_mt_vmem_data_width 0x200
#define processing_system_isp_tile3_logic_pmem_bus_sl0_error_message NULL
#define processing_system_isp_tile3_logic_pmem_bus_sl0_master_port_address 0x350000
#define processing_system_isp_tile3_logic_pmem_bus_sl1_error_message "slave port processing_system_isp_tile3_logic_pmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile3_logic_pmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_pmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile3_logic_dmem_bus_sl0_error_message NULL
#define processing_system_isp_tile3_logic_dmem_bus_sl0_master_port_address 0x370000
#define processing_system_isp_tile3_logic_dmem_bus_sl1_error_message "slave port processing_system_isp_tile3_logic_dmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile3_logic_dmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_dmem_bus_mt0_data_width 0x40
#define processing_system_isp_tile3_logic_bmem_bus_sl0_error_message NULL
#define processing_system_isp_tile3_logic_bmem_bus_sl0_master_port_address 0x380000
#define processing_system_isp_tile3_logic_bmem_bus_sl1_error_message "slave port processing_system_isp_tile3_logic_bmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile3_logic_bmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_bmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile3_logic_vmem_bus_sl0_error_message NULL
#define processing_system_isp_tile3_logic_vmem_bus_sl0_master_port_address 0x3A0000
#define processing_system_isp_tile3_logic_vmem_bus_sl1_error_message "slave port processing_system_isp_tile3_logic_vmem_bus_sl1 is not connected to the bus"
#define processing_system_isp_tile3_logic_vmem_bus_sl1_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_vmem_bus_mt0_data_width 0x200
#define processing_system_isp_tile3_logic_evq_s_ip_error_message NULL
#define processing_system_isp_tile3_logic_evq_s_ip_master_port_address 0x341000
#define processing_system_isp_tile3_logic_evq_s_op_error_message "slave port processing_system_isp_tile3_logic_evq_s_op is not connected to the bus"
#define processing_system_isp_tile3_logic_evq_s_op_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_evq_m_tp_data_width 0x40


#define testbench_master_rec0_sl_error_message "slave port testbench_master_rec0_sl is not connected to the bus"
#define testbench_master_rec0_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec0_mt_data_width 0x200
#define testbench_master_rec1_sl_error_message "slave port testbench_master_rec1_sl is not connected to the bus"
#define testbench_master_rec1_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec1_mt_data_width 0x200
#define testbench_master_rec2_sl_error_message "slave port testbench_master_rec2_sl is not connected to the bus"
#define testbench_master_rec2_sl_master_port_address 0xFFFFFFFF
#define testbench_master_rec2_mt_data_width 0x200
#define testbench_host_bus_bfm_rec_in_error_message NULL
#define testbench_host_bus_bfm_rec_in_master_port_address 0x0
#define testbench_host_bus_bfm_play_in_error_message "slave port testbench_host_bus_bfm_play_in is not connected to the bus"
#define testbench_host_bus_bfm_play_in_master_port_address 0xFFFFFFFF
#define testbench_host_bus_mt_css_data_width 0x20
#define testbench_host_bus_mt_dbg0_data_width 0x20
#define testbench_host_bus_mt_regs_data_width 0x20
#define testbench_host_bus_mt_sec_data_width 0x20
#define testbench_absconv_npk_sl_error_message "slave port testbench_absconv_npk_sl is not connected to the bus"
#define testbench_absconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_absconv_npk_mt_data_width 0x200
#define testbench_bus_sl0_error_message NULL
#define testbench_bus_sl0_master_port_address 0x0
#define testbench_bus_sl1_error_message "slave port testbench_bus_sl1 is not connected to the bus"
#define testbench_bus_sl1_master_port_address 0xFFFFFFFF
#define testbench_bus_sl2_error_message "slave port testbench_bus_sl2 is not connected to the bus"
#define testbench_bus_sl2_master_port_address 0xFFFFFFFF
#define testbench_bus_sl3_error_message "slave port testbench_bus_sl3 is not connected to the bus"
#define testbench_bus_sl3_master_port_address 0xFFFFFFFF
#define testbench_bus_sl4_error_message "slave port testbench_bus_sl4 is not connected to the bus"
#define testbench_bus_sl4_master_port_address 0xFFFFFFFF
#define testbench_bus_mt0_data_width 0x200
#define testbench_bus_mt_ddr_data_width 0x200
#define testbench_bus_mt_imr_data_width 0x200
#define testbench_absconv0_sl_error_message NULL
#define testbench_absconv0_sl_master_port_address 0x0
#define testbench_absconv0_mt_data_width 0x20
#define testbench_ddr_ip0_error_message NULL
#define testbench_ddr_ip0_master_port_address 0x100000000ULL
#define testbench_imr_ip0_error_message NULL
#define testbench_imr_ip0_master_port_address 0x200000000ULL
#define testbench_jtag_gpr0_slv_in_error_message NULL
#define testbench_jtag_gpr0_slv_in_master_port_address 0x400000000ULL
#define testbench_tb_regs_slv_in_error_message NULL
#define testbench_tb_regs_slv_in_master_port_address 0x500000000ULL
#define testbench_sec_regs_slv_in_error_message NULL
#define testbench_sec_regs_slv_in_master_port_address 0x600000000ULL
#define processing_system_unps_logic_ciofifo_sl_psa_sl_error_message "slave port processing_system_unps_logic_ciofifo_sl_psa_sl is not connected to the bus"
#define processing_system_unps_logic_ciofifo_sl_psa_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ciofifo_sl_psa_mt_data_width 0x200
#define processing_system_unps_logic_dcioconv_is_sl_error_message "slave port processing_system_unps_logic_dcioconv_is_sl is not connected to the bus"
#define processing_system_unps_logic_dcioconv_is_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dcioconv_is_mt_data_width 0x200
#define processing_system_unps_logic_cioconv_vofs_sl_error_message "slave port processing_system_unps_logic_cioconv_vofs_sl is not connected to the bus"
#define processing_system_unps_logic_cioconv_vofs_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_cioconv_vofs_mt_data_width 0x100
#define processing_system_unps_logic_ciofifo_spgac_sl_error_message "slave port processing_system_unps_logic_ciofifo_spgac_sl is not connected to the bus"
#define processing_system_unps_logic_ciofifo_spgac_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ciofifo_spgac_mt_data_width 0x200
#define processing_system_unps_logic_dcioconv_sp_sl_error_message "slave port processing_system_unps_logic_dcioconv_sp_sl is not connected to the bus"
#define processing_system_unps_logic_dcioconv_sp_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dcioconv_sp_mt_data_width 0x40
#define processing_system_unps_logic_dciobscv_sp_sl_error_message "slave port processing_system_unps_logic_dciobscv_sp_sl is not connected to the bus"
#define processing_system_unps_logic_dciobscv_sp_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dciobscv_sp_mt_data_width 0x40
#define processing_system_unps_logic_dcioconv_gac_sl_error_message "slave port processing_system_unps_logic_dcioconv_gac_sl is not connected to the bus"
#define processing_system_unps_logic_dcioconv_gac_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dcioconv_gac_mt_data_width 0x20
#define processing_system_unps_logic_dciobscv_gac_sl_error_message "slave port processing_system_unps_logic_dciobscv_gac_sl is not connected to the bus"
#define processing_system_unps_logic_dciobscv_gac_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dciobscv_gac_mt_data_width 0x20
#define processing_system_unps_logic_cioconv_pm_sl_error_message "slave port processing_system_unps_logic_cioconv_pm_sl is not connected to the bus"
#define processing_system_unps_logic_cioconv_pm_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_cioconv_pm_mt_data_width 0x200
#define processing_system_unps_logic_ciobcnv_pm_sl_error_message "slave port processing_system_unps_logic_ciobcnv_pm_sl is not connected to the bus"
#define processing_system_unps_logic_ciobcnv_pm_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ciobcnv_pm_mt_data_width 0x200
#define processing_system_unps_logic_icioconv_spc_sl_error_message "slave port processing_system_unps_logic_icioconv_spc_sl is not connected to the bus"
#define processing_system_unps_logic_icioconv_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icioconv_spc_mt_data_width 0x200
#define processing_system_unps_logic_icioconv_spp0_sl_error_message "slave port processing_system_unps_logic_icioconv_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_icioconv_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icioconv_spp0_mt_data_width 0x200
#define processing_system_unps_logic_icioconv_spp1_sl_error_message "slave port processing_system_unps_logic_icioconv_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_icioconv_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icioconv_spp1_mt_data_width 0x200
#define processing_system_unps_logic_icioconv_spf_sl_error_message "slave port processing_system_unps_logic_icioconv_spf_sl is not connected to the bus"
#define processing_system_unps_logic_icioconv_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icioconv_spf_mt_data_width 0x200
#define processing_system_unps_logic_iciobcnv_spc_sl_error_message "slave port processing_system_unps_logic_iciobcnv_spc_sl is not connected to the bus"
#define processing_system_unps_logic_iciobcnv_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_iciobcnv_spc_mt_data_width 0x200
#define processing_system_unps_logic_iciobcnv_spp0_sl_error_message "slave port processing_system_unps_logic_iciobcnv_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_iciobcnv_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_iciobcnv_spp0_mt_data_width 0x200
#define processing_system_unps_logic_iciobcnv_spp1_sl_error_message "slave port processing_system_unps_logic_iciobcnv_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_iciobcnv_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_iciobcnv_spp1_mt_data_width 0x200
#define processing_system_unps_logic_iciobcnv_spf_sl_error_message "slave port processing_system_unps_logic_iciobcnv_spf_sl is not connected to the bus"
#define processing_system_unps_logic_iciobcnv_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_iciobcnv_spf_mt_data_width 0x200
#define processing_system_unps_logic_cioconv_tu_ddr_sl_error_message "slave port processing_system_unps_logic_cioconv_tu_ddr_sl is not connected to the bus"
#define processing_system_unps_logic_cioconv_tu_ddr_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_cioconv_tu_ddr_mt_data_width 0x200
#define processing_system_unps_logic_ciobcnv_tu_ddr_sl_error_message "slave port processing_system_unps_logic_ciobcnv_tu_ddr_sl is not connected to the bus"
#define processing_system_unps_logic_ciobcnv_tu_ddr_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ciobcnv_tu_ddr_mt_data_width 0x200
#define processing_system_unps_logic_iciobcnv_sl_error_message "slave port processing_system_unps_logic_iciobcnv_sl is not connected to the bus"
#define processing_system_unps_logic_iciobcnv_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_iciobcnv_mt_data_width 0x200
#define processing_system_unps_logic_configbus_cio_nra_sl_host_sl_error_message NULL
#define processing_system_unps_logic_configbus_cio_nra_sl_host_sl_master_port_address 0x0
#define processing_system_unps_logic_configbus_cio_nra_sl_host_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_spc_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_spc_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_spc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_spp0_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_spp0_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_spp1_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_spp1_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_spf_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_spf_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_spf_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae0i_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_dmae0i_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae0i_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae0i_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae1fw_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_dmae1fw_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae1fw_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_dmae1fw_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_pmaif_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_pmaif_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_pmaif_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_pmaif_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_gdc_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_gdc_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_gdc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_gdc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_ipfd_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_ipfd_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_ipfd_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_ipfd_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_psa_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_psa_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_psa_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_psa_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_islc_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_islc_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_islc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_islc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_ofs_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_ofs_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_ofs_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_ofs_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_isp0_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_isp0_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_isp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_isp0_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_isp1_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_isp1_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_isp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_isp1_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_isp2_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_isp2_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_isp2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_isp2_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cio_nra_sl_isp3_sl_error_message "slave port processing_system_unps_logic_configbus_cio_nra_sl_isp3_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cio_nra_sl_isp3_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cio_nra_sl_isp3_mt_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_spc_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_spc_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_spc_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_spc_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_spp0_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_spp0_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_spp0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_spp0_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_spp1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_spp1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_spp1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_spp1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_spf_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_spf_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_spf_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_spf_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl0_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl0_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_dma_pma_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl0_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl0_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_dma_gdc_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl0_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl0_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_ofs_islc_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl0_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl0_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P0_ipfd_psa_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P0_spc_mt_ps_sl_error_message "slave port processing_system_unps_logic_configbus_cioexti_P0_spc_mt_ps_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cioexti_P0_spc_mt_ps_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cioexti_P0_spc_mt_ps_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P0_spp0_mt_ps_sl_error_message "slave port processing_system_unps_logic_configbus_cioexti_P0_spp0_mt_ps_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cioexti_P0_spp0_mt_ps_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cioexti_P0_spp0_mt_ps_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P0_spp1_mt_ps_sl_error_message "slave port processing_system_unps_logic_configbus_cioexti_P0_spp1_mt_ps_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cioexti_P0_spp1_mt_ps_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cioexti_P0_spp1_mt_ps_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P0_spf_mt_ps_sl_error_message "slave port processing_system_unps_logic_configbus_cioexti_P0_spf_mt_ps_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_cioexti_P0_spf_mt_ps_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_cioexti_P0_spf_mt_ps_mt_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P1_ch0_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl2_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P1_ch0_sl2_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl2_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P1_ch0_sl2_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl1_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P1_ch1_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl1_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl2_sp_error_message "slave port processing_system_unps_logic_configbus_sshield_P1_ch1_sl2_sp is not connected to the bus"
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl2_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_sshield_P1_ch1_sl2_mp_data_width 0x20
#define processing_system_unps_logic_configbus_sshield_P2_host_sp_error_message NULL
#define processing_system_unps_logic_configbus_sshield_P2_host_sp_master_port_address 0x0
#define processing_system_unps_logic_configbus_sshield_P2_host_mp_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spc_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spc_sl_master_port_address 0x0
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp0_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp0_sl_master_port_address 0x20000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp0_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp1_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp1_sl_master_port_address 0x30000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spp1_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spf_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spf_sl_master_port_address 0x40000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_spf_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_islc_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_islc_sl_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_islc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gmem_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gmem_sl_master_port_address 0x180000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gmem_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp0_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp0_sl_master_port_address 0x1C0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp0_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp1_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp1_sl_master_port_address 0x240000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp1_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp2_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp2_sl_master_port_address 0x2C0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp2_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp3_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp3_sl_master_port_address 0x340000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_isp3_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gp_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gp_sl_master_port_address 0x60000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gp_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae0i_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae0i_sl_master_port_address 0x70000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae0i_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae1fw_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae1fw_sl_master_port_address 0x90000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_dmae1fw_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gdc_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gdc_sl_master_port_address 0xB0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_gdc_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ipfd_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ipfd_sl_master_port_address 0xC0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ipfd_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_psa_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_psa_sl_master_port_address 0xD0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_psa_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ofs_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ofs_sl_master_port_address 0x100000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_ofs_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_mmu_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_mmu_sl_master_port_address 0x3C0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_mmu_mt_data_width 0x20
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_tu_sl_error_message NULL
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_tu_sl_master_port_address 0x3D0000
#define processing_system_unps_logic_configbus_cioexti_P2_host_mt_tu_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_spc_mt_isbt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_spc_mt_isbt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_spc_mt_isbt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_spc_mt_isbt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_spp0_mt_isbt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_spp0_mt_isbt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_spp0_mt_isbt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_spp0_mt_isbt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_spp1_mt_isbt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_spp1_mt_isbt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_spp1_mt_isbt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_spp1_mt_isbt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_spf_mt_isbt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_spf_mt_isbt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_spf_mt_isbt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_spf_mt_isbt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_pma_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_dma_pma_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_pma_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_pma_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_gdc_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_dma_gdc_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_gdc_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_dma_gdc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_ofs_islc_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_ofs_islc_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_ofs_islc_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_ofs_islc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P0_ipfd_psa_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P0_ipfd_psa_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P0_ipfd_psa_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P0_ipfd_psa_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P1_ch0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P1_ch0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P1_ch0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P1_ch0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P1_ch1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P1_ch1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P1_ch1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P1_ch1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P1_ch2_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P1_ch2_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P1_ch2_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P1_ch2_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl0_cio_fifo_sl_master_port_address 0x0
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spc_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl0_cio_fifo_sl_master_port_address 0x20000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp0_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl0_cio_fifo_sl_master_port_address 0x30000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spp1_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl0_cio_fifo_sl_master_port_address 0x40000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_spf_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl0_cio_fifo_sl_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_islc_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl0_cio_fifo_sl_master_port_address 0x180000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gmem_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl0_cio_fifo_sl_master_port_address 0x1C0000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp0_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl0_cio_fifo_sl_master_port_address 0x240000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp1_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl0_cio_fifo_sl_master_port_address 0x2C0000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp2_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl0_cio_fifo_sl_master_port_address 0x340000
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_isp3_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_gp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gp_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae0i_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae0i_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae0i_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae0i_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae1fw_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae1fw_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae1fw_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_dmae1fw_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gdc_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_gdc_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gdc_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_gdc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ipfd_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_ipfd_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ipfd_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ipfd_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_psa_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_psa_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_psa_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_psa_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ofs_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_ofs_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ofs_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_ofs_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_mmu_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_mmu_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_mmu_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_mmu_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_tu_cio_fifo_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_P3_mt_tu_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_tu_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_P3_mt_tu_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_spc_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_spc_cio_fifo_sl_master_port_address 0x0
#define processing_system_unps_logic_configbus_ciopipe_mt_spc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_spp0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_spp0_cio_fifo_sl_master_port_address 0x20000
#define processing_system_unps_logic_configbus_ciopipe_mt_spp0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_spp1_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_spp1_cio_fifo_sl_master_port_address 0x30000
#define processing_system_unps_logic_configbus_ciopipe_mt_spp1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_spf_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_spf_cio_fifo_sl_master_port_address 0x40000
#define processing_system_unps_logic_configbus_ciopipe_mt_spf_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_gp_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_gp_cio_fifo_sl_master_port_address 0x60000
#define processing_system_unps_logic_configbus_ciopipe_mt_gp_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae0i_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae0i_cio_fifo_sl_master_port_address 0x70000
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae0i_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae1fw_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae1fw_cio_fifo_sl_master_port_address 0x90000
#define processing_system_unps_logic_configbus_ciopipe_mt_dmae1fw_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_gdc_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_gdc_cio_fifo_sl_master_port_address 0xB0000
#define processing_system_unps_logic_configbus_ciopipe_mt_gdc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_ipfd_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_ipfd_cio_fifo_sl_master_port_address 0xC0000
#define processing_system_unps_logic_configbus_ciopipe_mt_ipfd_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_psa_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_psa_cio_fifo_sl_master_port_address 0xD0000
#define processing_system_unps_logic_configbus_ciopipe_mt_psa_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_islc_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_islc_cio_fifo_sl_master_port_address 0xE0000
#define processing_system_unps_logic_configbus_ciopipe_mt_islc_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_ofs_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_ofs_cio_fifo_sl_master_port_address 0x100000
#define processing_system_unps_logic_configbus_ciopipe_mt_ofs_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_gmem_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_gmem_cio_fifo_sl_master_port_address 0x180000
#define processing_system_unps_logic_configbus_ciopipe_mt_gmem_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_isp0_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_isp0_cio_fifo_sl_master_port_address 0x1C0000
#define processing_system_unps_logic_configbus_ciopipe_mt_isp0_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_isp1_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_isp1_cio_fifo_sl_master_port_address 0x240000
#define processing_system_unps_logic_configbus_ciopipe_mt_isp1_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_isp2_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_isp2_cio_fifo_sl_master_port_address 0x2C0000
#define processing_system_unps_logic_configbus_ciopipe_mt_isp2_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_isp3_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_isp3_cio_fifo_sl_master_port_address 0x340000
#define processing_system_unps_logic_configbus_ciopipe_mt_isp3_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_mmu_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_mmu_cio_fifo_sl_master_port_address 0x3C0000
#define processing_system_unps_logic_configbus_ciopipe_mt_mmu_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_tu_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_configbus_ciopipe_mt_tu_cio_fifo_sl_master_port_address 0x3D0000
#define processing_system_unps_logic_configbus_ciopipe_mt_tu_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_configbus_ciopipe_mt_isbt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_configbus_ciopipe_mt_isbt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_configbus_ciopipe_mt_isbt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_configbus_ciopipe_mt_isbt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_gmem_cioconv_sl_error_message NULL
#define processing_system_unps_logic_gmem_cioconv_sl_master_port_address 0x180000
#define processing_system_unps_logic_gmem_cioconv_mt_data_width 0x200
#define processing_system_unps_logic_spc_tile_cioconv_cfgmem_sl_error_message NULL
#define processing_system_unps_logic_spc_tile_cioconv_cfgmem_sl_master_port_address 0x8000
#define processing_system_unps_logic_spc_tile_cioconv_cfgmem_mt_data_width 0x40
#define processing_system_unps_logic_spc_tile_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_spc_tile_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x0
#define processing_system_unps_logic_spc_tile_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_spc_tile_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spc_tile_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spc_tile_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_ciopipe_m_sl_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spc_tile_ciopipe_c_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spc_tile_ciopipe_c_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spc_tile_ciopipe_c_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_ciopipe_c_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spc_tile_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spc_tile_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spc_tile_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spc_tile_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spc_tile_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spc_tile_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spc_tile_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spc_tile_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spc_tile_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spc_tile_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile0_cioconv_cfgmem_sl_error_message NULL
#define processing_system_unps_logic_spp_tile0_cioconv_cfgmem_sl_master_port_address 0x28000
#define processing_system_unps_logic_spp_tile0_cioconv_cfgmem_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile0_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_spp_tile0_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x20000
#define processing_system_unps_logic_spp_tile0_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile0_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spp_tile0_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_ciopipe_m_sl_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile0_ciopipe_c_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile0_ciopipe_c_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_ciopipe_c_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_ciopipe_c_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile0_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile0_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile0_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile0_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile0_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spp_tile0_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile0_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile0_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile1_cioconv_cfgmem_sl_error_message NULL
#define processing_system_unps_logic_spp_tile1_cioconv_cfgmem_sl_master_port_address 0x38000
#define processing_system_unps_logic_spp_tile1_cioconv_cfgmem_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile1_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_spp_tile1_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x30000
#define processing_system_unps_logic_spp_tile1_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile1_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spp_tile1_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_ciopipe_m_sl_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spp_tile1_ciopipe_c_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile1_ciopipe_c_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_ciopipe_c_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_ciopipe_c_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile1_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile1_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile1_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spp_tile1_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spp_tile1_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spp_tile1_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spp_tile1_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spp_tile1_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spf_tile_cioconv_cfgmem_sl_error_message NULL
#define processing_system_unps_logic_spf_tile_cioconv_cfgmem_sl_master_port_address 0x48000
#define processing_system_unps_logic_spf_tile_cioconv_cfgmem_mt_data_width 0x40
#define processing_system_unps_logic_spf_tile_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_unps_logic_spf_tile_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x40000
#define processing_system_unps_logic_spf_tile_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_spf_tile_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spf_tile_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spf_tile_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_ciopipe_m_sl_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_spf_tile_ciopipe_c_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spf_tile_ciopipe_c_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spf_tile_ciopipe_c_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_ciopipe_c_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spf_tile_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spf_tile_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spf_tile_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_spf_tile_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_spf_tile_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_spf_tile_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x40
#define processing_system_unps_logic_spf_tile_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_unps_logic_spf_tile_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_spf_tile_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_spf_tile_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_ipfd_cioext_raccept_inst_sl_error_message "slave port processing_system_unps_logic_ipfd_cioext_raccept_inst_sl is not connected to the bus"
#define processing_system_unps_logic_ipfd_cioext_raccept_inst_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_cioext_raccept_inst_mt_data_width 0x200
#define processing_system_unps_logic_ipfd_cio_data_pipe_cio_fifo_sl_error_message "slave port processing_system_unps_logic_ipfd_cio_data_pipe_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_ipfd_cio_data_pipe_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ipfd_cio_data_pipe_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_ciopipe_is_n_sl_cio_fifo_sl_error_message "slave port processing_system_unps_logic_ciopipe_is_n_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_ciopipe_is_n_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_ciopipe_is_n_sl_cio_fifo_mt_data_width 0x100
#define processing_system_unps_logic_databus_cio_ro_sl_ipfd_sl_error_message "slave port processing_system_unps_logic_databus_cio_ro_sl_ipfd_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_ro_sl_ipfd_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_ro_sl_ipfd_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_ro_sl_islm_sl_error_message "slave port processing_system_unps_logic_databus_cio_ro_sl_islm_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_ro_sl_islm_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_ro_sl_islm_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_wo_sl_psa_sl_error_message "slave port processing_system_unps_logic_databus_cio_wo_sl_psa_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_wo_sl_psa_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_wo_sl_psa_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_gdc0_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_gdc0_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_gdc0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_gdc0_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_gdc1_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_gdc1_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_gdc1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_gdc1_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_isp0_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_isp0_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_isp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_isp0_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_isp1_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_isp1_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_isp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_isp1_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_isp2_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_isp2_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_isp2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_isp2_mt_data_width 0x200
#define processing_system_unps_logic_databus_cio_nra_sl_isp3_sl_error_message "slave port processing_system_unps_logic_databus_cio_nra_sl_isp3_sl is not connected to the bus"
#define processing_system_unps_logic_databus_cio_nra_sl_isp3_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_cio_nra_sl_isp3_mt_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl0_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl0_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_isp0_ips1_sl1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl0_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl0_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_isp2_ips3_sl1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl0_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_islm_islp_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl0_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P0_islm_islp_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P0_islm_islp_sl1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P1_islc_psa_sl1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P1_islc_psa_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P1_islc_psa_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P1_islc_psa_sl1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P2_dmaei_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P2_dmaei_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P2_dmaei_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P2_dmaei_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P2_dmafi_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P2_dmafi_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P2_dmafi_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P2_dmafi_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P3_ch0_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P3_ch0_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P3_ch0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P3_ch0_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P3_ch1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P3_ch1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P3_ch1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P3_ch1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P3_ch2_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P3_ch2_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P3_ch2_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P3_ch2_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P3_ch5_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P3_ch5_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P3_ch5_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P3_ch5_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P6_spga_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P6_spga_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P6_spga_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P6_spga_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl0_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P6_ipfd_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl0_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl1_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P6_ipfd_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P6_ipfd_sl1_mp_data_width 0x200
#define processing_system_unps_logic_databus_sshield_P6_ofs_sp_error_message "slave port processing_system_unps_logic_databus_sshield_P6_ofs_sp is not connected to the bus"
#define processing_system_unps_logic_databus_sshield_P6_ofs_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_sshield_P6_ofs_mp_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P0_isp0_ips1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P0_isp0_ips1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P0_isp0_ips1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P0_isp0_ips1_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P0_isp2_ips3_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P0_isp2_ips3_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P0_isp2_ips3_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P0_isp2_ips3_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P0_islm_islp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P0_islm_islp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P0_islm_islp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P0_islm_islp_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P1_isp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P1_isp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P1_isp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P1_isp_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P1_islc_psa_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P1_islc_psa_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P1_islc_psa_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P1_islc_psa_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P2_dmaei_isp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P2_dmaei_isp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P2_dmaei_isp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P2_dmaei_isp_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P2_dmafi_gac_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P2_dmafi_gac_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P2_dmafi_gac_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P2_dmafi_gac_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_gmem_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_gmem_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_gmem_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_gmem_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp01_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp01_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp01_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp01_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp23_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp23_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp23_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P3_ch5_mt_isp23_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P4_gmem_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P4_gmem_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P4_gmem_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P4_gmem_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P4_isp01_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P4_isp01_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P4_isp01_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P4_isp01_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P4_isp23_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P4_isp23_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P4_isp23_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P4_isp23_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_gmem_sl0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl0_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_gmem_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_gmem_sl1_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_spga_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_spga_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_spga_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_spga_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_ofs_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_ofs_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_ofs_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_ofs_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_isp01_sl0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl0_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_isp01_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_isp01_sl1_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_isp23_sl0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl0_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P5_isp23_sl1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P5_isp23_sl1_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P6_gmem_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P6_gmem_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P6_gmem_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P6_gmem_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P6_isp01_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P6_isp01_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P6_isp01_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P6_isp01_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_P6_isp23_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_P6_isp23_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_P6_isp23_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_P6_isp23_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_gmem_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_gmem_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_gmem_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_gmem_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_spga_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_spga_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_spga_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_spga_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_ipfd_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_ipfd_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_ipfd_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_ipfd_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_ofs_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_ofs_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_ofs_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_ofs_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_isp0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_isp0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_isp0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_isp0_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_isp1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_isp1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_isp1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_isp1_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_isp2_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_isp2_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_isp2_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_isp2_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_databus_ciopipe_mt_isp3_cio_fifo_sl_error_message "slave port processing_system_unps_logic_databus_ciopipe_mt_isp3_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_databus_ciopipe_mt_isp3_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_databus_ciopipe_mt_isp3_cio_fifo_mt_data_width 0x200
#define processing_system_unps_logic_dciopipe_sp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_dciopipe_sp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_dciopipe_sp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dciopipe_sp_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_dciopipe_gac_cio_fifo_sl_error_message "slave port processing_system_unps_logic_dciopipe_gac_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_dciopipe_gac_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_dciopipe_gac_cio_fifo_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_spc_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_spc_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_spc_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp0_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp0_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp1_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_spp1_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_spf_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_spf_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_spf_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp0_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_isp0_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp0_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp1_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_isp1_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp1_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp2_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_isp2_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp2_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp3_sl_error_message "slave port processing_system_unps_logic_pmbus_cio_nra_sl_isp3_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp3_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_cio_nra_sl_isp3_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl0_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl0_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl1_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_spc_spp0_sl1_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl0_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl0_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl1_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_spp1_spf_sl1_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl0_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl0_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl1_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_isp0_isp1_sl1_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl0_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl0_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl1_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P0_isp2_isp3_sl1_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P2_sl0_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P2_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P2_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P2_sl0_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_sshield_P2_sl1_sp_error_message "slave port processing_system_unps_logic_pmbus_sshield_P2_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_pmbus_sshield_P2_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_sshield_P2_sl1_mp_data_width 0x20
#define processing_system_unps_logic_pmbus_ciopipe_P0_spc_spp0_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_pmbus_ciopipe_P0_spc_spp0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_ciopipe_P0_spc_spp0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_ciopipe_P0_spc_spp0_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_ciopipe_P0_spp1_spf_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_pmbus_ciopipe_P0_spp1_spf_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_ciopipe_P0_spp1_spf_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_ciopipe_P0_spp1_spf_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_pmbus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp0_isp1_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_pmbus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_ciopipe_P0_isp2_isp3_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_pmbus_ciopipe_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_pmbus_ciopipe_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_pmbus_ciopipe_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_pmbus_ciopipe_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_icachebus_cioread_sl_spc_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_spc_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_spc_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_spp0_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_spp0_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_spp1_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_spp1_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_spf_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_spf_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_spf_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_isp0_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_isp0_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_isp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_isp0_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_isp1_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_isp1_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_isp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_isp1_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_isp2_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_isp2_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_isp2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_isp2_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_cioread_sl_isp3_sl_error_message "slave port processing_system_unps_logic_icachebus_cioread_sl_isp3_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_cioread_sl_isp3_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_cioread_sl_isp3_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl0_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl0_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl1_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_spc_spp0_sl1_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl0_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl0_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl1_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_spp1_spf_sl1_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl0_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl0_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl1_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_isp0_isp1_sl1_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl0_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl0_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl1_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P0_isp2_isp3_sl1_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P2_sl0_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P2_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P2_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P2_sl0_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_sshield_P2_sl1_sp_error_message "slave port processing_system_unps_logic_icachebus_sshield_P2_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_icachebus_sshield_P2_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_sshield_P2_sl1_mp_data_width 0x200
#define processing_system_unps_logic_icachebus_ciopipe_P0_spc_spp0_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_icachebus_ciopipe_P0_spc_spp0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_ciopipe_P0_spc_spp0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_ciopipe_P0_spc_spp0_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_ciopipe_P0_spp1_spf_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_icachebus_ciopipe_P0_spp1_spf_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_ciopipe_P0_spp1_spf_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_ciopipe_P0_spp1_spf_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_icachebus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp0_isp1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp0_isp1_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_icachebus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp2_isp3_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_ciopipe_P0_isp2_isp3_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_icachebus_ciopipe_mt_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_icachebus_ciopipe_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_icachebus_ciopipe_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_icachebus_ciopipe_mt_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_tracebus_cio_wo_sl_spc_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_spc_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_spc_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_spc_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp0_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_spp0_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp0_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp1_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_spp1_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_spp1_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_spf_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_spf_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_spf_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_spf_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_isl_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_isl_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_isl_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_isl_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp0_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_isp0_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp0_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp1_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_isp1_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp1_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp2_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_isp2_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp2_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp3_sl_error_message "slave port processing_system_unps_logic_tracebus_cio_wo_sl_isp3_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp3_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_cio_wo_sl_isp3_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl0_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl0_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl1_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_spc_spp0_sl1_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl0_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl0_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl1_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_spp1_spf_sl1_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl0_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl0_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl1_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_isp0_isp1_sl1_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl0_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl0_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl1_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P0_isp2_isp3_sl1_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_sshield_P3_sp_error_message "slave port processing_system_unps_logic_tracebus_sshield_P3_sp is not connected to the bus"
#define processing_system_unps_logic_tracebus_sshield_P3_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_sshield_P3_mp_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P0_spc_spp0_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P0_spc_spp0_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P0_spc_spp0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P0_spc_spp0_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P0_spp1_spf_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P0_spp1_spf_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P0_spp1_spf_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P0_spp1_spf_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp0_isp1_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P0_isp0_isp1_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp0_isp1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp0_isp1_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp2_isp3_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P0_isp2_isp3_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp2_isp3_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P0_isp2_isp3_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P1_sp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P1_sp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P1_sp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P1_sp_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P1_isp_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P1_isp_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P1_isp_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P1_isp_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P2_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P2_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P2_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P2_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_tracebus_ciopipe_P3_cio_fifo_sl_error_message "slave port processing_system_unps_logic_tracebus_ciopipe_P3_cio_fifo_sl is not connected to the bus"
#define processing_system_unps_logic_tracebus_ciopipe_P3_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_tracebus_ciopipe_P3_cio_fifo_mt_data_width 0x40
#define processing_system_unps_logic_xdatabus_sshield_P0_sl0_sp_error_message "slave port processing_system_unps_logic_xdatabus_sshield_P0_sl0_sp is not connected to the bus"
#define processing_system_unps_logic_xdatabus_sshield_P0_sl0_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_sshield_P0_sl0_mp_data_width 0x200
#define processing_system_unps_logic_xdatabus_sshield_P0_sl1_sp_error_message "slave port processing_system_unps_logic_xdatabus_sshield_P0_sl1_sp is not connected to the bus"
#define processing_system_unps_logic_xdatabus_sshield_P0_sl1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_sshield_P0_sl1_mp_data_width 0x200
#define processing_system_unps_logic_xdatabus_sshield_P1_sp_error_message "slave port processing_system_unps_logic_xdatabus_sshield_P1_sp is not connected to the bus"
#define processing_system_unps_logic_xdatabus_sshield_P1_sp_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_sshield_P1_mp_data_width 0x200
#define processing_system_unps_logic_xdatabus_ciopipe_P0_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_xdatabus_ciopipe_P0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_xdatabus_ciopipe_P0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_ciopipe_P0_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_xdatabus_ciopipe_P1_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_xdatabus_ciopipe_P1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_xdatabus_ciopipe_P1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_xdatabus_ciopipe_P1_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioexti_fw_icache_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioexti_fw_icache_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioexti_fw_icache_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioexti_fw_icache_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0a_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioconv_mmu0a_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0a_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0a_mt_data_width 0x100
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0b_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioconv_mmu0b_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0b_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu0b_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioconv_sat_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioconv_sat_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioconv_sat_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioconv_sat_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciobcnv_sat_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciobcnv_sat_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciobcnv_sat_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciobcnv_sat_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioexti_imr_ish_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioexti_imr_ish_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioexti_imr_ish_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioexti_imr_ish_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1a_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioconv_mmu1a_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1a_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1a_mt_data_width 0x100
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1b_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_cioconv_mmu1b_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1b_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_cioconv_mmu1b_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_dmafw_sl_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_icache_sl_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_fw_icache_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_sl_error_message NULL
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_sl_master_port_address 0x0
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl0_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_ext_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt0_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_x_sl1_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt1_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl_error_message "slave port processing_system_unps_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl is not connected to the bus"
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_mmu_at_system_ciopipe_mt2_cio_fifo_info_mt_data_width 0x200
#define processing_system_unps_logic_slave_cdc_cdc_sl_sl_error_message NULL
#define processing_system_unps_logic_slave_cdc_cdc_sl_sl_master_port_address 0x0
#define processing_system_unps_logic_slave_cdc_cdc_sl_mt_data_width 0x20
#define processing_system_unps_logic_masters_cdc_cdc_mt0_sl_error_message "slave port processing_system_unps_logic_masters_cdc_cdc_mt0_sl is not connected to the bus"
#define processing_system_unps_logic_masters_cdc_cdc_mt0_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_masters_cdc_cdc_mt0_mt_data_width 0x200
#define processing_system_unps_logic_masters_cdc_cdc_mt1_sl_error_message "slave port processing_system_unps_logic_masters_cdc_cdc_mt1_sl is not connected to the bus"
#define processing_system_unps_logic_masters_cdc_cdc_mt1_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_masters_cdc_cdc_mt1_mt_data_width 0x200
#define processing_system_unps_logic_masters_cdc_cdc_mt2_sl_error_message "slave port processing_system_unps_logic_masters_cdc_cdc_mt2_sl is not connected to the bus"
#define processing_system_unps_logic_masters_cdc_cdc_mt2_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_masters_cdc_cdc_mt2_mt_data_width 0x200
#define processing_system_unps_logic_master_npk_cdc_cdc_mt_sl_error_message "slave port processing_system_unps_logic_master_npk_cdc_cdc_mt_sl is not connected to the bus"
#define processing_system_unps_logic_master_npk_cdc_cdc_mt_sl_master_port_address 0xFFFFFFFF
#define processing_system_unps_logic_master_npk_cdc_cdc_mt_mt_data_width 0x40
#define processing_system_dma_logic_cioextr_dmae0_sl_error_message "slave port processing_system_dma_logic_cioextr_dmae0_sl is not connected to the bus"
#define processing_system_dma_logic_cioextr_dmae0_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_cioextr_dmae0_mt_data_width 0x200
#define processing_system_dma_logic_cioextr_dmae1_sl_error_message "slave port processing_system_dma_logic_cioextr_dmae1_sl is not connected to the bus"
#define processing_system_dma_logic_cioextr_dmae1_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_cioextr_dmae1_mt_data_width 0x200
#define processing_system_dma_logic_cioextr_dmai0_sl_error_message "slave port processing_system_dma_logic_cioextr_dmai0_sl is not connected to the bus"
#define processing_system_dma_logic_cioextr_dmai0_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_cioextr_dmai0_mt_data_width 0x200
#define processing_system_dma_logic_cioextr_dmai1_sl_error_message "slave port processing_system_dma_logic_cioextr_dmai1_sl is not connected to the bus"
#define processing_system_dma_logic_cioextr_dmai1_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_cioextr_dmai1_mt_data_width 0x200
#define processing_system_dma_logic_cioextr_dmafw_sl_error_message "slave port processing_system_dma_logic_cioextr_dmafw_sl is not connected to the bus"
#define processing_system_dma_logic_cioextr_dmafw_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_cioextr_dmafw_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_sl0_cio_fifo_sl_error_message NULL
#define processing_system_dma_logic_ciopipe_sl0_cio_fifo_sl_master_port_address 0x70000
#define processing_system_dma_logic_ciopipe_sl0_cio_fifo_mt_data_width 0x20
#define processing_system_dma_logic_ciopipe_sl1_cio_fifo_sl_error_message NULL
#define processing_system_dma_logic_ciopipe_sl1_cio_fifo_sl_master_port_address 0x90000
#define processing_system_dma_logic_ciopipe_sl1_cio_fifo_mt_data_width 0x20
#define processing_system_dma_logic_ciopipe_c_mt0_cio_fifo_sl_error_message "slave port processing_system_dma_logic_ciopipe_c_mt0_cio_fifo_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_c_mt0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_c_mt0_cio_fifo_mt_data_width 0x20
#define processing_system_dma_logic_ciopipe_c_mt1_cio_fifo_sl_error_message "slave port processing_system_dma_logic_ciopipe_c_mt1_cio_fifo_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_c_mt1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_c_mt1_cio_fifo_mt_data_width 0x20
#define processing_system_dma_logic_ciopipe_m_mt0_cio_fifo_sl_error_message "slave port processing_system_dma_logic_ciopipe_m_mt0_cio_fifo_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_m_mt0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_m_mt0_cio_fifo_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_m_mt1_cio_fifo_sl_error_message "slave port processing_system_dma_logic_ciopipe_m_mt1_cio_fifo_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_m_mt1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_m_mt1_cio_fifo_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_m_mt2_cio_fifo_sl_error_message "slave port processing_system_dma_logic_ciopipe_m_mt2_cio_fifo_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_m_mt2_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_m_mt2_cio_fifo_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_e_mt0_cio_fifo_info_sl_error_message "slave port processing_system_dma_logic_ciopipe_e_mt0_cio_fifo_info_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_e_mt0_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_e_mt0_cio_fifo_info_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_e_mt1_cio_fifo_info_sl_error_message "slave port processing_system_dma_logic_ciopipe_e_mt1_cio_fifo_info_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_e_mt1_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_e_mt1_cio_fifo_info_mt_data_width 0x200
#define processing_system_dma_logic_ciopipe_e_mt2_cio_fifo_info_sl_error_message "slave port processing_system_dma_logic_ciopipe_e_mt2_cio_fifo_info_sl is not connected to the bus"
#define processing_system_dma_logic_ciopipe_e_mt2_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_dma_logic_ciopipe_e_mt2_cio_fifo_info_mt_data_width 0x200
#define processing_system_gdc_logic_ciopipe_sl_cio_fifo_sl_error_message NULL
#define processing_system_gdc_logic_ciopipe_sl_cio_fifo_sl_master_port_address 0xB0000
#define processing_system_gdc_logic_ciopipe_sl_cio_fifo_mt_data_width 0x20
#define processing_system_gdc_logic_ciopipe_c_mt_cio_fifo_sl_error_message "slave port processing_system_gdc_logic_ciopipe_c_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_gdc_logic_ciopipe_c_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_ciopipe_c_mt_cio_fifo_mt_data_width 0x20
#define processing_system_gdc_logic_ciopipe_m_mt0_cio_fifo_sl_error_message "slave port processing_system_gdc_logic_ciopipe_m_mt0_cio_fifo_sl is not connected to the bus"
#define processing_system_gdc_logic_ciopipe_m_mt0_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_ciopipe_m_mt0_cio_fifo_mt_data_width 0x200
#define processing_system_gdc_logic_ciopipe_m_mt1_cio_fifo_sl_error_message "slave port processing_system_gdc_logic_ciopipe_m_mt1_cio_fifo_sl is not connected to the bus"
#define processing_system_gdc_logic_ciopipe_m_mt1_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_gdc_logic_ciopipe_m_mt1_cio_fifo_mt_data_width 0x200
#define processing_system_ofs_logic_sub_conv_buff_sl_error_message NULL
#define processing_system_ofs_logic_sub_conv_buff_sl_master_port_address 0x110000
#define processing_system_ofs_logic_sub_conv_buff_mt_data_width 0x100
#define processing_system_ofs_logic_sub_conv_int_sl_error_message NULL
#define processing_system_ofs_logic_sub_conv_int_sl_master_port_address 0x140000
#define processing_system_ofs_logic_sub_conv_int_mt_data_width 0xA0
#define processing_system_ofs_logic_sub_conv_context_sl_error_message NULL
#define processing_system_ofs_logic_sub_conv_context_sl_master_port_address 0x150000
#define processing_system_ofs_logic_sub_conv_context_mt_data_width 0xB0
#define processing_system_ofs_logic_ack_int_wo_sl_error_message "slave port processing_system_ofs_logic_ack_int_wo_sl is not connected to the bus"
#define processing_system_ofs_logic_ack_int_wo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_int_wo_mt_data_width 0x20
#define processing_system_ofs_logic_ack_out_wo_sl_error_message "slave port processing_system_ofs_logic_ack_out_wo_sl is not connected to the bus"
#define processing_system_ofs_logic_ack_out_wo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_out_wo_mt_data_width 0x20
#define processing_system_ofs_logic_ctrl_shield_cio_fifo_sl_error_message NULL
#define processing_system_ofs_logic_ctrl_shield_cio_fifo_sl_master_port_address 0x100000
#define processing_system_ofs_logic_ctrl_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_ack_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_ack_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_ack_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_vec_shield_cio_fifo_mt_data_width 0x100
#define processing_system_ofs_logic_ack_int_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_ack_int_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_ack_int_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_ack_int_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_dev_in_shield_cio_fifo_sl_error_message NULL
#define processing_system_ofs_logic_dev_in_shield_cio_fifo_sl_master_port_address 0x100000
#define processing_system_ofs_logic_dev_in_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_vec_dbg_shield_cio_fifo_sl_error_message NULL
#define processing_system_ofs_logic_vec_dbg_shield_cio_fifo_sl_master_port_address 0x110000
#define processing_system_ofs_logic_vec_dbg_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_sclr_int_dbg_shield_cio_fifo_sl_error_message NULL
#define processing_system_ofs_logic_sclr_int_dbg_shield_cio_fifo_sl_master_port_address 0x140000
#define processing_system_ofs_logic_sclr_int_dbg_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_sclr_cont_dbg_shield_cio_fifo_sl_error_message NULL
#define processing_system_ofs_logic_sclr_cont_dbg_shield_cio_fifo_sl_master_port_address 0x150000
#define processing_system_ofs_logic_sclr_cont_dbg_shield_cio_fifo_mt_data_width 0x20
#define processing_system_ofs_logic_of_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_of_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_of_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_of_vec_shield_cio_fifo_mt_data_width 0x100
#define processing_system_ofs_logic_sclr0_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_sclr0_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_sclr0_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_sclr0_vec_shield_cio_fifo_mt_data_width 0x100
#define processing_system_ofs_logic_sclr1_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_sclr1_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_sclr1_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_sclr1_vec_shield_cio_fifo_mt_data_width 0x100
#define processing_system_ofs_logic_scaler0_int_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_scaler0_int_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_scaler0_int_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler0_int_vec_shield_cio_fifo_mt_data_width 0xA0
#define processing_system_ofs_logic_scaler0_cont_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_scaler0_cont_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_scaler0_cont_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler0_cont_vec_shield_cio_fifo_mt_data_width 0xB0
#define processing_system_ofs_logic_scaler1_int_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_scaler1_int_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_scaler1_int_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler1_int_vec_shield_cio_fifo_mt_data_width 0xA0
#define processing_system_ofs_logic_scaler1_cont_vec_shield_cio_fifo_sl_error_message "slave port processing_system_ofs_logic_scaler1_cont_vec_shield_cio_fifo_sl is not connected to the bus"
#define processing_system_ofs_logic_scaler1_cont_vec_shield_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_ofs_logic_scaler1_cont_vec_shield_cio_fifo_mt_data_width 0xB0
#define processing_system_isp_tile0_logic_cioswcnv_pmem_sl_error_message NULL
#define processing_system_isp_tile0_logic_cioswcnv_pmem_sl_master_port_address 0x1D0000
#define processing_system_isp_tile0_logic_cioswcnv_pmem_mt_data_width 0x200
#define processing_system_isp_tile0_logic_cioconv_dmem_sl_error_message NULL
#define processing_system_isp_tile0_logic_cioconv_dmem_sl_master_port_address 0x1F0000
#define processing_system_isp_tile0_logic_cioconv_dmem_mt_data_width 0x40
#define processing_system_isp_tile0_logic_cioconv_bmem_sl_error_message NULL
#define processing_system_isp_tile0_logic_cioconv_bmem_sl_master_port_address 0x200000
#define processing_system_isp_tile0_logic_cioconv_bmem_mt_data_width 0x200
#define processing_system_isp_tile0_logic_cioconv_vmem_sl_error_message NULL
#define processing_system_isp_tile0_logic_cioconv_vmem_sl_master_port_address 0x220000
#define processing_system_isp_tile0_logic_cioconv_vmem_mt_data_width 0x200
#define processing_system_isp_tile0_logic_cioconv_dmemx_sl_error_message "slave port processing_system_isp_tile0_logic_cioconv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_cioconv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_cioconv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile0_logic_ciobscv_dmemx_sl_error_message "slave port processing_system_isp_tile0_logic_ciobscv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciobscv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciobscv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile0_logic_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_isp_tile0_logic_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x1C0000
#define processing_system_isp_tile0_logic_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile0_logic_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_m_sl_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile0_logic_ciopipe_c_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_c_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_c_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_c_mt_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile0_logic_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_isp_tile0_logic_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x200
#define processing_system_isp_tile0_logic_ciopipe_m_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_m_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_m_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_m_mt_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile0_logic_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile0_logic_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile0_logic_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile0_logic_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_isp_tile1_logic_cioswcnv_pmem_sl_error_message NULL
#define processing_system_isp_tile1_logic_cioswcnv_pmem_sl_master_port_address 0x250000
#define processing_system_isp_tile1_logic_cioswcnv_pmem_mt_data_width 0x200
#define processing_system_isp_tile1_logic_cioconv_dmem_sl_error_message NULL
#define processing_system_isp_tile1_logic_cioconv_dmem_sl_master_port_address 0x270000
#define processing_system_isp_tile1_logic_cioconv_dmem_mt_data_width 0x40
#define processing_system_isp_tile1_logic_cioconv_bmem_sl_error_message NULL
#define processing_system_isp_tile1_logic_cioconv_bmem_sl_master_port_address 0x280000
#define processing_system_isp_tile1_logic_cioconv_bmem_mt_data_width 0x200
#define processing_system_isp_tile1_logic_cioconv_vmem_sl_error_message NULL
#define processing_system_isp_tile1_logic_cioconv_vmem_sl_master_port_address 0x2A0000
#define processing_system_isp_tile1_logic_cioconv_vmem_mt_data_width 0x200
#define processing_system_isp_tile1_logic_cioconv_dmemx_sl_error_message "slave port processing_system_isp_tile1_logic_cioconv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_cioconv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_cioconv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile1_logic_ciobscv_dmemx_sl_error_message "slave port processing_system_isp_tile1_logic_ciobscv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciobscv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciobscv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile1_logic_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_isp_tile1_logic_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x240000
#define processing_system_isp_tile1_logic_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile1_logic_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_m_sl_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile1_logic_ciopipe_c_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_c_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_c_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_c_mt_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile1_logic_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_isp_tile1_logic_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x200
#define processing_system_isp_tile1_logic_ciopipe_m_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_m_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_m_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_m_mt_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile1_logic_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile1_logic_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile1_logic_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile1_logic_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_isp_tile2_logic_cioswcnv_pmem_sl_error_message NULL
#define processing_system_isp_tile2_logic_cioswcnv_pmem_sl_master_port_address 0x2D0000
#define processing_system_isp_tile2_logic_cioswcnv_pmem_mt_data_width 0x200
#define processing_system_isp_tile2_logic_cioconv_dmem_sl_error_message NULL
#define processing_system_isp_tile2_logic_cioconv_dmem_sl_master_port_address 0x2F0000
#define processing_system_isp_tile2_logic_cioconv_dmem_mt_data_width 0x40
#define processing_system_isp_tile2_logic_cioconv_bmem_sl_error_message NULL
#define processing_system_isp_tile2_logic_cioconv_bmem_sl_master_port_address 0x300000
#define processing_system_isp_tile2_logic_cioconv_bmem_mt_data_width 0x200
#define processing_system_isp_tile2_logic_cioconv_vmem_sl_error_message NULL
#define processing_system_isp_tile2_logic_cioconv_vmem_sl_master_port_address 0x320000
#define processing_system_isp_tile2_logic_cioconv_vmem_mt_data_width 0x200
#define processing_system_isp_tile2_logic_cioconv_dmemx_sl_error_message "slave port processing_system_isp_tile2_logic_cioconv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_cioconv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_cioconv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile2_logic_ciobscv_dmemx_sl_error_message "slave port processing_system_isp_tile2_logic_ciobscv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciobscv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciobscv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile2_logic_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_isp_tile2_logic_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x2C0000
#define processing_system_isp_tile2_logic_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile2_logic_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_m_sl_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile2_logic_ciopipe_c_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_c_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_c_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_c_mt_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile2_logic_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_isp_tile2_logic_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x200
#define processing_system_isp_tile2_logic_ciopipe_m_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_m_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_m_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_m_mt_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile2_logic_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile2_logic_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile2_logic_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile2_logic_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define processing_system_isp_tile3_logic_cioswcnv_pmem_sl_error_message NULL
#define processing_system_isp_tile3_logic_cioswcnv_pmem_sl_master_port_address 0x350000
#define processing_system_isp_tile3_logic_cioswcnv_pmem_mt_data_width 0x200
#define processing_system_isp_tile3_logic_cioconv_dmem_sl_error_message NULL
#define processing_system_isp_tile3_logic_cioconv_dmem_sl_master_port_address 0x370000
#define processing_system_isp_tile3_logic_cioconv_dmem_mt_data_width 0x40
#define processing_system_isp_tile3_logic_cioconv_bmem_sl_error_message NULL
#define processing_system_isp_tile3_logic_cioconv_bmem_sl_master_port_address 0x380000
#define processing_system_isp_tile3_logic_cioconv_bmem_mt_data_width 0x200
#define processing_system_isp_tile3_logic_cioconv_vmem_sl_error_message NULL
#define processing_system_isp_tile3_logic_cioconv_vmem_sl_master_port_address 0x3A0000
#define processing_system_isp_tile3_logic_cioconv_vmem_mt_data_width 0x200
#define processing_system_isp_tile3_logic_cioconv_dmemx_sl_error_message "slave port processing_system_isp_tile3_logic_cioconv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_cioconv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_cioconv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile3_logic_ciobscv_dmemx_sl_error_message "slave port processing_system_isp_tile3_logic_ciobscv_dmemx_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciobscv_dmemx_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciobscv_dmemx_mt_data_width 0x40
#define processing_system_isp_tile3_logic_ciopipe_c_sl_cio_fifo_sl_error_message NULL
#define processing_system_isp_tile3_logic_ciopipe_c_sl_cio_fifo_sl_master_port_address 0x340000
#define processing_system_isp_tile3_logic_ciopipe_c_sl_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile3_logic_ciopipe_m_sl_cio_fifo_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_m_sl_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_m_sl_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_m_sl_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile3_logic_ciopipe_c_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_c_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_c_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_c_mt_cio_fifo_mt_data_width 0x20
#define processing_system_isp_tile3_logic_ciopipe_x_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_x_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_x_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_x_mt_cio_fifo_info_mt_data_width 0x20
#define processing_system_isp_tile3_logic_ciopipe_i_mt_cio_fifo_info_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_i_mt_cio_fifo_info_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_i_mt_cio_fifo_info_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_i_mt_cio_fifo_info_mt_data_width 0x200
#define processing_system_isp_tile3_logic_ciopipe_m_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_m_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_m_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_m_mt_cio_fifo_mt_data_width 0x200
#define processing_system_isp_tile3_logic_ciopipe_t_mt_cio_fifo_sl_error_message "slave port processing_system_isp_tile3_logic_ciopipe_t_mt_cio_fifo_sl is not connected to the bus"
#define processing_system_isp_tile3_logic_ciopipe_t_mt_cio_fifo_sl_master_port_address 0xFFFFFFFF
#define processing_system_isp_tile3_logic_ciopipe_t_mt_cio_fifo_mt_data_width 0x40
#define testbench_cioext_sl0_sl_error_message "slave port testbench_cioext_sl0_sl is not connected to the bus"
#define testbench_cioext_sl0_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl0_mt_data_width 0x200
#define testbench_cioext_sl1_sl_error_message "slave port testbench_cioext_sl1_sl is not connected to the bus"
#define testbench_cioext_sl1_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl1_mt_data_width 0x200
#define testbench_cioext_sl2_sl_error_message "slave port testbench_cioext_sl2_sl is not connected to the bus"
#define testbench_cioext_sl2_sl_master_port_address 0xFFFFFFFF
#define testbench_cioext_sl2_mt_data_width 0x200
#define testbench_cioconv_host_sl_error_message NULL
#define testbench_cioconv_host_sl_master_port_address 0x0
#define testbench_cioconv_host_mt_data_width 0x200
#define testbench_cioconv_npk_sl_error_message "slave port testbench_cioconv_npk_sl is not connected to the bus"
#define testbench_cioconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_cioconv_npk_mt_data_width 0x200
#define testbench_bstconv_npk_sl_error_message "slave port testbench_bstconv_npk_sl is not connected to the bus"
#define testbench_bstconv_npk_sl_master_port_address 0xFFFFFFFF
#define testbench_bstconv_npk_mt_data_width 0x200
#define testbench_cioconv0_sl_error_message NULL
#define testbench_cioconv0_sl_master_port_address 0x0
#define testbench_cioconv0_mt_data_width 0x20
#define testbench_bstconv0_sl_error_message NULL
#define testbench_bstconv0_sl_master_port_address 0x0
#define testbench_bstconv0_mt_data_width 0x20
#define testbench_cioexti0_sl_error_message NULL
#define testbench_cioexti0_sl_master_port_address 0x0
#define testbench_cioexti0_mt_data_width 0x20
#define testbench_ddr_staller_sl_error_message NULL
#define testbench_ddr_staller_sl_master_port_address 0x100000000ULL
#define testbench_ddr_staller_mt_data_width 0x200
#define testbench_cioconv_sec_sl_error_message NULL
#define testbench_cioconv_sec_sl_master_port_address 0x600000000ULL
#define testbench_cioconv_sec_mt_data_width 0x40
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_unps_logic_spc_tile_sp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_unps_logic_spc_tile_sp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_unps_logic_spc_tile_sp)) {
      hrt_syscall_server (processing_system_unps_logic_spc_tile_sp);
      hrt_ctl_start(processing_system_unps_logic_spc_tile_sp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_unps_logic_spp_tile0_sp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_unps_logic_spp_tile0_sp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_unps_logic_spp_tile0_sp)) {
      hrt_syscall_server (processing_system_unps_logic_spp_tile0_sp);
      hrt_ctl_start(processing_system_unps_logic_spp_tile0_sp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_unps_logic_spp_tile1_sp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_unps_logic_spp_tile1_sp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_unps_logic_spp_tile1_sp)) {
      hrt_syscall_server (processing_system_unps_logic_spp_tile1_sp);
      hrt_ctl_start(processing_system_unps_logic_spp_tile1_sp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_unps_logic_spf_tile_sp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_unps_logic_spf_tile_sp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_unps_logic_spf_tile_sp)) {
      hrt_syscall_server (processing_system_unps_logic_spf_tile_sp);
      hrt_ctl_start(processing_system_unps_logic_spf_tile_sp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_isp_tile0_logic_isp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_isp_tile0_logic_isp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_isp_tile0_logic_isp)) {
      hrt_syscall_server (processing_system_isp_tile0_logic_isp);
      hrt_ctl_start(processing_system_isp_tile0_logic_isp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_isp_tile1_logic_isp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_isp_tile1_logic_isp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_isp_tile1_logic_isp)) {
      hrt_syscall_server (processing_system_isp_tile1_logic_isp);
      hrt_ctl_start(processing_system_isp_tile1_logic_isp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_isp_tile2_logic_isp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_isp_tile2_logic_isp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_isp_tile2_logic_isp)) {
      hrt_syscall_server (processing_system_isp_tile2_logic_isp);
      hrt_ctl_start(processing_system_isp_tile2_logic_isp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}
HRT_INLINE hive_bool hrt_cell_wait_timeout_processing_system_isp_tile3_logic_isp(hive_uint max_loops)
{
  hive_uint i;
  hrt_sleep();
  for (i=0; i<max_loops; i++) {
    hrt_sleep();
    if (hrt_ctl_is_ready(processing_system_isp_tile3_logic_isp)) return hive_false;
#ifndef HRT_HW
    else if (hrt_ctl_is_sleeping(processing_system_isp_tile3_logic_isp)) {
      hrt_syscall_server (processing_system_isp_tile3_logic_isp);
      hrt_ctl_start(processing_system_isp_tile3_logic_isp);
    }
#endif
    else hrt_sleep();
  }
  return hive_true;
}

#include "processing_system_system_hrt_dbg.h"
#ifdef HRT_CSIM
/* Symbol that indicates for which host instance this hrt implementation is intended */
hive_host_id _hrt_host_0_present;
#endif


#endif /* _host_h_hrt_ */
