--------------- Rebuild Started: 01/30/2017 16:09:51 Project: cfp_reader, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
Deleting file ".\cfp_reader.rpt"
cydsfit.exe -.appdatapath "C:\Users\kopusov.FT\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cyprj -d CY8C5868AXI-LP035 -s D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_4's accuracy range '24 MHz' is not within the specified tolerance range '32 MHz +/- 5%, (30.4 MHz - 33.6 MHz)'.).
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\cfp_reader.cydwr (Clock_4)
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_4)
ADD: sdb.M0061: information: Info from component: VDAC8_1. System VDDA voltage is set less than the voltage range of
        VDAC, the actual range of the VDAC will be 0V to VDDA.
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC8_1)
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0086: Bufoe component "\MDIO_Interface:bufoe_1\" cannot be assigned signal "w_mdio" since it is already controlled by Bufoe "bufoe_1". (App=cydsfit)
Warning: mpr.M0056: Interrupt "ISR" is driven with a logic low and the interrupt will never be asserted, the component will be removed. (App=cydsfit)
ADD: pft.M0040: information: The following 9 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, MDC_1(0), MDIO_1(0)
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * D:\pgm\Cypress_dem_board\CFP_reader\cfp_reader\W_cfp_reader\cfp_reader.cydsn\codegentemp\cfp_reader.rpt (Tech mapping)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Rebuild Failed: 01/30/2017 16:09:57 ---------------
