{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675716858730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675716858735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 15:54:18 2023 " "Processing started: Mon Feb 06 15:54:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675716858735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675716858735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675716858735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675716859091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "D:/ELEC374/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716859163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716859163 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.v " "Can't analyze file -- file register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1675716859195 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mybusmux.v " "Can't analyze file -- file mybusmux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1675716859226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "D:/ELEC374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716859312 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "D:/ELEC374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716859312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716859312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "D:/ELEC374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716859341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716859341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "D:/ELEC374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716859369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716859369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716860031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716860031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "D:/ELEC374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716860060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716860060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file boothmultiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716860093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "D:/ELEC374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675716860125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxIn Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"BusMuxIn\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R0\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R1\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R2\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R3\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R4\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860125 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R5\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R6\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R7\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R8\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R9\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R10\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R11\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R12\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R13\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R14\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15 Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"R15\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HI Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"HI\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LO Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"LO\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860133 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHI Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"ZHI\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLO Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"ZLO\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"PC\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"MDR\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INPORT Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"INPORT\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"C\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIGN Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"SIGN\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXTENDED Bus.v(8) " "Verilog HDL Implicit Net warning at Bus.v(8): created implicit net for \"EXTENDED\"" {  } { { "Bus.v" "" { Text "D:/ELEC374/Bus.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout MDRunit.v(9) " "Verilog HDL Implicit Net warning at MDRunit.v(9): created implicit net for \"MDRout\"" {  } { { "MDRunit.v" "" { Text "D:/ELEC374/MDRunit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860140 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "j twoCompliment.v(7) " "Verilog HDL error at twoCompliment.v(7): values cannot be assigned directly to all or part of array \"j\" - assignments must be made to individual elements only" {  } { { "twoCompliment.v" "" { Text "D:/ELEC374/twoCompliment.v" 7 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1675716860142 ""}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "j twoCompliment.v(9) " "Verilog HDL error at twoCompliment.v(9): values cannot be assigned directly to all or part of array \"j\" - assignments must be made to individual elements only" {  } { { "twoCompliment.v" "" { Text "D:/ELEC374/twoCompliment.v" 9 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "Quartus II" 0 -1 1675716860142 ""}
{ "Error" "EVRFX_SV_1040_UNCONVERTED" "j twoCompliment.v(9) " "SystemVerilog error at twoCompliment.v(9): j has an aggregate value" {  } { { "twoCompliment.v" "" { Text "D:/ELEC374/twoCompliment.v" 9 0 0 } }  } 0 10686 "SystemVerilog error at %2!s!: %1!s! has an aggregate value" 0 0 "Quartus II" 0 -1 1675716860145 ""}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "j twoCompliment.v(11) " "Verilog HDL error at twoCompliment.v(11): expression cannot reference entire array \"j\"" {  } { { "twoCompliment.v" "" { Text "D:/ELEC374/twoCompliment.v" 11 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675716860145 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675716868660 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 06 15:54:28 2023 " "Processing ended: Mon Feb 06 15:54:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675716868660 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675716868660 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675716868660 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675716868660 ""}
