<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="ila_5_synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1506957900">
  <File Type="RDS-UTIL-PB" Name="ila_5_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ila_5.dcp"/>
  <File Type="RDS-UTIL" Name="ila_5_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="ila_5_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="ila_5.vds"/>
  <File Type="VDS-TIMING-PB" Name="ila_5_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="ila_5.tcl"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ila_5_timing_summary_synth.rpt"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_5">
    <File Path="$PSRCDIR/sources_1/ip/ila_5/ila_5.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Vivado/VFAT3-Testbench_hybrid+I2C/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_5/ila_5.xci"/>
        <Attr Name="ImportTime" Val="1497394475"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ila_5"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_5">
    <File Path="$PSRCDIR/sources_1/ip/ila_5/ila_5.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Vivado/VFAT3-Testbench_hybrid+I2C/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_5/ila_5.xci"/>
        <Attr Name="ImportTime" Val="1497394475"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ila_5"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
