Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat May 27 20:08:07 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fetching_decoding_ip_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------+--------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|            Instance           |                         Module                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------+--------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                  |                                                  (top) |        918 |        918 |       0 |    0 | 357 |     64 |      0 |          0 |
|   bd_0_i                      |                                                   bd_0 |        918 |        918 |       0 |    0 | 357 |     64 |      0 |          0 |
|     hls_inst                  |                                        bd_0_hls_inst_0 |        918 |        918 |       0 |    0 | 357 |     64 |      0 |          0 |
|       (hls_inst)              |                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                    |                   bd_0_hls_inst_0_fetching_decoding_ip |        918 |        918 |       0 |    0 | 357 |     64 |      0 |          0 |
|         (inst)                |                   bd_0_hls_inst_0_fetching_decoding_ip |          4 |          4 |       0 |    0 | 156 |      0 |      0 |          0 |
|         control_s_axi_U       |     bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi |        858 |        858 |       0 |    0 | 199 |     64 |      0 |          0 |
|           (control_s_axi_U)   |     bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi |         81 |         81 |       0 |    0 | 135 |      0 |      0 |          0 |
|           int_code_ram        | bd_0_hls_inst_0_fetching_decoding_ip_control_s_axi_ram |        778 |        778 |       0 |    0 |  64 |     64 |      0 |          0 |
|         grp_fetch_fu_87       |             bd_0_hls_inst_0_fetching_decoding_ip_fetch |         60 |         60 |       0 |    0 |   2 |      0 |      0 |          0 |
|         pc_V_1_execute_fu_106 |           bd_0_hls_inst_0_fetching_decoding_ip_execute |          8 |          8 |       0 |    0 |   0 |      0 |      0 |          0 |
+-------------------------------+--------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


