Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 16:06:24 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.721        0.000                      0                  309        0.235        0.000                      0                  309        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.721        0.000                      0                  309        0.235        0.000                      0                  309        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 2.224ns (27.146%)  route 5.969ns (72.854%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.870     7.444    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.299     7.743 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700/O
                         net (fo=1, routed)           0.000     7.743    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.256 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316/CO[3]
                         net (fo=1, routed)           0.000     8.256    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.510 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.949     9.460    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.367     9.827 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          1.009    10.836    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.960 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_5/O
                         net (fo=1, routed)           1.115    12.075    nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_5_n_0
    SLICE_X14Y56         LUT5 (Prop_lut5_I0_O)        0.124    12.199 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_2/O
                         net (fo=1, routed)           1.025    13.224    nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_2_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I1_O)        0.124    13.348 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_1/O
                         net (fo=1, routed)           0.000    13.348    nolabel_line91/rom1/rom_addr[7]
    SLICE_X6Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.507    14.848    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    15.069    nolabel_line91/rom1/rom_addr_next_reg[7]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 2.224ns (27.748%)  route 5.791ns (72.252%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.870     7.444    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.299     7.743 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700/O
                         net (fo=1, routed)           0.000     7.743    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.256 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316/CO[3]
                         net (fo=1, routed)           0.000     8.256    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.510 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.949     9.460    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.367     9.827 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          0.713    10.540    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.664 f  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7/O
                         net (fo=8, routed)           1.167    11.831    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124    11.955 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_2/O
                         net (fo=1, routed)           1.091    13.046    nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_2_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    13.170 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_1/O
                         net (fo=1, routed)           0.000    13.170    nolabel_line91/rom1/rom_addr[9]
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.506    14.847    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.079    15.070    nolabel_line91/rom1/rom_addr_next_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.208ns (28.044%)  route 5.665ns (71.956%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=111, routed)         1.904     7.577    nolabel_line91/vga_sync_unit/rom_addr[3]
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     7.701 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_809/O
                         net (fo=1, routed)           0.000     7.701    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_809_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.251 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.251    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_456_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_180/CO[0]
                         net (fo=1, routed)           0.818     9.340    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_180_n_3
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.373     9.713 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_58/O
                         net (fo=9, routed)           0.755    10.468    nolabel_line91/vga_sync_unit/d[23]_23
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.592 f  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_17/O
                         net (fo=7, routed)           1.243    11.835    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_17_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.124    11.959 r  nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_3/O
                         net (fo=1, routed)           0.946    12.904    nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_3_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I2_O)        0.124    13.028 r  nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_1/O
                         net (fo=1, routed)           0.000    13.028    nolabel_line91/rom1/rom_addr[6]
    SLICE_X7Y55          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.507    14.848    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.031    15.023    nolabel_line91/rom1/rom_addr_next_reg[6]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 2.224ns (28.528%)  route 5.572ns (71.472%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.870     7.444    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.299     7.743 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700/O
                         net (fo=1, routed)           0.000     7.743    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.256 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316/CO[3]
                         net (fo=1, routed)           0.000     8.256    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.510 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.949     9.460    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.367     9.827 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          0.864    10.691    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    10.815 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_10/O
                         net (fo=1, routed)           0.946    11.761    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_10_n_0
    SLICE_X14Y55         LUT5 (Prop_lut5_I0_O)        0.124    11.885 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_3/O
                         net (fo=1, routed)           0.943    12.827    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_3_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I1_O)        0.124    12.951 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_1/O
                         net (fo=1, routed)           0.000    12.951    nolabel_line91/rom1/rom_addr[10]
    SLICE_X7Y55          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.507    14.848    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X7Y55          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    15.021    nolabel_line91/rom1/rom_addr_next_reg[10]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 2.224ns (28.565%)  route 5.562ns (71.435%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.870     7.444    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.299     7.743 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700/O
                         net (fo=1, routed)           0.000     7.743    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.256 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316/CO[3]
                         net (fo=1, routed)           0.000     8.256    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.510 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.949     9.460    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.367     9.827 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          0.713    10.540    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7/O
                         net (fo=8, routed)           0.931    11.595    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.124    11.719 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2/O
                         net (fo=7, routed)           1.098    12.817    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2_n_0
    SLICE_X6Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_1/O
                         net (fo=1, routed)           0.000    12.941    nolabel_line91/rom1/rom_addr[8]
    SLICE_X6Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.507    14.848    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    15.073    nolabel_line91/rom1/rom_addr_next_reg[8]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 2.208ns (28.387%)  route 5.570ns (71.613%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y41          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.673 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=111, routed)         1.904     7.577    nolabel_line91/vga_sync_unit/rom_addr[3]
    SLICE_X3Y64          LUT2 (Prop_lut2_I1_O)        0.124     7.701 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_809/O
                         net (fo=1, routed)           0.000     7.701    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_809_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.251 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_456/CO[3]
                         net (fo=1, routed)           0.000     8.251    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_456_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.522 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_180/CO[0]
                         net (fo=1, routed)           0.818     9.340    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_180_n_3
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.373     9.713 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_58/O
                         net (fo=9, routed)           0.755    10.468    nolabel_line91/vga_sync_unit/d[23]_23
    SLICE_X8Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.592 f  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_17/O
                         net (fo=7, routed)           1.104    11.696    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_17_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.124    11.820 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_3/O
                         net (fo=1, routed)           0.990    12.810    nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_3_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I2_O)        0.124    12.934 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_1/O
                         net (fo=1, routed)           0.000    12.934    nolabel_line91/rom1/rom_addr[5]
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.506    14.847    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.081    15.072    nolabel_line91/rom1/rom_addr_next_reg[5]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.224ns (28.761%)  route 5.509ns (71.239%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.634     5.155    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.870     7.444    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.299     7.743 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700/O
                         net (fo=1, routed)           0.000     7.743    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_700_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.256 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316/CO[3]
                         net (fo=1, routed)           0.000     8.256    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_316_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.510 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.949     9.460    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X9Y61          LUT4 (Prop_lut4_I0_O)        0.367     9.827 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          0.713    10.540    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.664 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7/O
                         net (fo=8, routed)           0.931    11.595    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7_n_0
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.124    11.719 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2/O
                         net (fo=7, routed)           1.045    12.764    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    12.888 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_1/O
                         net (fo=1, routed)           0.000    12.888    nolabel_line91/rom1/rom_addr[4]
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.506    14.847    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X6Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X6Y57          FDRE (Setup_fdre_C_D)        0.077    15.068    nolabel_line91/rom1/rom_addr_next_reg[4]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.367ns (42.469%)  route 3.207ns (57.531%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.086    baudRateInst/counter_reg[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.666 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.666    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.780    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.894    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.122    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.236    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.374    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.677 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.343    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.189    10.656    baudRateInst/clear
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.367ns (42.469%)  route 3.207ns (57.531%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.086    baudRateInst/counter_reg[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.666 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.666    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.780    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.894    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.122    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.236    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.374    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.677 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.343    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.189    10.656    baudRateInst/clear
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.367ns (42.469%)  route 3.207ns (57.531%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.086    baudRateInst/counter_reg[0]
    SLICE_X36Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.666 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.666    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.780    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.894    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.122    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.236    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.804     8.374    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.677 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.343    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.467 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          1.189    10.656    baudRateInst/clear
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  3.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line91/currentpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/currentpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.506%)  route 0.131ns (38.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.587     1.470    nolabel_line91/clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  nolabel_line91/currentpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line91/currentpos_reg[0]/Q
                         net (fo=30, routed)          0.131     1.765    nolabel_line91/currentpos_reg_n_0_[0]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  nolabel_line91/currentpos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    nolabel_line91/currentpos[2]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  nolabel_line91/currentpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.856     1.984    nolabel_line91/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  nolabel_line91/currentpos_reg[2]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X7Y64          FDRE (Hold_fdre_C_D)         0.092     1.575    nolabel_line91/currentpos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.592     1.475    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.783    nolabel_line91/vga_sync_unit/pixel_reg[0]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.042     1.825 r  nolabel_line91/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    nolabel_line91/vga_sync_unit/pixel_next[1]
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.863     1.990    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.107     1.582    nolabel_line91/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.592     1.475    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.783    nolabel_line91/vga_sync_unit/pixel_reg[0]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  nolabel_line91/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line91/vga_sync_unit/pixel_next[0]
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.863     1.990    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  nolabel_line91/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     1.566    nolabel_line91/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    baudRateInst/counter_reg[15]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[12]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  baudRateInst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    baudRateInst/counter_reg[19]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[16]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    baudRateInst/counter_reg[23]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudRateInst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudRateInst/counter_reg[20]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    baudRateInst/counter_reg[27]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudRateInst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudRateInst/counter_reg[24]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    baudRateInst/counter_reg[31]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudRateInst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudRateInst/counter_reg[28]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    baudRateInst/counter_reg[3]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[0]_i_2_n_4
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    baudRateInst/counter_reg[11]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[8]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66   lastInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   lastInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66   lastInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   lastInput_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66   lastInput_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   lastInput_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   lastInput_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y66   lastInput_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y67   updateFromUART_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65   lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y66   lastInput_reg[4]/C



