// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "08/26/2024 21:06:46"
                                                                                
// Verilog Test Bench template for design : SPI_TO_UART
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ns
//set IterationLimit 10000
module SPI_TO_UART_vlg_tst();
// constants
parameter CLK_FPGA = 50000000;
parameter BAUDIOS = 9600;
parameter CLK_COUNT = 24;
parameter CLK_SPI = 5000000;
parameter DATA_WIDTH_UART = 8;
parameter DATA_WIDTH_SPI = 8;                                        
// test vector input registers
reg clk;
reg miso;
reg rst_n;
// wires                                               
wire mosi;
wire sclk;
wire ss;
wire tx_uart;

// assign statements (if any)                          
SPI_TO_UART #(
		.CLK_FPGA(CLK_FPGA),
		.BAUDIOS(BAUDIOS),
		.CLK_COUNT(CLK_COUNT),
		.CLK_SPI(CLK_SPI),
		.DATA_WIDTH_UART(DATA_WIDTH_UART),
		.DATA_WIDTH_SPI(DATA_WIDTH_SPI)
		
)i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.miso(miso),
	.mosi(mosi),
	.rst_n(rst_n),
	.sclk(sclk),
	.ss(ss),
	.tx_uart(tx_uart)
);


always begin
	#10 clk = ~ clk;
end

initial begin
	clk = 0;
	rst_n = 0;
	miso = 0;
	
	#60 rst_n = 1;

	#5170 miso = 1'b1;
	
	#200 miso = 1'b0;
	
	#200 miso = 1'b1;
	
	#200 miso = 1'b0;	

	#200 miso = 1'b1;
	
	#200 miso = 1'b0;

	#200 miso = 1'b1;
	
	#200 miso = 1'b0;
	
	
	#200 miso = 1'b1;
	
	#1000 miso = 1'b0;
	
	#1000000 $finish;
	

end                                               
                                                                                           
endmodule
