

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc16'
================================================================
* Date:           Thu Oct 13 07:49:32 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        1|   236839|  5.000 ns|  1.184 ms|    1|  236839|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                |                             |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-------+---------+
        |dataflow_parent_loop_proc13_U0  |dataflow_parent_loop_proc13  |        1|    78945|  5.000 ns|  0.395 ms|    1|  78945|       no|
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_465_1  |        0|   236838|  3 ~ 78947|          -|          -|  0 ~ 3|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     228|      54|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     2|    1443|    2443|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      32|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     2|    1703|    2515|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc13_U0  |dataflow_parent_loop_proc13  |       16|   2|  1443|  2443|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                           |                             |       16|   2|  1443|  2443|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  76|  18|          16|           1|
    |loop_dataflow_output_count  |         +|   0|  76|  18|          16|           1|
    |bound_minus_1               |         -|   0|  76|  18|          16|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 228|  54|          48|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   16|         32|
    |loop_dataflow_output_count  |   9|          2|   16|         32|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   32|         64|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  16|   0|   16|          0|
    |loop_dataflow_output_count  |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|layer1_reg_load_cast        |   in|   16|     ap_none|         layer1_reg_load_cast|        scalar|
|ctrl2_reg_load_cast         |   in|    8|     ap_none|          ctrl2_reg_load_cast|        scalar|
|ctrl2_reg_load_cast_ap_vld  |   in|    1|     ap_none|          ctrl2_reg_load_cast|        scalar|
|c_fft_col_op_st_dout        |   in|   32|     ap_fifo|              c_fft_col_op_st|       pointer|
|c_fft_col_op_st_empty_n     |   in|    1|     ap_fifo|              c_fft_col_op_st|       pointer|
|c_fft_col_op_st_read        |  out|    1|     ap_fifo|              c_fft_col_op_st|       pointer|
|p_read                      |   in|    8|     ap_none|                       p_read|        scalar|
|p_read_ap_vld               |   in|    1|     ap_none|                       p_read|        scalar|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WDATA            |  out|  128|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|   16|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|                         gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RDATA            |   in|  128|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|                         gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|                         gmem|       pointer|
|fft_out                     |   in|   64|     ap_none|                      fft_out|        scalar|
|fft_out_ap_vld              |   in|    1|     ap_none|                      fft_out|        scalar|
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc16|  return value|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_30, i32 0, i32 0, void @empty_27, i32 0, i32 1024, void @empty_36, void @empty_26, void @empty_27, i32 16, i32 16, i32 16, i32 16, void @empty_27, void @empty_27"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fft_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fft_out"   --->   Operation 6 'read' 'fft_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 7 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl2_reg_load_cast"   --->   Operation 8 'read' 'ctrl2_reg_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer1_reg_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_reg_load_cast"   --->   Operation 9 'read' 'layer1_reg_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ic = phi i16 0, void %newFuncRoot, i16 %ic_1, void %.split7"   --->   Operation 11 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %ic, i16 %layer1_reg_load_cast_read"   --->   Operation 12 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln465 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i16 %ic, i16 %layer1_reg_load_cast" [src/main.cpp:465]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.01ns)   --->   "%ic_1 = add i16 %ic, i16 1" [src/main.cpp:465]   --->   Operation 14 'add' 'ic_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln1057, void %.split7, void %._crit_edge22.loopexit.exitStub" [src/main.cpp:465]   --->   Operation 15 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc13, i8 %ctrl2_reg_load_cast_read, i32 %c_fft_col_op_st, i8 %p_read_15, i128 %gmem, i64 %fft_out_read, i32 %wr_ptr"   --->   Operation 16 'call' 'call_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 1" [src/main.cpp:460]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln460' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/main.cpp:460]   --->   Operation 19 'specloopname' 'specloopname_ln460' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc13, i8 %ctrl2_reg_load_cast_read, i32 %c_fft_col_op_st, i8 %p_read_15, i128 %gmem, i64 %fft_out_read, i32 %wr_ptr"   --->   Operation 20 'call' 'call_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_reg_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl2_reg_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_fft_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fft_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_ptr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
fft_out_read               (read                ) [ 0011]
p_read_15                  (read                ) [ 0011]
ctrl2_reg_load_cast_read   (read                ) [ 0011]
layer1_reg_load_cast_read  (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
ic                         (phi                 ) [ 0010]
icmp_ln1057                (icmp                ) [ 0011]
specdataflowpipeline_ln465 (specdataflowpipeline) [ 0000]
ic_1                       (add                 ) [ 0111]
br_ln465                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln460    (speclooptripcount   ) [ 0000]
specloopname_ln460         (specloopname        ) [ 0000]
call_ln0                   (call                ) [ 0000]
br_ln0                     (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_reg_load_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_load_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctrl2_reg_load_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_load_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_fft_col_op_st">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fft_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wr_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="fft_out_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fft_out_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_15_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ctrl2_reg_load_cast_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_load_cast_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="layer1_reg_load_cast_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_load_cast_read/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="ic_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="1"/>
<pin id="88" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ic (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="ic_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ic/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_dataflow_parent_loop_proc13_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="1"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="8" slack="1"/>
<pin id="102" dir="0" index="4" bw="128" slack="0"/>
<pin id="103" dir="0" index="5" bw="64" slack="1"/>
<pin id="104" dir="0" index="6" bw="32" slack="0"/>
<pin id="105" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln1057_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="1"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="ic_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ic_1/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="fft_out_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fft_out_read "/>
</bind>
</comp>

<comp id="126" class="1005" name="p_read_15_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="131" class="1005" name="ctrl2_reg_load_cast_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="1"/>
<pin id="133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctrl2_reg_load_cast_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="layer1_reg_load_cast_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer1_reg_load_cast_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="icmp_ln1057_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="145" class="1005" name="ic_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="ic_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="97" pin=4"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="97" pin=6"/></net>

<net id="114"><net_src comp="90" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="90" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="62" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="134"><net_src comp="74" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="144"><net_src comp="110" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="115" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_fft_col_op_st | {}
	Port: gmem | {2 3 }
	Port: wr_ptr | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc16 : layer1_reg_load_cast | {1 }
	Port: dataflow_parent_loop_proc16 : ctrl2_reg_load_cast | {1 }
	Port: dataflow_parent_loop_proc16 : c_fft_col_op_st | {2 3 }
	Port: dataflow_parent_loop_proc16 : p_read | {1 }
	Port: dataflow_parent_loop_proc16 : gmem | {}
	Port: dataflow_parent_loop_proc16 : fft_out | {1 }
	Port: dataflow_parent_loop_proc16 : wr_ptr | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln1057 : 1
		specdataflowpipeline_ln465 : 1
		ic_1 : 1
		br_ln465 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc13_fu_97 |    16   |    2    |   4.89  |   1667  |   1330  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |              ic_1_fu_115              |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |           icmp_ln1057_fu_110          |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        fft_out_read_read_fu_62        |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |          p_read_15_read_fu_68         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  ctrl2_reg_load_cast_read_read_fu_74  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  layer1_reg_load_cast_read_read_fu_80 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                       |    16   |    2    |   4.89  |   1667  |   1366  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| ctrl2_reg_load_cast_read_reg_131|    8   |
|       fft_out_read_reg_121      |   64   |
|           ic_1_reg_145          |   16   |
|            ic_reg_86            |   16   |
|       icmp_ln1057_reg_141       |    1   |
|layer1_reg_load_cast_read_reg_136|   16   |
|        p_read_15_reg_126        |    8   |
+---------------------------------+--------+
|              Total              |   129  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |    4   |  1667  |  1366  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   129  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |    4   |  1796  |  1366  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
