// Seed: 1684143884
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 - id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_12,
      id_7
  );
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1  ^  1 : id_6] id_13;
  wire [-1 : -1] id_14;
  assign id_2 = id_4;
  parameter id_15 = 1'b0;
endmodule
