Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May  1 14:27:51 2025
| Host         : Osher running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
| Design       : base_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1147 |
|    Minimum number of control sets                        |  1147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3326 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1147 |
| >= 0 to < 4        |    71 |
| >= 4 to < 6        |   205 |
| >= 6 to < 8        |    73 |
| >= 8 to < 10       |    98 |
| >= 10 to < 12      |    70 |
| >= 12 to < 14      |    89 |
| >= 14 to < 16      |    26 |
| >= 16              |   515 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5113 |         1497 |
| No           | No                    | Yes                    |              74 |           31 |
| No           | Yes                   | No                     |            2853 |         1026 |
| Yes          | No                    | No                     |            7783 |         1949 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            9319 |         2656 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                      Clock Signal                                     |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                       |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                                            |                1 |              1 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                               |                1 |              2 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                     |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                           |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                             |                2 |              3 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                           |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                           | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                              |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/proc_sys_reset_pixelclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                       | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/F/p_4_in                                                                                                                                                                                                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/F/p_1_in                                                                                                                                                                                                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[56][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                  | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                               | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                         | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                  | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                    |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                      | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                  | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                    | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                    | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                           | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                    | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                      | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                 | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                      | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                    |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                       | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                               | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                             |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                         |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                        | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                    | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/pixel_pack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                     | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/pixel_unpack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                           | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                            | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                                          |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                         | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                                   |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/rst_ps7_0_fclk1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]        |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                        |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[1]_1[0]                                                                                                                                                                     | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_SYNCEN_BIT.dmacr_i_reg[3]_1[0]                                                                                                                                                             |                4 |              5 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                  | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                           |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_1[0]                                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                             |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                3 |              5 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[4][0]                       |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                       | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                  | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/ar.ar_pipe/m_payload_i[4]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                   |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                       | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter6_reg                                                                                                                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | base_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | base_i/video/proc_sys_reset_pixelclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/rst_ps7_0_fclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter6_reg                                                                                                                                                           | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                            |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | base_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                   | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                       |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                6 |              7 |         1.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                        | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                            | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                                             |                1 |              7 |         7.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                     |                1 |              7 |         7.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                            | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                            | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                            | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/reset                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[6]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                           | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                  |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/F/out_tvalid                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                            | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                  |                3 |              8 |         2.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                           | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                        | base_i/video/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                        | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                    |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                       | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                           | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                   | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                             | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                              | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                        | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/ibuf_inst/ap_CS_fsm_reg[15][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/ap_CS_fsm_reg[2][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/pixel_pack_AXILiteS_s_axi_U/int_alpha_V0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                               |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                  |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/ap_CS_fsm_state2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                       |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                6 |              9 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                              |                6 |              9 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                            |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                        | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                              |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                5 |              9 |         1.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                4 |              9 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                        |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                               |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                2 |              9 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                        | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/G/gray_tvalid                                                                                                                                                                                                                                     | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]           | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c2_c3_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c3_c1_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c1_c2_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c3_V0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c1_V0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/rdata_data[9]_i_2_n_0                                                                                                                                                                              | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/rdata_data[9]_i_1_n_0                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                      |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                      |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                6 |             10 |         1.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                               |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c1_c3_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c3_c1_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c1_c2_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c3_c3_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c1_V0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                8 |             10 |         1.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/rdata_data[9]_i_2_n_0                                                                                                                                                                               | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/rdata_data[9]_i_1_n_0                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                               |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c2_c3_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                               |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/sobel_tvalid                                                                                                                                                                                                                                  | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c2_c1_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c2_c1_V0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c3_c3_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c2_V0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_c1_c3_V0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                7 |             10 |         1.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c2_V0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                4 |             10 |         2.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/color_convert_AXILiteS_s_axi_U/int_bias_c3_V0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_6                                                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                    | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                               | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lineBuffDataValid[1]                                                                                                                                                                                                                     | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                    | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                       | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lineBuffDataValid[2]                                                                                                                                                                                                                     | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_3                                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                       |                2 |             11 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/totalPixelCounter[10]_i_1_n_0                                                                                                                                                                                                                 | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lineBuffDataValid[0]                                                                                                                                                                                                                     | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lineBuffDataValid[3]                                                                                                                                                                                                                     | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                        |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/threshold/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                5 |             12 |         2.40 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_toggled15_out                                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                            | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |                4 |             12 |         3.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_4                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                           | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                           | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                             | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | base_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lineBuffReadData[1]                                                                                                                                                                                                                      | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lineBuffReadData[0]                                                                                                                                                                                                                      | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                8 |             12 |         1.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lineBuffReadData[3]                                                                                                                                                                                                                      | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lineBuffReadData[2]                                                                                                                                                                                                                      | base_i/axis_sobel_0/U0/S_C/lB_3/SR[0]                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                              | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                             | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                            |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                           |                5 |             12 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                 | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                             | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                4 |             13 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                7 |             13 |         1.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                          |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                           | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                            |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                      | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                           | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                              |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                              |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                            |                6 |             14 |         2.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                5 |             15 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |         1.88 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                             | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                6 |             15 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                        | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/ibuf_inst/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]        |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/ibuf_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                      |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/system_interrupts/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                9 |             16 |         1.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/ibuf_inst/ap_CS_fsm_reg[16][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                       |                4 |             16 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]        |                6 |             16 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             18 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                 |                5 |             18 |         3.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                6 |             18 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                               |                9 |             18 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                8 |             18 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                6 |             19 |         3.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                3 |             19 |         6.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                    |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | base_i/system_interrupts/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                4 |             19 |         4.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                    | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                   | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |                5 |             19 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                    |                5 |             20 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                    |                4 |             20 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                  |                6 |             21 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                4 |             21 |         5.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |                5 |             21 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                |                6 |             21 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                           | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                5 |             21 |         4.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                         |                6 |             22 |         3.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             22 |         3.14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                6 |             23 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                               | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                6 |             23 |         3.83 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                   | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                   |                4 |             23 |         5.75 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_5                                                                                                                                                                           | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                7 |             23 |         3.29 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                             | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               15 |             23 |         1.53 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_287[0]                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               10 |             23 |         2.30 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_288[0]                                                                                                                                                       | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             23 |         2.88 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                9 |             23 |         2.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                              |                6 |             23 |         3.83 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                  | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                     |                6 |             23 |         3.83 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                7 |             23 |         3.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                      |                6 |             23 |         3.83 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                9 |             23 |         2.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               12 |             23 |         1.92 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               11 |             23 |         2.09 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                9 |             23 |         2.56 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               10 |             23 |         2.30 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                      | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/found_eof                                                                                                                                                                                        | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                               | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                      | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                     | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                           |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/p_44_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             24 |         1.71 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               12 |             24 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                    | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                       |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                      | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                        | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                   |                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                     | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                            | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                       |                6 |             24 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                      | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/odata_int_reg[24]                                                                                                                                                                     | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                        |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_in_24_data_U/ibuf_inst/ireg01_out                                                                                                                                                                            | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_in_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                              | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               14 |             25 |         1.79 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/odata_int_reg[24]                                                                                                                                                                    | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                       |                4 |             25 |         6.25 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ireg01_out                                                                                                                                                                            | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/odata_int_reg[24]_0[0]                                                                                                                                                                       |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/odata_int[23]_i_2_n_0                                                                                                                                                                | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/odata_int_reg[24][0]                                                                                                                                                                   | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ireg01_out                                                                                                                                                                           | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/odata_int_reg[24]_0[0]                                                                                                                                                                      |                5 |             25 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/odata_int[23]_i_2_n_0                                                                                                                                                                 | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                      |                7 |             25 |         3.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_in_24_data_U/ibuf_inst/ireg01_out                                                                                                                                                                             | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_in_24_data_U/obuf_inst/SR[0]                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_out_24_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                           | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                      |                8 |             25 |         3.12 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                           | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                           | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                |                7 |             26 |         3.71 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                8 |             26 |         3.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                            | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               11 |             26 |         2.36 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               12 |             26 |         2.17 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               14 |             26 |         1.86 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                     |               11 |             26 |         2.36 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[25]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               12 |             26 |         2.17 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               16 |             26 |         1.62 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                              | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               10 |             26 |         2.60 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               12 |             26 |         2.17 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                         | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                       | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/threshold/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             31 |         2.58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               11 |             31 |         2.82 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                |               10 |             31 |         3.10 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                 | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |                4 |             31 |         7.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                              |                7 |             31 |         4.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                            | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                  |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/pixel_pack_AXILiteS_s_axi_U/rdata_data                                                                                                                                                                                                | base_i/video/hdmi_in/pixel_pack/U0/pixel_pack_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                              | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                         |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                            | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                               |               16 |             32 |         2.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                              | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                         |                9 |             32 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/pixel_pack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                        | base_i/video/hdmi_out/frontend/axi_dynclk/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/delayed_last_1_reg_199_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                       |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/ap_CS_fsm_reg[10][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/pixel_unpack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/pixel_unpack_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                | base_i/video/hdmi_out/pixel_unpack/U0/pixel_unpack_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                  | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                               | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                           | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                   |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/last_6_0_reg_212_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                         |               18 |             33 |         1.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                              | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                 |                5 |             33 |         6.60 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                         | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                             | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/obuf_inst/odata_int_reg[32]_0[0]                                                                                                                                                                        |               13 |             33 |         2.54 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/p_0_in__0                                                                                                                                                                            | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/ireg_reg[32][0]                                                                                                                                                                      | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/odata_int_reg[32]_1[0]                                                                                                                                                                      |                6 |             33 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             34 |         2.62 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                           | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/pixel_unpack/U0/regslice_both_stream_in_32_data_V_U/obuf_inst/SR[0]                                                                                                                                                                                       |               15 |             34 |         2.27 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |               12 |             34 |         2.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                                    | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                |               11 |             34 |         3.09 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                6 |             34 |         5.67 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               10 |             34 |         3.40 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               15 |             34 |         2.27 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                              | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                     |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                   | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                |               11 |             34 |         3.09 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                         | base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                           |                9 |             34 |         3.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                    |                6 |             35 |         5.83 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                |               12 |             35 |         2.92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                         |                9 |             35 |         3.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_256_319_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_640_703_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_576_639_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_320_383_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_384_447_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_448_511_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_256_319_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_320_383_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_192_255_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_128_191_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_0_63_0_2_i_1__2_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_64_127_0_2_i_1__2_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_384_447_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_576_639_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_448_511_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_512_575_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_2/lB_reg_r1_640_703_0_2_i_1__2_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_512_575_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                        |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_64_127_0_2_i_1__0_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_320_383_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_448_511_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_192_255_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_384_447_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |               13 |             36 |         2.77 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_0_63_0_2_i_1__1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_256_319_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_128_191_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_576_639_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_512_575_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_64_127_0_2_i_1__1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                       | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                             |                5 |             36 |         7.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_1/lB_reg_r1_640_703_0_2_i_1__1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_320_383_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_128_191_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_192_255_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_256_319_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_384_447_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_448_511_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_512_575_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_576_639_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_640_703_0_2_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_3/lB_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK2                                                          |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                             |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_192_255_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_0_63_0_2_i_1__0_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axis_sobel_0/U0/S_C/lB_0/lB_reg_r1_128_191_0_2_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                  | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                 |               12 |             37 |         3.08 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                   |               10 |             38 |         3.80 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               13 |             41 |         3.15 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                        | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               11 |             41 |         3.73 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                              |               13 |             42 |         3.23 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             42 |         7.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                          |                9 |             42 |         4.67 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             43 |         6.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                       |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             43 |         4.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                    | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                7 |             43 |         6.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             43 |         4.78 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                    | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                       |               11 |             43 |         3.91 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             43 |         6.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             44 |         7.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             44 |         6.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                            | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                               |               14 |             44 |         3.14 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             45 |         2.81 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |                8 |             45 |         5.62 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             45 |         3.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             45 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             46 |         6.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               11 |             46 |         4.18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             46 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                    | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                          |                8 |             46 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                              | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                          |                8 |             46 |         5.75 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             46 |         4.18 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                   | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                       |               12 |             48 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               14 |             48 |         3.43 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               15 |             48 |         3.20 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                       | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               10 |             48 |         4.80 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[64]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[64]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |               11 |             48 |         4.36 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | base_i/ps7_0_axi_periph1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                             |               16 |             48 |         3.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |               10 |             50 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                    | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |               10 |             50 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                   | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                |               14 |             52 |         3.71 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               19 |             53 |         2.79 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               16 |             54 |         3.38 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               25 |             54 |         2.16 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             54 |         4.50 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               21 |             54 |         2.57 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                               |               23 |             55 |         2.39 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |               24 |             59 |         2.46 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               21 |             59 |         2.81 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                   | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                  |               12 |             59 |         4.92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                      | base_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                  |               10 |             59 |         5.90 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                     | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               14 |             60 |         4.29 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                         | base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                           |               10 |             60 |         6.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             64 |         5.33 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               18 |             64 |         3.56 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                            | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             64 |         3.76 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                      | base_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             64 |         4.92 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               26 |             66 |         2.54 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             67 |         6.09 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                         | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               20 |             67 |         3.35 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                                                                                                                                 |               19 |             67 |         3.53 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                 |               21 |             67 |         3.19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               12 |             67 |         5.58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               12 |             67 |         5.58 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               17 |             68 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               14 |             68 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/p_Result_10_reg_12300                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               14 |             68 |         4.86 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |               15 |             69 |         4.60 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                                         |               15 |             71 |         4.73 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             73 |         7.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             73 |         7.30 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                     | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               15 |             75 |         5.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          | base_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               31 |             76 |         2.45 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                  |               19 |             76 |         4.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |               15 |             76 |         5.07 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |               14 |             77 |         5.50 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               15 |             78 |         5.20 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               16 |             80 |         5.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                       |               20 |             81 |         4.05 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                              |               16 |             82 |         5.12 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                             |               16 |             83 |         5.19 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/delayed_last_0_reg_399_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               28 |            102 |         3.64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/ap_CS_fsm_reg[17][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               28 |            102 |         3.64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/ap_enable_reg_pp4_iter0_reg[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               22 |            102 |         4.64 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_in_24_data_V_U/obuf_inst/delayed_last_0_reg_399_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               26 |            102 |         3.92 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/pixel_pack/U0/regslice_both_stream_out_32_data_V_U/ibuf_inst/delayed_last_0_reg_399_reg[0]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               35 |            102 |         2.91 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               52 |            103 |         1.98 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_out/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter6_reg                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               17 |            105 |         6.18 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/hdmi_in/color_convert/U0/regslice_both_stream_out_24_data_U/ibuf_inst/ap_enable_reg_pp0_iter6_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               17 |            105 |         6.18 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                    |               36 |            109 |         3.03 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          | base_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_in/frontend/vtc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                   |               36 |            136 |         3.78 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          | base_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                    |               30 |            145 |         4.83 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | base_i/video/axi_vdma/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               44 |            173 |         3.93 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          | base_i/video/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | base_i/video/axi_vdma/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               40 |            173 |         4.32 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                    | base_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                  |               33 |            173 |         5.24 |
|  base_i/ps7_0/inst/FCLK_CLK1                                                          |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              339 |           1035 |         3.05 |
|  base_i/video/hdmi_out/frontend/axi_dynclk/U0/PXL_CLK_O                               |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              295 |           1170 |         3.97 |
|  base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              305 |           1171 |         3.84 |
|  base_i/ps7_0/inst/FCLK_CLK0                                                          |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              548 |           1752 |         3.20 |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


