// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rsa_multi_stage_mul_x0_add_m (
        ap_ready,
        a,
        m,
        t,
        ap_return
);


output   ap_ready;
input  [0:0] a;
input  [128:0] m;
input  [128:0] t;
output  [128:0] ap_return;

wire   [128:0] d1_V_fu_30_p3;

assign ap_ready = 1'b1;

assign d1_V_fu_30_p3 = ((a[0:0] == 1'b1) ? t : 129'd0);

assign ap_return = (d1_V_fu_30_p3 + m);

endmodule //rsa_multi_stage_mul_x0_add_m
