Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 11:38:24 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TDC_OVERLAY_wrapper_timing_summary_routed.rpt -pb TDC_OVERLAY_wrapper_timing_summary_routed.pb -rpx TDC_OVERLAY_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TDC_OVERLAY_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.912     -118.347                     54                 2200        0.055        0.000                      0                 2200        0.067        0.000                       0                  1183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
sys_clock                           {0.000 4.000}        8.000           125.000         
  clk_out1_TDC_OVERLAY_clk_wiz_0_0  {0.000 1.111}        2.222           450.000         
  clkfbout_TDC_OVERLAY_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                3.421        0.000                      0                 2134        0.055        0.000                      0                 2134        4.020        0.000                       0                  1140  
sys_clock                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_TDC_OVERLAY_clk_wiz_0_0       -2.472      -80.787                     52                   66        0.275        0.000                      0                   66        0.067        0.000                       0                    39  
  clkfbout_TDC_OVERLAY_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        clk_out1_TDC_OVERLAY_clk_wiz_0_0       -4.912     -112.553                     34                   34        0.409        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.749ns (44.080%)  route 3.487ns (55.920%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.899    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.813     9.046    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.329     9.375 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.375    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 2.627ns (44.172%)  route 3.320ns (55.828%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.899    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.138 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.646     8.784    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.302     9.086 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.086    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.031    12.711    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 2.633ns (44.356%)  route 3.303ns (55.644%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.899    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.121 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.629     8.750    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.325     9.075 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.075    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.075    12.755    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.705ns (45.594%)  route 3.228ns (54.406%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.899    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.212 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.553     8.766    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.072 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.072    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.077    12.756    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.638ns (44.725%)  route 3.260ns (55.275%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.119 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.586     8.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.332     9.037 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.037    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 2.616ns (44.400%)  route 3.276ns (55.600%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.098 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.602     8.700    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.331     9.031 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.031    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 2.299ns (40.360%)  route 3.397ns (59.640%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.815 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.723     8.538    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.297     8.835 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.835    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.075    12.755    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 2.394ns (42.236%)  route 3.274ns (57.764%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.875 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.600     8.475    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.332     8.807 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.807    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.513ns (44.706%)  route 3.108ns (55.294%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.024 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.434     8.458    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.302     8.760 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.760    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.079    12.758    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 2.493ns (44.637%)  route 3.092ns (55.363%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.845     3.139    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X35Y100        FDSE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDSE (Prop_fdse_C_Q)         0.419     3.558 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.942     4.500    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I0_O)        0.325     4.825 f  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.777     5.601    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.352     5.953 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.956     6.909    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.235 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.235    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.785 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.418     8.425    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.299     8.724 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.724    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.525    12.704    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.079    12.758    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  4.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.110     1.144    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.894    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.113     1.148    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.825     1.191    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y92         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.115     1.172    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y92         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.555     0.891    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y90         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.134     1.189    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.656     0.992    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    TDC_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.885     1.251    TDC_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    TDC_OVERLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.656     0.992    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.183     1.316    TDC_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.885     1.251    TDC_OVERLAY_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    TDC_OVERLAY_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.288%)  route 0.198ns (48.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.656     0.992    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.198     1.354    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045     1.399 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.399    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X26Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.844     1.210    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.121     1.296    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.555     0.891    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y92         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/Q
                         net (fo=1, routed)           0.054     1.086    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[19].reg1_reg
    SLICE_X38Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.131 r  TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.131    TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data[19]
    SLICE_X38Y92         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.823     1.189    TDC_OVERLAY_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.121     1.025    TDC_OVERLAY_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.168     1.225    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y98         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.826     1.192    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.558     0.894    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.110     1.145    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.825     1.191    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.027    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y96    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y96    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y96    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y96    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y95    TDC_OVERLAY_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y91    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y99    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y81    TDC_OVERLAY_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y96    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y97    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :           52  Failing Endpoints,  Worst Slack       -2.472ns,  Total Violation      -80.787ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.433%)  route 2.416ns (59.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.433%)  route 2.416ns (59.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.433%)  route 2.416ns (59.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.433%)  route 2.416ns (59.567%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.435%)  route 2.416ns (59.565%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.435%)  route 2.416ns (59.565%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.435%)  route 2.416ns (59.565%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.640ns (40.435%)  route 2.416ns (59.565%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730     6.281    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.640ns (41.008%)  route 2.359ns (58.992%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.673     6.224    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y93         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -2.415    

Slack (VIOLATED) :        -2.415ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.640ns (41.008%)  route 2.359ns (58.992%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 3.391 - 2.222 ) 
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.333    -0.384    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.260 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.731     0.472    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.652     2.225    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y89         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     2.743 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.954     3.696    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/S[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.124     3.820 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.820    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_i_8_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.352 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.352    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.466 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.580 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.580    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.694 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.732     5.427    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count0
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.124     5.551 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.673     6.224    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     1.079    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639     1.818    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.909 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482     3.391    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[17]/C
                         clock pessimism              1.033     4.424    
                         clock uncertainty           -0.091     4.333    
    SLICE_X42Y93         FDRE (Setup_fdre_C_R)       -0.524     3.809    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[17]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -2.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.555    -0.676    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/Q
                         net (fo=3, routed)           0.181    -0.354    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/Op1[0]
    SLICE_X47Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.309 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1/O
                         net (fo=1, routed)           0.000    -0.309    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1_n_0
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.823    -0.917    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                         clock pessimism              0.240    -0.676    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.092    -0.584    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.555    -0.676    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/Q
                         net (fo=3, routed)           0.182    -0.353    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/Op1[0]
    SLICE_X47Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.308 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0/O
                         net (fo=1, routed)           0.000    -0.308    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0_n_0
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.823    -0.917    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
                         clock pessimism              0.240    -0.676    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.092    -0.584    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.557     0.453    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     0.617 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/Q
                         net (fo=3, routed)           0.139     0.756    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_0[2]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.866 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.866    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_i_1_n_5
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
                         clock pessimism             -0.128     0.453    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.134     0.587    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.558     0.454    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     0.618 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/Q
                         net (fo=3, routed)           0.139     0.757    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_0[2]
    SLICE_X42Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.867 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.867    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_i_1_n_5
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.826     0.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/C
                         clock pessimism             -0.128     0.454    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.134     0.588    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.558     0.454    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     0.618 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=3, routed)           0.139     0.757    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_0[2]
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.867 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.867    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_i_1_n_5
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.826     0.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/C
                         clock pessimism             -0.128     0.454    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.134     0.588    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.558     0.454    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     0.618 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/Q
                         net (fo=3, routed)           0.139     0.757    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]_0[2]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.867 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.867    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]_i_1_n_5
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.826     0.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/C
                         clock pessimism             -0.128     0.454    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.134     0.588    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.557     0.453    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.617 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.139     0.756    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[7]_0[2]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.866 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.866    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[7]_i_1_n_5
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]/C
                         clock pessimism             -0.128     0.453    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.134     0.587    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.096%)  route 0.139ns (30.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.557     0.453    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     0.617 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/Q
                         net (fo=3, routed)           0.139     0.756    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_0[2]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.902 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]_i_1_n_4
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism             -0.128     0.453    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.134     0.587    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.558     0.454    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     0.618 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[18]/Q
                         net (fo=3, routed)           0.139     0.757    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_0[2]
    SLICE_X42Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.903 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.903    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]_i_1_n_4
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.826     0.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]/C
                         clock pessimism             -0.128     0.454    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.134     0.588    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.582ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           0.789    -0.442    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.397 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.267    -0.129    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.558     0.454    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     0.618 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=3, routed)           0.139     0.757    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_0[2]
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.903 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.903    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]_i_1_n_4
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.826     0.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]/C
                         clock pessimism             -0.128     0.454    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.134     0.588    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y0    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X42Y89     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X42Y91     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X42Y91     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y89     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y89     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y91     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y91     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y92     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y93     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y89     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X42Y91     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   TDC_OVERLAY_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -4.912ns,  Total Violation     -112.553ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.912ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.007ns  (logic 0.580ns (57.581%)  route 0.427ns (42.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 9.419 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/M_RST
    SLICE_X47Y92         LUT5 (Prop_lut5_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0/O
                         net (fo=1, routed)           0.000    13.952    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0_n_0
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.477     9.419    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
                         clock pessimism              0.000     9.419    
                         clock uncertainty           -0.410     9.009    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.031     9.040    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 -4.912    

Slack (VIOLATED) :        -4.910ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.006ns  (logic 0.580ns (57.638%)  route 0.426ns (42.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 9.419 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.426    13.827    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/M_RST
    SLICE_X47Y92         LUT4 (Prop_lut4_I1_O)        0.124    13.951 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1/O
                         net (fo=1, routed)           0.000    13.951    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1_n_0
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.477     9.419    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X47Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                         clock pessimism              0.000     9.419    
                         clock uncertainty           -0.410     9.009    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)        0.032     9.041    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                 -4.910    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.396%)  route 1.157ns (66.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.396%)  route 1.157ns (66.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.396%)  route 1.157ns (66.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.396%)  route 1.157ns (66.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y96         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y96         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.399%)  route 1.157ns (66.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.399%)  route 1.157ns (66.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.399%)  route 1.157ns (66.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.580ns (33.399%)  route 1.157ns (66.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 12.280 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.427    13.828    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.124    13.952 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.730    14.682    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           2.025     9.967    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.100    10.067 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.639    10.707    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.798 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          1.482    12.280    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]/C
                         clock pessimism              0.000    12.280    
                         clock uncertainty           -0.410    11.870    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    11.346    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                 -3.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.910%)  route 0.332ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.176     1.410    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[12]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y92         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.910%)  route 0.332ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.176     1.410    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[13]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y92         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.910%)  route 0.332ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.176     1.410    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y92         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.910%)  route 0.332ns (64.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.176     1.410    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y92         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y92         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.526%)  route 0.386ns (67.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.230     1.463    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y91         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.526%)  route 0.386ns (67.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.230     1.463    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y91         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.526%)  route 0.386ns (67.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.230     1.463    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[8]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y91         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.526%)  route 0.386ns (67.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.230     1.463    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y91         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[9]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y91         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.178%)  route 0.392ns (67.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.236     1.470    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y90         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.178%)  route 0.392ns (67.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.581ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1140, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.156     1.188    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/M_RST
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1/O
                         net (fo=32, routed)          0.236     1.470    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count[31]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5, routed)           1.111    -0.629    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/HS_CLK_IN
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.573 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/count[31]_i_4/O
                         net (fo=1, routed)           0.300    -0.273    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0_n_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.244 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/count_reg[31]_i_3/O
                         net (fo=32, routed)          0.825     0.581    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/a_clk
    SLICE_X42Y90         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.581    
                         clock uncertainty            0.410     0.991    
    SLICE_X42Y90         FDRE (Hold_fdre_C_R)         0.009     1.000    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.469    





