DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I9"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 167,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 187,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 207,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 227,0
)
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 247,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 267,0
)
(Instance
name "I2"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 293,0
)
(Instance
name "I13"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 319,0
)
(Instance
name "I4"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 345,0
)
(Instance
name "I3"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 371,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 397,0
)
(Instance
name "I0"
duLibraryName "Cursor"
duName "cursorCircuit"
elements [
(GiElement
name "position0"
type "positive"
value "position0"
)
(GiElement
name "position1"
type "positive"
value "position1"
)
(GiElement
name "position2"
type "positive"
value "position2"
)
(GiElement
name "slopeShiftBitNb"
type "positive"
value "slopeShiftBitNb"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
mwi 0
uid 452,0
)
(Instance
name "I16"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 545,0
)
(Instance
name "I14"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 571,0
)
(Instance
name "I20"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 597,0
)
(Instance
name "I17"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 623,0
)
(Instance
name "I5"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 649,0
)
(Instance
name "I15"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 684,0
)
(Instance
name "I19"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 704,0
)
(Instance
name "I21"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 724,0
)
(Instance
name "I18"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 744,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 764,0
)
(Instance
name "U_0"
duLibraryName "Lattice"
duName "pll"
elements [
]
mwi 0
uid 1398,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "logic0"
elements [
]
mwi 0
uid 1422,0
)
(Instance
name "U_2"
duLibraryName "sequential"
duName "freqDivider"
elements [
(GiElement
name "divideValue"
type "positive"
value "positive(clockFrequency)"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1465,0
)
(Instance
name "U_3"
duLibraryName "sequential"
duName "TFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 1516,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\@e@b@s3"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\EBS3"
)
(vvPair
variable "date"
value "14.03.2023"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "EBS3"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "14.03.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "11:18:41"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Board/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "EBS3"
)
(vvPair
variable "month"
value "mars"
)
(vvPair
variable "month_long"
value "mars"
)
(vvPair
variable "p"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\@e@b@s3\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-cursor\\Prefs\\..\\Board\\hds\\EBS3\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:18:41"
)
(vvPair
variable "unit"
value "EBS3"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "56000,5625,57500,6375"
)
(Line
uid 112,0
sl 0
ro 270
xt "57500,6000,58000,6000"
pts [
"57500,6000"
"58000,6000"
]
)
]
)
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "48300,5300,55000,6700"
st "restart_n"
ju 2
blo "55000,6500"
tm "WireNameMgr"
)
s (Text
uid 115,0
va (VaSet
)
xt "48300,6700,48300,6700"
ju 2
blo "48300,6700"
tm "SignalTypeMgr"
)
)
)
*2 (PortIoIn
uid 116,0
shape (CompositeShape
uid 117,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 118,0
sl 0
ro 270
xt "34000,59625,35500,60375"
)
(Line
uid 119,0
sl 0
ro 270
xt "35500,60000,36000,60000"
pts [
"35500,60000"
"36000,60000"
]
)
]
)
tg (WTG
uid 120,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 121,0
va (VaSet
font "Verdana,12,0"
)
xt "29200,59300,33000,60700"
st "clock"
ju 2
blo "33000,60500"
tm "WireNameMgr"
)
s (Text
uid 122,0
va (VaSet
)
xt "29200,60700,29200,60700"
ju 2
blo "29200,60700"
tm "SignalTypeMgr"
)
)
)
*3 (PortIoIn
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "56000,41625,57500,42375"
)
(Line
uid 126,0
sl 0
ro 270
xt "57500,42000,58000,42000"
pts [
"57500,42000"
"58000,42000"
]
)
]
)
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "47600,41300,55000,42700"
st "button4_n"
ju 2
blo "55000,42500"
tm "WireNameMgr"
)
s (Text
uid 129,0
va (VaSet
)
xt "47600,42700,47600,42700"
ju 2
blo "47600,42700"
tm "SignalTypeMgr"
)
)
)
*4 (PortIoIn
uid 130,0
shape (CompositeShape
uid 131,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 132,0
sl 0
ro 270
xt "56000,29625,57500,30375"
)
(Line
uid 133,0
sl 0
ro 270
xt "57500,30000,58000,30000"
pts [
"57500,30000"
"58000,30000"
]
)
]
)
tg (WTG
uid 134,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 135,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "50200,29300,55000,30700"
st "go2_n"
ju 2
blo "55000,30500"
tm "WireNameMgr"
)
s (Text
uid 136,0
va (VaSet
)
xt "50200,30700,50200,30700"
ju 2
blo "50200,30700"
tm "SignalTypeMgr"
)
)
)
*5 (PortIoIn
uid 137,0
shape (CompositeShape
uid 138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 139,0
sl 0
ro 270
xt "56000,73625,57500,74375"
)
(Line
uid 140,0
sl 0
ro 270
xt "57500,74000,58000,74000"
pts [
"57500,74000"
"58000,74000"
]
)
]
)
tg (WTG
uid 141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "49300,73300,55000,74700"
st "reset_n"
ju 2
blo "55000,74500"
tm "WireNameMgr"
)
s (Text
uid 143,0
va (VaSet
)
xt "49300,74700,49300,74700"
ju 2
blo "49300,74700"
tm "SignalTypeMgr"
)
)
)
*6 (PortIoIn
uid 151,0
shape (CompositeShape
uid 152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 153,0
sl 0
ro 270
xt "56000,17625,57500,18375"
)
(Line
uid 154,0
sl 0
ro 270
xt "57500,18000,58000,18000"
pts [
"57500,18000"
"58000,18000"
]
)
]
)
tg (WTG
uid 155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "50200,17300,55000,18700"
st "go1_n"
ju 2
blo "55000,18500"
tm "WireNameMgr"
)
s (Text
uid 157,0
va (VaSet
)
xt "50200,18700,50200,18700"
ju 2
blo "50200,18700"
tm "SignalTypeMgr"
)
)
)
*7 (HdlText
uid 158,0
optionalChildren [
*8 (EmbeddedText
uid 163,0
commentText (CommentText
uid 164,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 165,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "59000,63000,65000,65000"
)
autoResize 1
oxt "0,0,18000,5000"
text (MLText
uid 166,0
va (VaSet
)
xt "59200,63200,67400,64400"
st "
logic1 <= '1';
"
tm "HdlTextMgr"
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 159,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "58000,62000,66000,66000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 160,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*9 (Text
uid 161,0
va (VaSet
)
xt "58400,66000,61000,67200"
st "eb2"
blo "58400,67000"
tm "HdlTextNameMgr"
)
*10 (Text
uid 162,0
va (VaSet
)
xt "58400,67000,59800,68200"
st "2"
blo "58400,68000"
tm "HdlTextNumberMgr"
)
]
)
)
*11 (SaComponent
uid 167,0
optionalChildren [
*12 (CptPort
uid 176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 177,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,29625,63000,30375"
)
tg (CPTG
uid 178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 179,0
va (VaSet
isHidden 1
)
xt "63000,29500,64800,30500"
st "in1"
blo "63000,30300"
)
s (Text
uid 180,0
va (VaSet
isHidden 1
)
xt "63000,30500,63000,30500"
blo "63000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*13 (CptPort
uid 181,0
optionalChildren [
*14 (Circle
uid 186,0
va (VaSet
fg "0,65535,0"
)
xt "68000,29625,68750,30375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "68750,29625,69500,30375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
isHidden 1
)
xt "65350,29500,67750,30500"
st "out1"
ju 2
blo "67750,30300"
)
s (Text
uid 185,0
va (VaSet
isHidden 1
)
xt "67750,30500,67750,30500"
ju 2
blo "67750,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,27000,68000,33000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 169,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 170,0
va (VaSet
isHidden 1
)
xt "63910,25700,66910,26700"
st "gates"
blo "63910,26500"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 171,0
va (VaSet
isHidden 1
)
xt "63910,26700,68710,27700"
st "inverter"
blo "63910,27500"
tm "CptNameMgr"
)
*17 (Text
uid 172,0
va (VaSet
)
xt "63910,26700,65110,27700"
st "I9"
blo "63910,27500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 173,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 174,0
text (MLText
uid 175,0
va (VaSet
isHidden 1
)
xt "63000,33400,76400,34600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*18 (SaComponent
uid 187,0
optionalChildren [
*19 (CptPort
uid 196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 197,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,5625,63000,6375"
)
tg (CPTG
uid 198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 199,0
va (VaSet
isHidden 1
)
xt "63000,5500,64800,6500"
st "in1"
blo "63000,6300"
)
s (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "63000,6500,63000,6500"
blo "63000,6500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*20 (CptPort
uid 201,0
optionalChildren [
*21 (Circle
uid 206,0
va (VaSet
fg "0,65535,0"
)
xt "68000,5625,68750,6375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "68750,5625,69500,6375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "65350,5500,67750,6500"
st "out1"
ju 2
blo "67750,6300"
)
s (Text
uid 205,0
va (VaSet
isHidden 1
)
xt "67750,6500,67750,6500"
ju 2
blo "67750,6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,3000,68000,9000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 189,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*22 (Text
uid 190,0
va (VaSet
isHidden 1
)
xt "63910,1700,66910,2700"
st "gates"
blo "63910,2500"
tm "BdLibraryNameMgr"
)
*23 (Text
uid 191,0
va (VaSet
isHidden 1
)
xt "63910,2700,68710,3700"
st "inverter"
blo "63910,3500"
tm "CptNameMgr"
)
*24 (Text
uid 192,0
va (VaSet
)
xt "63910,2700,65710,3700"
st "I10"
blo "63910,3500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 193,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 194,0
text (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "63000,9400,76400,10600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*25 (SaComponent
uid 207,0
optionalChildren [
*26 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,41625,63000,42375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
isHidden 1
)
xt "63000,41500,64800,42500"
st "in1"
blo "63000,42300"
)
s (Text
uid 220,0
va (VaSet
isHidden 1
)
xt "63000,42500,63000,42500"
blo "63000,42500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*27 (CptPort
uid 221,0
optionalChildren [
*28 (Circle
uid 226,0
va (VaSet
fg "0,65535,0"
)
xt "68000,41625,68750,42375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "68750,41625,69500,42375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "65350,41500,67750,42500"
st "out1"
ju 2
blo "67750,42300"
)
s (Text
uid 225,0
va (VaSet
isHidden 1
)
xt "67750,42500,67750,42500"
ju 2
blo "67750,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,39000,68000,45000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 209,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "63910,37700,66910,38700"
st "gates"
blo "63910,38500"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 211,0
va (VaSet
isHidden 1
)
xt "63910,38700,68710,39700"
st "inverter"
blo "63910,39500"
tm "CptNameMgr"
)
*31 (Text
uid 212,0
va (VaSet
)
xt "63910,38700,65710,39700"
st "I11"
blo "63910,39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 213,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 214,0
text (MLText
uid 215,0
va (VaSet
isHidden 1
)
xt "63000,45400,76400,46600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 227,0
optionalChildren [
*33 (CptPort
uid 236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 237,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,17625,63000,18375"
)
tg (CPTG
uid 238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 239,0
va (VaSet
isHidden 1
)
xt "63000,17500,64800,18500"
st "in1"
blo "63000,18300"
)
s (Text
uid 240,0
va (VaSet
isHidden 1
)
xt "63000,18500,63000,18500"
blo "63000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*34 (CptPort
uid 241,0
optionalChildren [
*35 (Circle
uid 246,0
va (VaSet
fg "0,65535,0"
)
xt "68000,17625,68750,18375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "68750,17625,69500,18375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
isHidden 1
)
xt "65350,17500,67750,18500"
st "out1"
ju 2
blo "67750,18300"
)
s (Text
uid 245,0
va (VaSet
isHidden 1
)
xt "67750,18500,67750,18500"
ju 2
blo "67750,18500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,15000,68000,21000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 229,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 230,0
va (VaSet
isHidden 1
)
xt "63910,13700,66910,14700"
st "gates"
blo "63910,14500"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 231,0
va (VaSet
isHidden 1
)
xt "63910,14700,68710,15700"
st "inverter"
blo "63910,15500"
tm "CptNameMgr"
)
*38 (Text
uid 232,0
va (VaSet
)
xt "63910,14700,65710,15700"
st "I12"
blo "63910,15500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 233,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 234,0
text (MLText
uid 235,0
va (VaSet
isHidden 1
)
xt "63000,21400,76400,22600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 247,0
optionalChildren [
*40 (CptPort
uid 256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "62250,73625,63000,74375"
)
tg (CPTG
uid 258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 259,0
va (VaSet
isHidden 1
)
xt "63000,73500,64800,74500"
st "in1"
blo "63000,74300"
)
s (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "63000,74500,63000,74500"
blo "63000,74500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*41 (CptPort
uid 261,0
optionalChildren [
*42 (Circle
uid 266,0
va (VaSet
fg "0,65535,0"
)
xt "68000,73625,68750,74375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "68750,73625,69500,74375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
isHidden 1
)
xt "65350,73500,67750,74500"
st "out1"
ju 2
blo "67750,74300"
)
s (Text
uid 265,0
va (VaSet
isHidden 1
)
xt "67750,74500,67750,74500"
ju 2
blo "67750,74500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,71000,68000,77000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 249,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 250,0
va (VaSet
isHidden 1
)
xt "63910,69700,66910,70700"
st "gates"
blo "63910,70500"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 251,0
va (VaSet
isHidden 1
)
xt "63910,70700,68710,71700"
st "inverter"
blo "63910,71500"
tm "CptNameMgr"
)
*45 (Text
uid 252,0
va (VaSet
)
xt "63910,70700,65110,71700"
st "I1"
blo "63910,71500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 253,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 254,0
text (MLText
uid 255,0
va (VaSet
isHidden 1
)
xt "63000,77400,76400,78600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 267,0
optionalChildren [
*47 (CptPort
uid 276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 277,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,63625,71000,64375"
)
tg (CPTG
uid 278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 279,0
va (VaSet
)
xt "72000,63300,72600,64300"
st "D"
blo "72000,64100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*48 (CptPort
uid 280,0
optionalChildren [
*49 (FFT
pts [
"71750,68000"
"71000,68375"
"71000,67625"
]
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,67625,71750,68375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 281,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,67625,71000,68375"
)
tg (CPTG
uid 282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 283,0
va (VaSet
)
xt "72000,67400,73800,68400"
st "CLK"
blo "72000,68200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*50 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,70000,74375,70750"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "73000,68600,74800,69600"
st "CLR"
blo "73000,69400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*51 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,63625,77750,64375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
)
xt "75400,63300,76000,64300"
st "Q"
ju 2
blo "76000,64100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 268,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,62000,77000,70000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 269,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 270,0
va (VaSet
)
xt "74600,69700,81200,70700"
st "sequential"
blo "74600,70500"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 271,0
va (VaSet
)
xt "74600,70700,76400,71700"
st "DFF"
blo "74600,71500"
tm "CptNameMgr"
)
*54 (Text
uid 272,0
va (VaSet
)
xt "74600,71700,75800,72700"
st "I6"
blo "74600,72500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 273,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 274,0
text (MLText
uid 275,0
va (VaSet
isHidden 1
)
xt "78000,69400,91400,70600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*55 (SaComponent
uid 293,0
optionalChildren [
*56 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,29625,71000,30375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "72000,29300,72600,30300"
st "D"
blo "72000,30100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*57 (CptPort
uid 306,0
optionalChildren [
*58 (FFT
pts [
"71750,34000"
"71000,34375"
"71000,33625"
]
uid 310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,33625,71750,34375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 307,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,33625,71000,34375"
)
tg (CPTG
uid 308,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 309,0
va (VaSet
)
xt "72000,33400,73800,34400"
st "CLK"
blo "72000,34200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*59 (CptPort
uid 311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 312,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,36000,74375,36750"
)
tg (CPTG
uid 313,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 314,0
va (VaSet
)
xt "73000,34600,74800,35600"
st "CLR"
blo "73000,35400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*60 (CptPort
uid 315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 316,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,29625,77750,30375"
)
tg (CPTG
uid 317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 318,0
va (VaSet
)
xt "75400,29300,76000,30300"
st "Q"
ju 2
blo "76000,30100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,28000,77000,36000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 296,0
va (VaSet
)
xt "74600,35700,81200,36700"
st "sequential"
blo "74600,36500"
tm "BdLibraryNameMgr"
)
*62 (Text
uid 297,0
va (VaSet
)
xt "74600,36700,76400,37700"
st "DFF"
blo "74600,37500"
tm "CptNameMgr"
)
*63 (Text
uid 298,0
va (VaSet
)
xt "74600,37700,75800,38700"
st "I2"
blo "74600,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 300,0
text (MLText
uid 301,0
va (VaSet
isHidden 1
)
xt "78000,35400,91400,36600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*64 (SaComponent
uid 319,0
optionalChildren [
*65 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,17625,71000,18375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "72000,17300,72600,18300"
st "D"
blo "72000,18100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*66 (CptPort
uid 332,0
optionalChildren [
*67 (FFT
pts [
"71750,22000"
"71000,22375"
"71000,21625"
]
uid 336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,21625,71750,22375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 333,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,21625,71000,22375"
)
tg (CPTG
uid 334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 335,0
va (VaSet
)
xt "72000,21400,73800,22400"
st "CLK"
blo "72000,22200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*68 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,24000,74375,24750"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "73000,22600,74800,23600"
st "CLR"
blo "73000,23400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*69 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,17625,77750,18375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "75400,17300,76000,18300"
st "Q"
ju 2
blo "76000,18100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 320,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,16000,77000,24000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 321,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 322,0
va (VaSet
)
xt "74600,23700,81200,24700"
st "sequential"
blo "74600,24500"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 323,0
va (VaSet
)
xt "74600,24700,76400,25700"
st "DFF"
blo "74600,25500"
tm "CptNameMgr"
)
*72 (Text
uid 324,0
va (VaSet
)
xt "74600,25700,76400,26700"
st "I13"
blo "74600,26500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 325,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 326,0
text (MLText
uid 327,0
va (VaSet
isHidden 1
)
xt "78000,23400,91400,24600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 345,0
optionalChildren [
*74 (CptPort
uid 354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 355,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,5625,71000,6375"
)
tg (CPTG
uid 356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 357,0
va (VaSet
)
xt "72000,5300,72600,6300"
st "D"
blo "72000,6100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*75 (CptPort
uid 358,0
optionalChildren [
*76 (FFT
pts [
"71750,10000"
"71000,10375"
"71000,9625"
]
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,9625,71750,10375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,9625,71000,10375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
)
xt "72000,9400,73800,10400"
st "CLK"
blo "72000,10200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*77 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,12000,74375,12750"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "73000,10600,74800,11600"
st "CLR"
blo "73000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*78 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,5625,77750,6375"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 370,0
va (VaSet
)
xt "75400,5300,76000,6300"
st "Q"
ju 2
blo "76000,6100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 346,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,4000,77000,12000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 348,0
va (VaSet
)
xt "74600,11700,81200,12700"
st "sequential"
blo "74600,12500"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 349,0
va (VaSet
)
xt "74600,12700,76400,13700"
st "DFF"
blo "74600,13500"
tm "CptNameMgr"
)
*81 (Text
uid 350,0
va (VaSet
)
xt "74600,13700,75800,14700"
st "I4"
blo "74600,14500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 352,0
text (MLText
uid 353,0
va (VaSet
isHidden 1
)
xt "78000,11400,91400,12600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*82 (SaComponent
uid 371,0
optionalChildren [
*83 (CptPort
uid 380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 381,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,41625,71000,42375"
)
tg (CPTG
uid 382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 383,0
va (VaSet
)
xt "72000,41300,72600,42300"
st "D"
blo "72000,42100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*84 (CptPort
uid 384,0
optionalChildren [
*85 (FFT
pts [
"71750,46000"
"71000,46375"
"71000,45625"
]
uid 388,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,45625,71750,46375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 385,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,45625,71000,46375"
)
tg (CPTG
uid 386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 387,0
va (VaSet
)
xt "72000,45400,73800,46400"
st "CLK"
blo "72000,46200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*86 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73625,48000,74375,48750"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "73000,46600,74800,47600"
st "CLR"
blo "73000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*87 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "77000,41625,77750,42375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
)
xt "75400,41300,76000,42300"
st "Q"
ju 2
blo "76000,42100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 372,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,40000,77000,48000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 374,0
va (VaSet
)
xt "74600,47700,81200,48700"
st "sequential"
blo "74600,48500"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 375,0
va (VaSet
)
xt "74600,48700,76400,49700"
st "DFF"
blo "74600,49500"
tm "CptNameMgr"
)
*90 (Text
uid 376,0
va (VaSet
)
xt "74600,49700,75800,50700"
st "I3"
blo "74600,50500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 378,0
text (MLText
uid 379,0
va (VaSet
isHidden 1
)
xt "78000,47400,91400,48600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 397,0
optionalChildren [
*92 (CptPort
uid 406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 407,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79250,63625,80000,64375"
)
tg (CPTG
uid 408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
)
xt "80000,63500,81800,64500"
st "in1"
blo "80000,64300"
)
s (Text
uid 410,0
va (VaSet
isHidden 1
)
xt "80000,64500,80000,64500"
blo "80000,64500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*93 (CptPort
uid 411,0
optionalChildren [
*94 (Circle
uid 416,0
va (VaSet
fg "0,65535,0"
)
xt "85000,63625,85750,64375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 412,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "85750,63625,86500,64375"
)
tg (CPTG
uid 413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "82350,63500,84750,64500"
st "out1"
ju 2
blo "84750,64300"
)
s (Text
uid 415,0
va (VaSet
isHidden 1
)
xt "84750,64500,84750,64500"
ju 2
blo "84750,64500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,61000,85000,67000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 399,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 400,0
va (VaSet
isHidden 1
)
xt "80910,59700,83910,60700"
st "gates"
blo "80910,60500"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 401,0
va (VaSet
isHidden 1
)
xt "80910,60700,85710,61700"
st "inverter"
blo "80910,61500"
tm "CptNameMgr"
)
*97 (Text
uid 402,0
va (VaSet
)
xt "80910,60700,82110,61700"
st "I7"
blo "80910,61500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 403,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 404,0
text (MLText
uid 405,0
va (VaSet
isHidden 1
)
xt "80000,67400,93400,68600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*98 (PortIoOut
uid 417,0
shape (CompositeShape
uid 418,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 419,0
sl 0
ro 90
xt "88000,53625,89500,54375"
)
(Line
uid 420,0
sl 0
ro 90
xt "89500,54000,90000,54000"
pts [
"90000,54000"
"89500,54000"
]
)
]
)
tg (WTG
uid 421,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "79000,53300,87000,54700"
st "LCD_RST_n"
ju 2
blo "87000,54500"
tm "WireNameMgr"
)
s (Text
uid 423,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,54700,79000,54700"
ju 2
blo "79000,54700"
tm "SignalTypeMgr"
)
)
)
*99 (PortIoOut
uid 424,0
shape (CompositeShape
uid 425,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 426,0
sl 0
ro 90
xt "88000,51625,89500,52375"
)
(Line
uid 427,0
sl 0
ro 90
xt "89500,52000,90000,52000"
pts [
"90000,52000"
"89500,52000"
]
)
]
)
tg (WTG
uid 428,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 429,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81300,51300,87000,52700"
st "LCD_A0"
ju 2
blo "87000,52500"
tm "WireNameMgr"
)
s (Text
uid 430,0
va (VaSet
font "Verdana,12,0"
)
xt "81300,52700,81300,52700"
ju 2
blo "81300,52700"
tm "SignalTypeMgr"
)
)
)
*100 (PortIoOut
uid 431,0
shape (CompositeShape
uid 432,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 433,0
sl 0
ro 90
xt "88000,47625,89500,48375"
)
(Line
uid 434,0
sl 0
ro 90
xt "89500,48000,90000,48000"
pts [
"90000,48000"
"89500,48000"
]
)
]
)
tg (WTG
uid 435,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80500,47300,87000,48700"
st "LCD_SCL"
ju 2
blo "87000,48500"
tm "WireNameMgr"
)
s (Text
uid 437,0
va (VaSet
font "Verdana,12,0"
)
xt "80500,48700,80500,48700"
ju 2
blo "80500,48700"
tm "SignalTypeMgr"
)
)
)
*101 (PortIoOut
uid 438,0
shape (CompositeShape
uid 439,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 440,0
sl 0
ro 90
xt "88000,45625,89500,46375"
)
(Line
uid 441,0
sl 0
ro 90
xt "89500,46000,90000,46000"
pts [
"90000,46000"
"89500,46000"
]
)
]
)
tg (WTG
uid 442,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "78800,45300,87000,46700"
st "LCD_CS1_n"
ju 2
blo "87000,46500"
tm "WireNameMgr"
)
s (Text
uid 444,0
va (VaSet
font "Verdana,12,0"
)
xt "78800,46700,78800,46700"
ju 2
blo "78800,46700"
tm "SignalTypeMgr"
)
)
)
*102 (PortIoOut
uid 445,0
shape (CompositeShape
uid 446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 447,0
sl 0
ro 90
xt "88000,49625,89500,50375"
)
(Line
uid 448,0
sl 0
ro 90
xt "89500,50000,90000,50000"
pts [
"90000,50000"
"89500,50000"
]
)
]
)
tg (WTG
uid 449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "81600,49300,87000,50700"
st "LCD_SI"
ju 2
blo "87000,50500"
tm "WireNameMgr"
)
s (Text
uid 451,0
va (VaSet
font "Verdana,12,0"
)
xt "81600,50700,81600,50700"
ju 2
blo "81600,50700"
tm "SignalTypeMgr"
)
)
)
*103 (SaComponent
uid 452,0
optionalChildren [
*104 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,59625,98000,60375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,59300,102500,60600"
st "clock"
blo "99000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*105 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,61625,98000,62375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,61300,102500,62600"
st "reset"
blo "99000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
)
)
)
*106 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,37625,114750,38375"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 472,0
va (VaSet
font "Verdana,12,0"
)
xt "109500,37400,113000,38700"
st "side1"
ju 2
blo "113000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "side1"
t "std_uLogic"
o 19
)
)
)
*107 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,35625,98000,36375"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,35300,103900,36600"
st "restart"
blo "99000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "restart"
t "std_uLogic"
o 9
)
)
)
*108 (CptPort
uid 477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,39625,98000,40375"
)
tg (CPTG
uid 479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 480,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,39300,101100,40600"
st "go2"
blo "99000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "go2"
t "std_uLogic"
o 7
)
)
)
*109 (CptPort
uid 481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 482,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,43625,114750,44375"
)
tg (CPTG
uid 483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 484,0
va (VaSet
font "Verdana,12,0"
)
xt "108100,43400,113000,44700"
st "sensor1"
ju 2
blo "113000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "sensor1"
t "std_uLogic"
o 10
)
)
)
*110 (CptPort
uid 485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,57625,98000,58375"
)
tg (CPTG
uid 487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 488,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,57300,104600,58600"
st "testMode"
blo "99000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 12
)
)
)
*111 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 490,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,31250,106375,32000"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
font "Verdana,12,0"
)
xt "103700,33000,108600,34300"
st "testOut"
ju 2
blo "108600,34000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 21
)
)
)
*112 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,37625,98000,38375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,37300,101100,38600"
st "go1"
blo "99000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "go1"
t "std_uLogic"
o 6
)
)
)
*113 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,39625,114750,40375"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 500,0
va (VaSet
font "Verdana,12,0"
)
xt "109500,39400,113000,40700"
st "side2"
ju 2
blo "113000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "side2"
t "std_uLogic"
o 20
)
)
)
*114 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,45625,114750,46375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
font "Verdana,12,0"
)
xt "108100,45300,113000,46600"
st "sensor2"
ju 2
blo "113000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
)
)
)
*115 (CptPort
uid 505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,35625,114750,36375"
)
tg (CPTG
uid 507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 508,0
va (VaSet
font "Verdana,12,0"
)
xt "108100,35400,113000,36700"
st "motorOn"
ju 2
blo "113000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "motorOn"
t "std_uLogic"
o 18
)
)
)
*116 (CptPort
uid 509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 510,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,49625,114750,50375"
)
tg (CPTG
uid 511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 512,0
va (VaSet
font "Verdana,12,0"
)
xt "107400,49400,113000,50700"
st "encoderA"
ju 2
blo "113000,50400"
)
)
thePort (LogicalPort
decl (Decl
n "encoderA"
t "std_uLogic"
o 3
)
)
)
*117 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,51625,114750,52375"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
font "Verdana,12,0"
)
xt "107400,51400,113000,52700"
st "encoderB"
ju 2
blo "113000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "encoderB"
t "std_uLogic"
o 4
)
)
)
*118 (CptPort
uid 517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 518,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,53625,114750,54375"
)
tg (CPTG
uid 519,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 520,0
va (VaSet
font "Verdana,12,0"
)
xt "107400,53400,113000,54700"
st "encoderI"
ju 2
blo "113000,54400"
)
)
thePort (LogicalPort
decl (Decl
n "encoderI"
t "std_uLogic"
o 5
)
)
)
*119 (CptPort
uid 521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,41625,98000,42375"
)
tg (CPTG
uid 523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 524,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,41300,103900,42600"
st "button4"
blo "99000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "button4"
t "std_uLogic"
o 1
)
)
)
*120 (CptPort
uid 525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 526,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,45625,98000,46375"
)
tg (CPTG
uid 527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 528,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,45300,102500,46600"
st "CS1_n"
blo "99000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_ulogic"
o 14
)
)
)
*121 (CptPort
uid 529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 530,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,47625,98000,48375"
)
tg (CPTG
uid 531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,47300,101100,48600"
st "SCL"
blo "99000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_ulogic"
o 16
)
)
)
*122 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,49625,98000,50375"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,49300,100400,50600"
st "SI"
blo "99000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SI"
t "std_ulogic"
o 17
)
)
)
*123 (CptPort
uid 537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 538,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,51625,98000,52375"
)
tg (CPTG
uid 539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 540,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,51300,100400,52600"
st "A0"
blo "99000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A0"
t "std_ulogic"
o 13
)
)
)
*124 (CptPort
uid 541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 542,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,53625,98000,54375"
)
tg (CPTG
uid 543,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 544,0
va (VaSet
font "Verdana,12,0"
)
xt "99000,53300,102500,54600"
st "RST_n"
blo "99000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_ulogic"
o 15
)
)
)
]
shape (Rectangle
uid 453,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,32000,114000,64000"
)
oxt "40000,2000,56000,34000"
ttg (MlTextGroup
uid 454,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 455,0
va (VaSet
font "Verdana,8,1"
)
xt "98100,63700,101100,64600"
st "Cursor"
blo "98100,64400"
tm "BdLibraryNameMgr"
)
*126 (Text
uid 456,0
va (VaSet
font "Verdana,8,1"
)
xt "98100,64700,105100,65600"
st "cursorCircuit"
blo "98100,65400"
tm "CptNameMgr"
)
*127 (Text
uid 457,0
va (VaSet
font "Verdana,8,1"
)
xt "98100,65700,99100,66600"
st "I0"
blo "98100,66400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 458,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 459,0
text (MLText
uid 460,0
va (VaSet
font "Verdana,8,0"
)
xt "98000,67200,120000,73200"
st "position0       = position0          ( positive )  
position1       = position1          ( positive )  
position2       = position2          ( positive )  
slopeShiftBitNb = slopeShiftBitNb    ( positive )  
pwmBitNb        = pwmBitNb           ( positive )  
testLineNb      = testLineNb         ( positive )  "
)
header ""
)
elements [
(GiElement
name "position0"
type "positive"
value "position0"
)
(GiElement
name "position1"
type "positive"
value "position1"
)
(GiElement
name "position2"
type "positive"
value "position2"
)
(GiElement
name "slopeShiftBitNb"
type "positive"
value "slopeShiftBitNb"
)
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*128 (SaComponent
uid 545,0
optionalChildren [
*129 (CptPort
uid 554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 555,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,69625,133750,70375"
)
tg (CPTG
uid 556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "131400,69300,132000,70300"
st "D"
ju 2
blo "132000,70100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*130 (CptPort
uid 558,0
optionalChildren [
*131 (FFT
pts [
"132250,74000"
"133000,73625"
"133000,74375"
]
uid 562,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,73625,133000,74375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,73625,133750,74375"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "130200,73400,132000,74400"
st "CLK"
ju 2
blo "132000,74200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*132 (CptPort
uid 563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 564,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,76000,130375,76750"
)
tg (CPTG
uid 565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
)
xt "128600,74600,130400,75600"
st "CLR"
blo "128600,75400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*133 (CptPort
uid 567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 568,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,69625,127000,70375"
)
tg (CPTG
uid 569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 570,0
va (VaSet
)
xt "128000,69300,128600,70300"
st "Q"
blo "128000,70100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 546,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,68000,133000,76000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 547,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 548,0
va (VaSet
)
xt "125600,75700,132200,76700"
st "sequential"
blo "125600,76500"
tm "BdLibraryNameMgr"
)
*135 (Text
uid 549,0
va (VaSet
)
xt "125600,76700,127400,77700"
st "DFF"
blo "125600,77500"
tm "CptNameMgr"
)
*136 (Text
uid 550,0
va (VaSet
)
xt "125600,77700,127400,78700"
st "I16"
blo "125600,78500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 551,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 552,0
text (MLText
uid 553,0
va (VaSet
isHidden 1
)
xt "134000,75400,147400,76600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*137 (SaComponent
uid 571,0
optionalChildren [
*138 (CptPort
uid 580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 581,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,33625,133750,34375"
)
tg (CPTG
uid 582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 583,0
va (VaSet
)
xt "131400,33300,132000,34300"
st "D"
ju 2
blo "132000,34100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*139 (CptPort
uid 584,0
optionalChildren [
*140 (FFT
pts [
"132250,38000"
"133000,37625"
"133000,38375"
]
uid 588,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,37625,133000,38375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 585,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,37625,133750,38375"
)
tg (CPTG
uid 586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "130200,37400,132000,38400"
st "CLK"
ju 2
blo "132000,38200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*141 (CptPort
uid 589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 590,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,40000,130375,40750"
)
tg (CPTG
uid 591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 592,0
va (VaSet
)
xt "128600,38600,130400,39600"
st "CLR"
blo "128600,39400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*142 (CptPort
uid 593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 594,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,33625,127000,34375"
)
tg (CPTG
uid 595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "128000,33300,128600,34300"
st "Q"
blo "128000,34100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 572,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,32000,133000,40000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 573,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
uid 574,0
va (VaSet
)
xt "125600,39700,132200,40700"
st "sequential"
blo "125600,40500"
tm "BdLibraryNameMgr"
)
*144 (Text
uid 575,0
va (VaSet
)
xt "125600,40700,127400,41700"
st "DFF"
blo "125600,41500"
tm "CptNameMgr"
)
*145 (Text
uid 576,0
va (VaSet
)
xt "125600,41700,127400,42700"
st "I14"
blo "125600,42500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 577,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 578,0
text (MLText
uid 579,0
va (VaSet
isHidden 1
)
xt "134000,39400,147400,40600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*146 (SaComponent
uid 597,0
optionalChildren [
*147 (CptPort
uid 606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 607,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,81625,133750,82375"
)
tg (CPTG
uid 608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 609,0
va (VaSet
)
xt "131400,81300,132000,82300"
st "D"
ju 2
blo "132000,82100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*148 (CptPort
uid 610,0
optionalChildren [
*149 (FFT
pts [
"132250,86000"
"133000,85625"
"133000,86375"
]
uid 614,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,85625,133000,86375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 611,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,85625,133750,86375"
)
tg (CPTG
uid 612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 613,0
va (VaSet
)
xt "130200,85400,132000,86400"
st "CLK"
ju 2
blo "132000,86200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*150 (CptPort
uid 615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 616,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,88000,130375,88750"
)
tg (CPTG
uid 617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 618,0
va (VaSet
)
xt "128600,86600,130400,87600"
st "CLR"
blo "128600,87400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*151 (CptPort
uid 619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 620,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,81625,127000,82375"
)
tg (CPTG
uid 621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "128000,81300,128600,82300"
st "Q"
blo "128000,82100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 598,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,80000,133000,88000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 600,0
va (VaSet
)
xt "125600,87700,132200,88700"
st "sequential"
blo "125600,88500"
tm "BdLibraryNameMgr"
)
*153 (Text
uid 601,0
va (VaSet
)
xt "125600,88700,127400,89700"
st "DFF"
blo "125600,89500"
tm "CptNameMgr"
)
*154 (Text
uid 602,0
va (VaSet
)
xt "125600,89700,127400,90700"
st "I20"
blo "125600,90500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 604,0
text (MLText
uid 605,0
va (VaSet
isHidden 1
)
xt "134000,87400,147400,88600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*155 (SaComponent
uid 623,0
optionalChildren [
*156 (CptPort
uid 632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 633,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,57625,133750,58375"
)
tg (CPTG
uid 634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 635,0
va (VaSet
)
xt "131400,57300,132000,58300"
st "D"
ju 2
blo "132000,58100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*157 (CptPort
uid 636,0
optionalChildren [
*158 (FFT
pts [
"132250,62000"
"133000,61625"
"133000,62375"
]
uid 640,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,61625,133000,62375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,61625,133750,62375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "130200,61400,132000,62400"
st "CLK"
ju 2
blo "132000,62200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*159 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,64000,130375,64750"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
)
xt "128600,62600,130400,63600"
st "CLR"
blo "128600,63400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*160 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,57625,127000,58375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
)
xt "128000,57300,128600,58300"
st "Q"
blo "128000,58100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 624,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,56000,133000,64000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 625,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
uid 626,0
va (VaSet
)
xt "125600,63700,132200,64700"
st "sequential"
blo "125600,64500"
tm "BdLibraryNameMgr"
)
*162 (Text
uid 627,0
va (VaSet
)
xt "125600,64700,127400,65700"
st "DFF"
blo "125600,65500"
tm "CptNameMgr"
)
*163 (Text
uid 628,0
va (VaSet
)
xt "125600,65700,127400,66700"
st "I17"
blo "125600,66500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 629,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 630,0
text (MLText
uid 631,0
va (VaSet
isHidden 1
)
xt "134000,63400,147400,64600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*164 (SaComponent
uid 649,0
optionalChildren [
*165 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 659,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,45625,133750,46375"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "131400,45300,132000,46300"
st "D"
ju 2
blo "132000,46100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*166 (CptPort
uid 662,0
optionalChildren [
*167 (FFT
pts [
"132250,50000"
"133000,49625"
"133000,50375"
]
uid 666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132250,49625,133000,50375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 663,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "133000,49625,133750,50375"
)
tg (CPTG
uid 664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 665,0
va (VaSet
)
xt "130200,49400,132000,50400"
st "CLK"
ju 2
blo "132000,50200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*168 (CptPort
uid 667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 668,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "129625,52000,130375,52750"
)
tg (CPTG
uid 669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 670,0
va (VaSet
)
xt "128600,50600,130400,51600"
st "CLR"
blo "128600,51400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*169 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126250,45625,127000,46375"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
)
xt "128000,45300,128600,46300"
st "Q"
blo "128000,46100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 650,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,44000,133000,52000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 651,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 652,0
va (VaSet
)
xt "125600,51700,132200,52700"
st "sequential"
blo "125600,52500"
tm "BdLibraryNameMgr"
)
*171 (Text
uid 653,0
va (VaSet
)
xt "125600,52700,127400,53700"
st "DFF"
blo "125600,53500"
tm "CptNameMgr"
)
*172 (Text
uid 654,0
va (VaSet
)
xt "125600,53700,126800,54700"
st "I5"
blo "125600,54500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 655,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 656,0
text (MLText
uid 657,0
va (VaSet
isHidden 1
)
xt "134000,51400,147400,52600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*173 (HdlText
uid 675,0
optionalChildren [
*174 (EmbeddedText
uid 680,0
commentText (CommentText
uid 681,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 682,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "122000,11000,142000,21000"
)
oxt "0,0,18000,5000"
text (MLText
uid 683,0
va (VaSet
)
xt "122200,11200,138500,17200"
st "
LED1 <= testOut(16);
--LED2 <= not testOut(16);
LED2 <= testOut(15);

LEDs <= testOut(1 to 8);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 20000
)
)
)
]
shape (Rectangle
uid 676,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "122000,10000,142000,22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 677,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 678,0
va (VaSet
)
xt "122400,22000,125000,23200"
st "eb3"
blo "122400,23000"
tm "HdlTextNameMgr"
)
*176 (Text
uid 679,0
va (VaSet
)
xt "122400,23000,123800,24200"
st "3"
blo "122400,24000"
tm "HdlTextNumberMgr"
)
]
)
)
*177 (SaComponent
uid 684,0
optionalChildren [
*178 (CptPort
uid 693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 694,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144000,33625,144750,34375"
)
tg (CPTG
uid 695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 696,0
va (VaSet
isHidden 1
)
xt "208950,33500,210750,34500"
st "in1"
ju 2
blo "210750,34300"
)
s (Text
uid 697,0
va (VaSet
isHidden 1
)
xt "210750,34500,210750,34500"
ju 2
blo "210750,34500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*179 (CptPort
uid 698,0
optionalChildren [
*180 (Circle
uid 703,0
va (VaSet
fg "0,65535,0"
)
xt "138250,33625,139000,34375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "137500,33625,138250,34375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
isHidden 1
)
xt "200100,33500,202500,34500"
st "out1"
blo "200100,34300"
)
s (Text
uid 702,0
va (VaSet
isHidden 1
)
xt "200100,34500,200100,34500"
blo "200100,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 685,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,31000,144000,37000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 686,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 687,0
va (VaSet
isHidden 1
)
xt "139910,29700,142910,30700"
st "gates"
blo "139910,30500"
tm "BdLibraryNameMgr"
)
*182 (Text
uid 688,0
va (VaSet
isHidden 1
)
xt "139910,30700,144710,31700"
st "inverter"
blo "139910,31500"
tm "CptNameMgr"
)
*183 (Text
uid 689,0
va (VaSet
)
xt "139910,30700,141710,31700"
st "I15"
blo "139910,31500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 690,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 691,0
text (MLText
uid 692,0
va (VaSet
isHidden 1
)
xt "139000,37400,152400,38600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*184 (SaComponent
uid 704,0
optionalChildren [
*185 (CptPort
uid 713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 714,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144000,57625,144750,58375"
)
tg (CPTG
uid 715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 716,0
va (VaSet
isHidden 1
)
xt "208950,57500,210750,58500"
st "in1"
ju 2
blo "210750,58300"
)
s (Text
uid 717,0
va (VaSet
isHidden 1
)
xt "210750,58500,210750,58500"
ju 2
blo "210750,58500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*186 (CptPort
uid 718,0
optionalChildren [
*187 (Circle
uid 723,0
va (VaSet
fg "0,65535,0"
)
xt "138250,57625,139000,58375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "137500,57625,138250,58375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
isHidden 1
)
xt "200100,57500,202500,58500"
st "out1"
blo "200100,58300"
)
s (Text
uid 722,0
va (VaSet
isHidden 1
)
xt "200100,58500,200100,58500"
blo "200100,58500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 705,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,55000,144000,61000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
uid 707,0
va (VaSet
isHidden 1
)
xt "139910,53700,142910,54700"
st "gates"
blo "139910,54500"
tm "BdLibraryNameMgr"
)
*189 (Text
uid 708,0
va (VaSet
isHidden 1
)
xt "139910,54700,144710,55700"
st "inverter"
blo "139910,55500"
tm "CptNameMgr"
)
*190 (Text
uid 709,0
va (VaSet
)
xt "139910,54700,141710,55700"
st "I19"
blo "139910,55500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 711,0
text (MLText
uid 712,0
va (VaSet
isHidden 1
)
xt "139000,61400,152400,62600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*191 (SaComponent
uid 724,0
optionalChildren [
*192 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 734,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144000,81625,144750,82375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
isHidden 1
)
xt "208950,81500,210750,82500"
st "in1"
ju 2
blo "210750,82300"
)
s (Text
uid 737,0
va (VaSet
isHidden 1
)
xt "210750,82500,210750,82500"
ju 2
blo "210750,82500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*193 (CptPort
uid 738,0
optionalChildren [
*194 (Circle
uid 743,0
va (VaSet
fg "0,65535,0"
)
xt "138250,81625,139000,82375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "137500,81625,138250,82375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
isHidden 1
)
xt "200100,81500,202500,82500"
st "out1"
blo "200100,82300"
)
s (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "200100,82500,200100,82500"
blo "200100,82500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,79000,144000,85000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 726,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 727,0
va (VaSet
isHidden 1
)
xt "139910,77700,142910,78700"
st "gates"
blo "139910,78500"
tm "BdLibraryNameMgr"
)
*196 (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "139910,78700,144710,79700"
st "inverter"
blo "139910,79500"
tm "CptNameMgr"
)
*197 (Text
uid 729,0
va (VaSet
)
xt "139910,78700,141710,79700"
st "I21"
blo "139910,79500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 730,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 731,0
text (MLText
uid 732,0
va (VaSet
isHidden 1
)
xt "139000,85400,152400,86600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*198 (SaComponent
uid 744,0
optionalChildren [
*199 (CptPort
uid 753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 754,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144000,69625,144750,70375"
)
tg (CPTG
uid 755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "208950,69500,210750,70500"
st "in1"
ju 2
blo "210750,70300"
)
s (Text
uid 757,0
va (VaSet
isHidden 1
)
xt "210750,70500,210750,70500"
ju 2
blo "210750,70500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*200 (CptPort
uid 758,0
optionalChildren [
*201 (Circle
uid 763,0
va (VaSet
fg "0,65535,0"
)
xt "138250,69625,139000,70375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "137500,69625,138250,70375"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 761,0
va (VaSet
isHidden 1
)
xt "200100,69500,202500,70500"
st "out1"
blo "200100,70300"
)
s (Text
uid 762,0
va (VaSet
isHidden 1
)
xt "200100,70500,200100,70500"
blo "200100,70500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,67000,144000,73000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 746,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 747,0
va (VaSet
isHidden 1
)
xt "139910,65700,142910,66700"
st "gates"
blo "139910,66500"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 748,0
va (VaSet
isHidden 1
)
xt "139910,66700,144710,67700"
st "inverter"
blo "139910,67500"
tm "CptNameMgr"
)
*204 (Text
uid 749,0
va (VaSet
)
xt "139910,66700,141710,67700"
st "I18"
blo "139910,67500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 750,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 751,0
text (MLText
uid 752,0
va (VaSet
isHidden 1
)
xt "139000,73400,152400,74600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 764,0
optionalChildren [
*206 (CptPort
uid 773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 774,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "144000,45625,144750,46375"
)
tg (CPTG
uid 775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 776,0
va (VaSet
isHidden 1
)
xt "208950,45500,210750,46500"
st "in1"
ju 2
blo "210750,46300"
)
s (Text
uid 777,0
va (VaSet
isHidden 1
)
xt "210750,46500,210750,46500"
ju 2
blo "210750,46500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*207 (CptPort
uid 778,0
optionalChildren [
*208 (Circle
uid 783,0
va (VaSet
fg "0,65535,0"
)
xt "138250,45625,139000,46375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 779,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "137500,45625,138250,46375"
)
tg (CPTG
uid 780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 781,0
va (VaSet
isHidden 1
)
xt "200100,45500,202500,46500"
st "out1"
blo "200100,46300"
)
s (Text
uid 782,0
va (VaSet
isHidden 1
)
xt "200100,46500,200100,46500"
blo "200100,46500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 765,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,43000,144000,49000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 766,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 767,0
va (VaSet
isHidden 1
)
xt "139910,41700,142910,42700"
st "gates"
blo "139910,42500"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 768,0
va (VaSet
isHidden 1
)
xt "139910,42700,144710,43700"
st "inverter"
blo "139910,43500"
tm "CptNameMgr"
)
*211 (Text
uid 769,0
va (VaSet
)
xt "139910,42700,141110,43700"
st "I8"
blo "139910,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 770,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 771,0
text (MLText
uid 772,0
va (VaSet
isHidden 1
)
xt "139000,49400,152400,50600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*212 (PortIoIn
uid 784,0
shape (CompositeShape
uid 785,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 786,0
sl 0
ro 90
xt "152500,81625,154000,82375"
)
(Line
uid 787,0
sl 0
ro 90
xt "152000,82000,152500,82000"
pts [
"152500,82000"
"152000,82000"
]
)
]
)
tg (WTG
uid 788,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,81300,163800,82700"
st "encoderI_n"
blo "155000,82500"
tm "WireNameMgr"
)
s (Text
uid 790,0
va (VaSet
)
xt "155000,82700,155000,82700"
blo "155000,82700"
tm "SignalTypeMgr"
)
)
)
*213 (PortIoIn
uid 791,0
shape (CompositeShape
uid 792,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 793,0
sl 0
ro 90
xt "152500,57625,154000,58375"
)
(Line
uid 794,0
sl 0
ro 90
xt "152000,58000,152500,58000"
pts [
"152500,58000"
"152000,58000"
]
)
]
)
tg (WTG
uid 795,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,57300,164100,58700"
st "encoderA_n"
blo "155000,58500"
tm "WireNameMgr"
)
s (Text
uid 797,0
va (VaSet
)
xt "155000,58700,155000,58700"
blo "155000,58700"
tm "SignalTypeMgr"
)
)
)
*214 (PortIoIn
uid 798,0
shape (CompositeShape
uid 799,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 800,0
sl 0
ro 90
xt "152500,69625,154000,70375"
)
(Line
uid 801,0
sl 0
ro 90
xt "152000,70000,152500,70000"
pts [
"152500,70000"
"152000,70000"
]
)
]
)
tg (WTG
uid 802,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 803,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,69300,164100,70700"
st "encoderB_n"
blo "155000,70500"
tm "WireNameMgr"
)
s (Text
uid 804,0
va (VaSet
)
xt "155000,70700,155000,70700"
blo "155000,70700"
tm "SignalTypeMgr"
)
)
)
*215 (PortIoOut
uid 805,0
shape (CompositeShape
uid 806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 807,0
sl 0
ro 270
xt "152500,25625,154000,26375"
)
(Line
uid 808,0
sl 0
ro 270
xt "152000,26000,152500,26000"
pts [
"152000,26000"
"152500,26000"
]
)
]
)
tg (WTG
uid 809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 810,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,25300,161300,26700"
st "motorOn"
blo "155000,26500"
tm "WireNameMgr"
)
s (Text
uid 811,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,26700,155000,26700"
blo "155000,26700"
tm "SignalTypeMgr"
)
)
)
*216 (PortIoOut
uid 812,0
shape (CompositeShape
uid 813,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 814,0
sl 0
ro 270
xt "152500,17625,154000,18375"
)
(Line
uid 815,0
sl 0
ro 270
xt "152000,18000,152500,18000"
pts [
"152000,18000"
"152500,18000"
]
)
]
)
tg (WTG
uid 816,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 817,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,17300,166100,18700"
st "LEDs : (1 TO 8)"
blo "155000,18500"
tm "WireNameMgr"
)
s (Text
uid 818,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,18700,155000,18700"
blo "155000,18700"
tm "SignalTypeMgr"
)
)
)
*217 (PortIoIn
uid 819,0
shape (CompositeShape
uid 820,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 821,0
sl 0
ro 90
xt "152500,33625,154000,34375"
)
(Line
uid 822,0
sl 0
ro 90
xt "152000,34000,152500,34000"
pts [
"152500,34000"
"152000,34000"
]
)
]
)
tg (WTG
uid 823,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 824,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,33300,162500,34700"
st "sensor1_n"
blo "155000,34500"
tm "WireNameMgr"
)
s (Text
uid 825,0
va (VaSet
)
xt "155000,34700,155000,34700"
blo "155000,34700"
tm "SignalTypeMgr"
)
)
)
*218 (PortIoOut
uid 826,0
shape (CompositeShape
uid 827,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 828,0
sl 0
ro 270
xt "152500,29625,154000,30375"
)
(Line
uid 829,0
sl 0
ro 270
xt "152000,30000,152500,30000"
pts [
"152000,30000"
"152500,30000"
]
)
]
)
tg (WTG
uid 830,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 831,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,29300,159200,30700"
st "side2"
blo "155000,30500"
tm "WireNameMgr"
)
s (Text
uid 832,0
va (VaSet
)
xt "155000,30700,155000,30700"
blo "155000,30700"
tm "SignalTypeMgr"
)
)
)
*219 (PortIoOut
uid 833,0
shape (CompositeShape
uid 834,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 835,0
sl 0
ro 270
xt "152500,15625,154000,16375"
)
(Line
uid 836,0
sl 0
ro 270
xt "152000,16000,152500,16000"
pts [
"152000,16000"
"152500,16000"
]
)
]
)
tg (WTG
uid 837,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,15300,159000,16700"
st "LED2"
blo "155000,16500"
tm "WireNameMgr"
)
s (Text
uid 839,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,16700,155000,16700"
blo "155000,16700"
tm "SignalTypeMgr"
)
)
)
*220 (PortIoOut
uid 840,0
shape (CompositeShape
uid 841,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 842,0
sl 0
ro 270
xt "152500,13625,154000,14375"
)
(Line
uid 843,0
sl 0
ro 270
xt "152000,14000,152500,14000"
pts [
"152000,14000"
"152500,14000"
]
)
]
)
tg (WTG
uid 844,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,13300,159000,14700"
st "LED1"
blo "155000,14500"
tm "WireNameMgr"
)
s (Text
uid 846,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,14700,155000,14700"
blo "155000,14700"
tm "SignalTypeMgr"
)
)
)
*221 (PortIoOut
uid 847,0
shape (CompositeShape
uid 848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 849,0
sl 0
ro 270
xt "152500,27625,154000,28375"
)
(Line
uid 850,0
sl 0
ro 270
xt "152000,28000,152500,28000"
pts [
"152000,28000"
"152500,28000"
]
)
]
)
tg (WTG
uid 851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,27300,159200,28700"
st "side1"
blo "155000,28500"
tm "WireNameMgr"
)
s (Text
uid 853,0
va (VaSet
)
xt "155000,28700,155000,28700"
blo "155000,28700"
tm "SignalTypeMgr"
)
)
)
*222 (PortIoIn
uid 854,0
shape (CompositeShape
uid 855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 856,0
sl 0
ro 90
xt "152500,45625,154000,46375"
)
(Line
uid 857,0
sl 0
ro 90
xt "152000,46000,152500,46000"
pts [
"152500,46000"
"152000,46000"
]
)
]
)
tg (WTG
uid 858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 859,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "155000,45300,162500,46700"
st "sensor2_n"
blo "155000,46500"
tm "WireNameMgr"
)
s (Text
uid 860,0
va (VaSet
)
xt "155000,46700,155000,46700"
blo "155000,46700"
tm "SignalTypeMgr"
)
)
)
*223 (Net
uid 1178,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 1179,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,18000,15300,19000"
st "reset_n       : std_ulogic"
)
)
*224 (Net
uid 1180,0
decl (Decl
n "clock_sys"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 1181,0
va (VaSet
)
xt "4000,45800,23100,47000"
st "SIGNAL clock_sys     : std_ulogic"
)
)
*225 (Net
uid 1182,0
decl (Decl
n "restart_n"
t "std_uLogic"
o 3
suid 3,0
)
declText (MLText
uid 1183,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,19000,15500,20000"
st "restart_n     : std_uLogic"
)
)
*226 (Net
uid 1186,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 1187,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,60600,19000,61600"
st "SIGNAL resetSynch    : std_ulogic"
)
)
*227 (Net
uid 1188,0
decl (Decl
n "sensor2_n"
t "std_uLogic"
o 6
suid 6,0
)
declText (MLText
uid 1189,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,21000,16000,22000"
st "sensor2_n     : std_uLogic"
)
)
*228 (Net
uid 1190,0
decl (Decl
n "go1Synch"
t "std_uLogic"
o 7
suid 7,0
)
declText (MLText
uid 1191,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,54800,19300,55800"
st "SIGNAL go1Synch      : std_uLogic"
)
)
*229 (Net
uid 1192,0
decl (Decl
n "button4_n"
t "std_uLogic"
o 8
suid 8,0
)
declText (MLText
uid 1193,0
va (VaSet
)
xt "4000,11000,18900,12200"
st "button4_n     : std_uLogic"
)
)
*230 (Net
uid 1194,0
decl (Decl
n "go1_n"
t "std_uLogic"
o 9
suid 9,0
)
declText (MLText
uid 1195,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,16000,15600,17000"
st "go1_n         : std_uLogic"
)
)
*231 (Net
uid 1196,0
decl (Decl
n "restart"
t "std_uLogic"
o 10
suid 10,0
)
declText (MLText
uid 1197,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,62600,18300,63600"
st "SIGNAL restart       : std_uLogic"
)
)
*232 (Net
uid 1198,0
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 11,0
)
declText (MLText
uid 1199,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,66600,18800,67600"
st "SIGNAL sensor2       : std_uLogic"
)
)
*233 (Net
uid 1200,0
decl (Decl
n "logic1"
t "std_uLogic"
o 12
suid 12,0
)
declText (MLText
uid 1201,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,57800,18300,58800"
st "SIGNAL logic1        : std_uLogic"
)
)
*234 (Net
uid 1202,0
decl (Decl
n "LED2"
t "std_ulogic"
o 13
suid 13,0
)
declText (MLText
uid 1203,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,29000,15200,30000"
st "LED2          : std_ulogic"
)
)
*235 (Net
uid 1204,0
decl (Decl
n "go2Synch"
t "std_uLogic"
o 14
suid 14,0
)
declText (MLText
uid 1205,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,56800,19300,57800"
st "SIGNAL go2Synch      : std_uLogic"
)
)
*236 (Net
uid 1206,0
decl (Decl
n "go2_n"
t "std_uLogic"
o 15
suid 15,0
)
declText (MLText
uid 1207,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,17000,15600,18000"
st "go2_n         : std_uLogic"
)
)
*237 (Net
uid 1208,0
decl (Decl
n "sensor2Synch"
t "std_uLogic"
o 16
suid 16,0
)
declText (MLText
uid 1209,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,67600,19700,68600"
st "SIGNAL sensor2Synch  : std_uLogic"
)
)
*238 (Net
uid 1210,0
decl (Decl
n "button4Synch"
t "std_uLogic"
o 17
suid 17,0
)
declText (MLText
uid 1211,0
va (VaSet
)
xt "4000,44600,24400,45800"
st "SIGNAL button4Synch  : std_uLogic"
)
)
*239 (Net
uid 1212,0
decl (Decl
n "restartSynch"
t "std_uLogic"
o 18
suid 18,0
)
declText (MLText
uid 1213,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,63600,19200,64600"
st "SIGNAL restartSynch  : std_uLogic"
)
)
*240 (Net
uid 1214,0
decl (Decl
n "side2"
t "std_uLogic"
o 19
suid 19,0
)
declText (MLText
uid 1215,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,34000,15200,35000"
st "side2         : std_uLogic"
)
)
*241 (Net
uid 1216,0
decl (Decl
n "side1"
t "std_uLogic"
o 20
suid 20,0
)
declText (MLText
uid 1217,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,33000,15200,34000"
st "side1         : std_uLogic"
)
)
*242 (Net
uid 1218,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 21
suid 21,0
)
declText (MLText
uid 1219,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,61600,19400,62600"
st "SIGNAL resetSynch_n  : std_ulogic"
)
)
*243 (Net
uid 1220,0
decl (Decl
n "LED1"
t "std_uLogic"
o 22
suid 22,0
)
declText (MLText
uid 1221,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,28000,15400,29000"
st "LED1          : std_uLogic"
)
)
*244 (Net
uid 1222,0
decl (Decl
n "reset"
t "std_ulogic"
o 23
suid 23,0
)
declText (MLText
uid 1223,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,59600,18100,60600"
st "SIGNAL reset         : std_ulogic"
)
)
*245 (Net
uid 1224,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 24
suid 24,0
)
declText (MLText
uid 1225,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,69600,29300,70600"
st "SIGNAL testOut       : std_uLogic_vector(1 TO testLineNb)"
)
)
*246 (Net
uid 1226,0
decl (Decl
n "go2"
t "std_uLogic"
o 25
suid 25,0
)
declText (MLText
uid 1227,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,55800,18400,56800"
st "SIGNAL go2           : std_uLogic"
)
)
*247 (Net
uid 1228,0
decl (Decl
n "setPoint"
t "std_uLogic"
o 26
suid 26,0
)
declText (MLText
uid 1229,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,68600,18600,69600"
st "SIGNAL setPoint      : std_uLogic"
)
)
*248 (Net
uid 1230,0
decl (Decl
n "sensor1"
t "std_uLogic"
o 27
suid 27,0
)
declText (MLText
uid 1231,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,64600,18800,65600"
st "SIGNAL sensor1       : std_uLogic"
)
)
*249 (Net
uid 1232,0
decl (Decl
n "sensor1Synch"
t "std_uLogic"
o 28
suid 28,0
)
declText (MLText
uid 1233,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,65600,19700,66600"
st "SIGNAL sensor1Synch  : std_uLogic"
)
)
*250 (Net
uid 1234,0
decl (Decl
n "go1"
t "std_uLogic"
o 29
suid 29,0
)
declText (MLText
uid 1235,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,53800,18400,54800"
st "SIGNAL go1           : std_uLogic"
)
)
*251 (Net
uid 1236,0
decl (Decl
n "encoderASynch"
t "std_uLogic"
o 30
suid 30,0
)
declText (MLText
uid 1237,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,48800,20000,49800"
st "SIGNAL encoderASynch : std_uLogic"
)
)
*252 (Net
uid 1238,0
decl (Decl
n "encoderB"
t "std_uLogic"
o 31
suid 31,0
)
declText (MLText
uid 1239,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,49800,19100,50800"
st "SIGNAL encoderB      : std_uLogic"
)
)
*253 (Net
uid 1240,0
decl (Decl
n "LCD_A0"
t "std_ulogic"
o 32
suid 32,0
)
declText (MLText
uid 1241,0
va (VaSet
)
xt "4000,22000,18700,23200"
st "LCD_A0        : std_ulogic"
)
)
*254 (Net
uid 1242,0
decl (Decl
n "encoderB_n"
t "std_uLogic"
o 33
suid 33,0
)
declText (MLText
uid 1243,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,14000,16300,15000"
st "encoderB_n    : std_uLogic"
)
)
*255 (Net
uid 1244,0
decl (Decl
n "LCD_RST_n"
t "std_ulogic"
o 34
suid 34,0
)
declText (MLText
uid 1245,0
va (VaSet
)
xt "4000,24400,19600,25600"
st "LCD_RST_n     : std_ulogic"
)
)
*256 (Net
uid 1246,0
decl (Decl
n "encoderA"
t "std_uLogic"
o 35
suid 35,0
)
declText (MLText
uid 1247,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,47800,19100,48800"
st "SIGNAL encoderA      : std_uLogic"
)
)
*257 (Net
uid 1248,0
decl (Decl
n "sensor1_n"
t "std_uLogic"
o 36
suid 36,0
)
declText (MLText
uid 1249,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,20000,16000,21000"
st "sensor1_n     : std_uLogic"
)
)
*258 (Net
uid 1250,0
decl (Decl
n "motorOn"
t "std_uLogic"
o 37
suid 37,0
)
declText (MLText
uid 1251,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,32000,16000,33000"
st "motorOn       : std_uLogic"
)
)
*259 (Net
uid 1252,0
decl (Decl
n "encoderA_n"
t "std_uLogic"
o 38
suid 38,0
)
declText (MLText
uid 1253,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,13000,16300,14000"
st "encoderA_n    : std_uLogic"
)
)
*260 (Net
uid 1254,0
decl (Decl
n "LCD_SI"
t "std_ulogic"
o 39
suid 39,0
)
declText (MLText
uid 1255,0
va (VaSet
)
xt "4000,26800,18400,28000"
st "LCD_SI        : std_ulogic"
)
)
*261 (Net
uid 1256,0
decl (Decl
n "LEDs"
t "std_uLogic_vector"
b "(1 TO 8)"
o 40
suid 40,0
)
declText (MLText
uid 1257,0
va (VaSet
)
xt "4000,30000,26900,31200"
st "LEDs          : std_uLogic_vector(1 TO 8)"
)
)
*262 (Net
uid 1258,0
decl (Decl
n "LCD_CS1_n"
t "std_ulogic"
o 41
suid 41,0
)
declText (MLText
uid 1259,0
va (VaSet
)
xt "4000,23200,19700,24400"
st "LCD_CS1_n     : std_ulogic"
)
)
*263 (Net
uid 1260,0
decl (Decl
n "LCD_SCL"
t "std_ulogic"
o 42
suid 42,0
)
declText (MLText
uid 1261,0
va (VaSet
)
xt "4000,25600,19000,26800"
st "LCD_SCL       : std_ulogic"
)
)
*264 (Net
uid 1262,0
decl (Decl
n "encoderBSynch"
t "std_uLogic"
o 43
suid 43,0
)
declText (MLText
uid 1263,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,50800,20000,51800"
st "SIGNAL encoderBSynch : std_uLogic"
)
)
*265 (Net
uid 1264,0
decl (Decl
n "encoderISynch"
t "std_uLogic"
o 44
suid 44,0
)
declText (MLText
uid 1265,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,52800,19800,53800"
st "SIGNAL encoderISynch : std_uLogic"
)
)
*266 (Net
uid 1266,0
decl (Decl
n "encoderI_n"
t "std_uLogic"
o 45
suid 45,0
)
declText (MLText
uid 1267,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,15000,16100,16000"
st "encoderI_n    : std_uLogic"
)
)
*267 (Net
uid 1268,0
decl (Decl
n "encoderI"
t "std_uLogic"
o 46
suid 46,0
)
declText (MLText
uid 1269,0
va (VaSet
font "Verdana,8,0"
)
xt "4000,51800,18900,52800"
st "SIGNAL encoderI      : std_uLogic"
)
)
*268 (SaComponent
uid 1398,0
optionalChildren [
*269 (CptPort
uid 1362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,63625,54750,64375"
)
tg (CPTG
uid 1364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1365,0
va (VaSet
font "Verdana,8,0"
)
xt "48700,63500,53000,64500"
st "clk10MHz"
ju 2
blo "53000,64300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk10MHz"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*270 (CptPort
uid 1366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,62625,54750,63375"
)
tg (CPTG
uid 1368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1369,0
va (VaSet
font "Verdana,8,0"
)
xt "48700,62500,53000,63500"
st "clk50MHz"
ju 2
blo "53000,63300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk50MHz"
t "std_ulogic"
o 7
suid 2,0
)
)
)
*271 (CptPort
uid 1370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,59625,54750,60375"
)
tg (CPTG
uid 1372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1373,0
va (VaSet
font "Verdana,8,0"
)
xt "48700,59500,53000,60500"
st "clk60MHz"
ju 2
blo "53000,60300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk60MHz"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*272 (CptPort
uid 1374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,61625,54750,62375"
)
tg (CPTG
uid 1376,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1377,0
va (VaSet
font "Verdana,8,0"
)
xt "48700,61500,53000,62500"
st "clk75MHz"
ju 2
blo "53000,62300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk75MHz"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*273 (CptPort
uid 1378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,63625,42000,64375"
)
tg (CPTG
uid 1380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1381,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,63500,46200,64500"
st "en10M"
blo "43000,64300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en10M"
t "std_ulogic"
o 4
suid 6,0
)
)
)
*274 (CptPort
uid 1382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,62625,42000,63375"
)
tg (CPTG
uid 1384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1385,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,62500,46200,63500"
st "en50M"
blo "43000,63300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en50M"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*275 (CptPort
uid 1386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,61625,42000,62375"
)
tg (CPTG
uid 1388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1389,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,61500,46200,62500"
st "en75M"
blo "43000,62300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "en75M"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*276 (CptPort
uid 1390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,65625,54750,66375"
)
tg (CPTG
uid 1392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1393,0
va (VaSet
font "Verdana,8,0"
)
xt "48800,65500,53000,66500"
st "pllLocked"
ju 2
blo "53000,66300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "pllLocked"
t "std_ulogic"
o 9
suid 9,0
)
)
)
*277 (CptPort
uid 1394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,59625,42000,60375"
)
tg (CPTG
uid 1396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1397,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,59500,47600,60500"
st "clkIn100M"
blo "43000,60300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clkIn100M"
t "std_ulogic"
o 1
suid 10,0
)
)
)
]
shape (Rectangle
uid 1399,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,59000,54000,67000"
)
oxt "20000,20000,32000,28000"
ttg (MlTextGroup
uid 1400,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*278 (Text
uid 1401,0
va (VaSet
font "Verdana,8,1"
)
xt "42400,69000,46100,70000"
st "Lattice"
blo "42400,69800"
tm "BdLibraryNameMgr"
)
*279 (Text
uid 1402,0
va (VaSet
font "Verdana,8,1"
)
xt "42400,70000,44200,71000"
st "pll"
blo "42400,70800"
tm "CptNameMgr"
)
*280 (Text
uid 1403,0
va (VaSet
font "Verdana,8,1"
)
xt "42400,71000,44900,72000"
st "U_0"
blo "42400,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1404,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1405,0
text (MLText
uid 1406,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,-10200,18000,-10200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1407,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,65250,43750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*281 (Net
uid 1414,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 47
suid 48,0
)
declText (MLText
uid 1415,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,12200,18500,13000"
st "clock         : std_ulogic"
)
)
*282 (SaComponent
uid 1422,0
optionalChildren [
*283 (CptPort
uid 1418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1419,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "37625,65250,38375,66000"
)
tg (CPTG
uid 1420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1421,0
va (VaSet
isHidden 1
)
xt "37100,66000,41500,67200"
st "logic_0"
ju 2
blo "41500,67000"
)
s (Text
uid 1432,0
va (VaSet
)
xt "41500,67200,41500,67200"
ju 2
blo "41500,67200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 1423,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "35000,66000,40000,72000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 1424,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*284 (Text
uid 1425,0
va (VaSet
font "Verdana,8,1"
)
xt "34910,71700,38010,72700"
st "gates"
blo "34910,72500"
tm "BdLibraryNameMgr"
)
*285 (Text
uid 1426,0
va (VaSet
font "Verdana,8,1"
)
xt "34910,72700,38410,73700"
st "logic0"
blo "34910,73500"
tm "CptNameMgr"
)
*286 (Text
uid 1427,0
va (VaSet
font "Verdana,8,1"
)
xt "34910,73700,37410,74700"
st "U_1"
blo "34910,74500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1428,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1429,0
text (MLText
uid 1430,0
va (VaSet
font "Verdana,8,0"
)
xt "35000,74600,35000,74600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1431,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "35250,70250,36750,71750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*287 (Net
uid 1433,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 48
suid 49,0
)
declText (MLText
uid 1434,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,58800,22000,59600"
st "SIGNAL logic_0       : std_uLogic"
)
)
*288 (SaComponent
uid 1465,0
optionalChildren [
*289 (CptPort
uid 1453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,87625,62000,88375"
)
tg (CPTG
uid 1455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,87300,66800,88700"
st "clock"
blo "63000,88500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*290 (CptPort
uid 1457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,87625,78750,88375"
)
tg (CPTG
uid 1459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1460,0
va (VaSet
font "Verdana,12,0"
)
xt "71900,87300,77000,88700"
st "enable"
ju 2
blo "77000,88500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*291 (CptPort
uid 1461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,89625,62000,90375"
)
tg (CPTG
uid 1463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1464,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,89300,67100,90700"
st "reset"
blo "63000,90500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
]
shape (Rectangle
uid 1466,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "62000,84000,78000,92000"
)
oxt "24000,14000,40000,22000"
ttg (MlTextGroup
uid 1467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*292 (Text
uid 1468,0
va (VaSet
)
xt "62300,92400,68900,93600"
st "sequential"
blo "62300,93400"
tm "BdLibraryNameMgr"
)
*293 (Text
uid 1469,0
va (VaSet
)
xt "62300,93600,69200,94800"
st "freqDivider"
blo "62300,94600"
tm "CptNameMgr"
)
*294 (Text
uid 1470,0
va (VaSet
)
xt "62300,94800,65100,96000"
st "U_2"
blo "62300,95800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1472,0
text (MLText
uid 1473,0
va (VaSet
)
xt "62000,96400,91900,98800"
st "divideValue = positive(clockFrequency)    ( positive )  
delay       = gateDelay                   ( time     )  "
)
header ""
)
elements [
(GiElement
name "divideValue"
type "positive"
value "positive(clockFrequency)"
)
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1474,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,90250,63750,91750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*295 (SaComponent
uid 1516,0
optionalChildren [
*296 (CptPort
uid 1499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1500,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87250,87625,88000,88375"
)
tg (CPTG
uid 1501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1502,0
va (VaSet
)
xt "89000,87500,90400,88700"
st "T"
blo "89000,88500"
)
)
thePort (LogicalPort
decl (Decl
n "T"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*297 (CptPort
uid 1503,0
optionalChildren [
*298 (FFT
pts [
"88750,92000"
"88000,92375"
"88000,91625"
]
uid 1507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,91625,88750,92375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1504,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "87250,91625,88000,92375"
)
tg (CPTG
uid 1505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1506,0
va (VaSet
)
xt "89000,91600,91800,92800"
st "CLK"
blo "89000,92600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*299 (CptPort
uid 1508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1509,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "90625,94000,91375,94750"
)
tg (CPTG
uid 1510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "90000,93000,92800,94200"
st "CLR"
blo "90000,94000"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*300 (CptPort
uid 1512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1513,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "94000,87625,94750,88375"
)
tg (CPTG
uid 1514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1515,0
va (VaSet
)
xt "91400,87500,93000,88700"
st "Q"
ju 2
blo "93000,88500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 1517,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,86000,94000,94000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 1518,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
uid 1519,0
va (VaSet
font "Verdana,8,1"
)
xt "94600,89700,100600,90700"
st "sequential"
blo "94600,90500"
tm "BdLibraryNameMgr"
)
*302 (Text
uid 1520,0
va (VaSet
font "Verdana,8,1"
)
xt "94600,90700,96700,91700"
st "TFF"
blo "94600,91500"
tm "CptNameMgr"
)
*303 (Text
uid 1521,0
va (VaSet
font "Verdana,8,1"
)
xt "94600,91700,97100,92700"
st "U_3"
blo "94600,92500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1522,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1523,0
text (MLText
uid 1524,0
va (VaSet
font "Verdana,8,0"
)
xt "95000,94600,109100,95600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 1525,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,92250,89750,93750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*304 (Net
uid 1526,0
decl (Decl
n "enable"
t "std_ulogic"
o 49
suid 50,0
)
declText (MLText
uid 1527,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,47000,22000,47800"
st "SIGNAL enable        : std_ulogic"
)
)
*305 (PortIoOut
uid 1554,0
shape (CompositeShape
uid 1555,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1556,0
sl 0
ro 270
xt "102500,87625,104000,88375"
)
(Line
uid 1557,0
sl 0
ro 270
xt "102000,88000,102500,88000"
pts [
"102000,88000"
"102500,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1558,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1559,0
va (VaSet
)
xt "105000,87400,110500,88600"
st "heartbeat"
blo "105000,88400"
tm "WireNameMgr"
)
)
)
*306 (Net
uid 1560,0
decl (Decl
n "heartbeat"
t "std_uLogic"
o 50
suid 52,0
)
declText (MLText
uid 1561,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,31200,18500,32000"
st "heartbeat     : std_uLogic"
)
)
*307 (Wire
uid 861,0
shape (OrthoPolyLine
uid 862,0
va (VaSet
vasetType 3
)
xt "114750,28000,152000,38000"
pts [
"114750,38000"
"120000,38000"
"120000,28000"
"152000,28000"
]
)
start &106
end &221
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 864,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,26600,150200,28000"
st "side1"
blo "146000,27800"
tm "WireNameMgr"
)
)
on &241
)
*308 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "66000,68000,71000,68000"
pts [
"71000,68000"
"66000,68000"
]
)
start &48
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,66600,72700,68000"
st "clock_sys"
blo "66000,67800"
tm "WireNameMgr"
)
)
on &224
)
*309 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "66000,12000,74000,14000"
pts [
"74000,12000"
"74000,14000"
"66000,14000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,12600,74600,14000"
st "resetSynch"
blo "66000,13800"
tm "WireNameMgr"
)
)
on &226
)
*310 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "133000,50000,138000,50000"
pts [
"133000,50000"
"138000,50000"
]
)
start &166
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,48600,141700,50000"
st "clock_sys"
blo "135000,49800"
tm "WireNameMgr"
)
)
on &224
)
*311 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "77000,6000,97250,36000"
pts [
"77000,6000"
"92000,6000"
"92000,36000"
"97250,36000"
]
)
start &78
end &107
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,4600,88600,6000"
st "restartSynch"
blo "79000,5800"
tm "WireNameMgr"
)
)
on &239
)
*312 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "130000,52000,138000,54000"
pts [
"130000,52000"
"130000,54000"
"138000,54000"
]
)
start &168
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,52600,139600,54000"
st "resetSynch"
blo "131000,53800"
tm "WireNameMgr"
)
)
on &226
)
*313 (Wire
uid 893,0
shape (OrthoPolyLine
uid 894,0
va (VaSet
vasetType 3
)
xt "68750,70000,74000,74000"
pts [
"68750,74000"
"74000,74000"
"74000,70000"
]
)
start &41
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 896,0
va (VaSet
font "Verdana,12,0"
)
xt "70000,72600,74100,74000"
st "reset"
blo "70000,73800"
tm "WireNameMgr"
)
)
on &244
)
*314 (Wire
uid 897,0
shape (OrthoPolyLine
uid 898,0
va (VaSet
vasetType 3
)
xt "66000,64000,71000,64000"
pts [
"71000,64000"
"66000,64000"
]
)
start &47
end &7
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 902,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "66000,62600,70400,64000"
st "logic1"
blo "66000,63800"
tm "WireNameMgr"
)
)
on &233
)
*315 (Wire
uid 903,0
shape (OrthoPolyLine
uid 904,0
va (VaSet
vasetType 3
)
xt "77000,64000,80000,64000"
pts [
"77000,64000"
"80000,64000"
]
)
start &51
end &92
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 906,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,62600,84200,64000"
st "resetSynch_n"
blo "74000,63800"
tm "WireNameMgr"
)
)
on &242
)
*316 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
)
xt "114750,30000,152000,40000"
pts [
"114750,40000"
"122000,40000"
"122000,30000"
"152000,30000"
]
)
start &113
end &218
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,28600,150200,30000"
st "side2"
blo "146000,29800"
tm "WireNameMgr"
)
)
on &240
)
*317 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "66000,10000,71000,10000"
pts [
"71000,10000"
"66000,10000"
]
)
start &75
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,8600,72700,10000"
st "clock_sys"
blo "66000,9800"
tm "WireNameMgr"
)
)
on &224
)
*318 (Wire
uid 917,0
shape (OrthoPolyLine
uid 918,0
va (VaSet
vasetType 3
)
xt "133000,46000,138250,46000"
pts [
"133000,46000"
"138250,46000"
]
)
start &165
end &207
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 920,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,44600,138900,46000"
st "sensor2"
blo "133000,45800"
tm "WireNameMgr"
)
)
on &232
)
*319 (Wire
uid 921,0
shape (OrthoPolyLine
uid 922,0
va (VaSet
vasetType 3
)
xt "114750,46000,127000,46000"
pts [
"114750,46000"
"127000,46000"
]
)
start &114
end &169
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,44600,125400,46000"
st "sensor2Synch"
blo "115000,45800"
tm "WireNameMgr"
)
)
on &237
)
*320 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "144000,46000,152000,46000"
pts [
"152000,46000"
"144000,46000"
]
)
start &222
end &206
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 927,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 928,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,44600,152500,46000"
st "sensor2_n"
blo "145000,45800"
tm "WireNameMgr"
)
s (Text
uid 929,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145000,46000,145000,46000"
blo "145000,46000"
tm "SignalTypeMgr"
)
)
on &227
)
*321 (Wire
uid 930,0
shape (OrthoPolyLine
uid 931,0
va (VaSet
vasetType 3
)
xt "142000,14000,152000,14000"
pts [
"142000,14000"
"152000,14000"
]
)
start &173
end &220
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 935,0
va (VaSet
font "Verdana,12,0"
)
xt "147000,12600,151000,14000"
st "LED1"
blo "147000,13800"
tm "WireNameMgr"
)
)
on &243
)
*322 (Wire
uid 936,0
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "58000,18000,63000,18000"
pts [
"63000,18000"
"58000,18000"
]
)
start &33
end &6
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,16600,62800,18000"
st "go1_n"
blo "58000,17800"
tm "WireNameMgr"
)
)
on &230
)
*323 (Wire
uid 940,0
shape (OrthoPolyLine
uid 941,0
va (VaSet
vasetType 3
)
xt "68750,42000,71000,42000"
pts [
"68750,42000"
"71000,42000"
]
)
start &27
end &83
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 942,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 943,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,40600,76750,42000"
st "setPoint"
blo "70750,41800"
tm "WireNameMgr"
)
s (Text
uid 944,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,42000,70750,42000"
blo "70750,42000"
tm "SignalTypeMgr"
)
)
on &247
)
*324 (Wire
uid 945,0
shape (OrthoPolyLine
uid 946,0
va (VaSet
vasetType 3
)
xt "77000,18000,97250,38000"
pts [
"77000,18000"
"90000,18000"
"90000,38000"
"97250,38000"
]
)
start &69
end &112
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 948,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,16600,85900,18000"
st "go1Synch"
blo "79000,17800"
tm "WireNameMgr"
)
)
on &228
)
*325 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,16000,122000,31250"
pts [
"106000,31250"
"106000,16000"
"122000,16000"
]
)
start &111
end &173
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "104600,24450,106000,30050"
st "testOut"
blo "105800,30050"
tm "WireNameMgr"
)
)
on &245
)
*326 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
)
xt "68750,6000,71000,6000"
pts [
"68750,6000"
"71000,6000"
]
)
start &20
end &74
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 957,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 958,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,4600,75850,6000"
st "restart"
blo "70750,5800"
tm "WireNameMgr"
)
s (Text
uid 959,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,6000,70750,6000"
blo "70750,6000"
tm "SignalTypeMgr"
)
)
on &231
)
*327 (Wire
uid 960,0
shape (OrthoPolyLine
uid 961,0
va (VaSet
vasetType 3
)
xt "142000,16000,152000,16000"
pts [
"142000,16000"
"152000,16000"
]
)
start &173
end &219
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
font "Verdana,12,0"
)
xt "147000,14600,151000,16000"
st "LED2"
blo "147000,15800"
tm "WireNameMgr"
)
)
on &234
)
*328 (Wire
uid 966,0
shape (OrthoPolyLine
uid 967,0
va (VaSet
vasetType 3
)
xt "66000,24000,74000,26000"
pts [
"74000,24000"
"74000,26000"
"66000,26000"
]
)
start &68
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 971,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,24600,74600,26000"
st "resetSynch"
blo "66000,25800"
tm "WireNameMgr"
)
)
on &226
)
*329 (Wire
uid 972,0
shape (OrthoPolyLine
uid 973,0
va (VaSet
vasetType 3
)
xt "68750,30000,71000,30000"
pts [
"68750,30000"
"71000,30000"
]
)
start &13
end &56
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 974,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 975,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,28600,73950,30000"
st "go2"
blo "70750,29800"
tm "WireNameMgr"
)
s (Text
uid 976,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,30000,70750,30000"
blo "70750,30000"
tm "SignalTypeMgr"
)
)
on &246
)
*330 (Wire
uid 977,0
shape (OrthoPolyLine
uid 978,0
va (VaSet
vasetType 3
)
xt "66000,22000,71000,22000"
pts [
"71000,22000"
"66000,22000"
]
)
start &66
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,20600,72700,22000"
st "clock_sys"
blo "66000,21800"
tm "WireNameMgr"
)
)
on &224
)
*331 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "68750,18000,71000,18000"
pts [
"68750,18000"
"71000,18000"
]
)
start &34
end &65
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 985,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 986,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,16600,73950,18000"
st "go1"
blo "70750,17800"
tm "WireNameMgr"
)
s (Text
uid 987,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "70750,18000,70750,18000"
blo "70750,18000"
tm "SignalTypeMgr"
)
)
on &250
)
*332 (Wire
uid 988,0
shape (OrthoPolyLine
uid 989,0
va (VaSet
vasetType 3
)
xt "133000,38000,138000,38000"
pts [
"133000,38000"
"138000,38000"
]
)
start &139
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,36600,141700,38000"
st "clock_sys"
blo "135000,37800"
tm "WireNameMgr"
)
)
on &224
)
*333 (Wire
uid 994,0
shape (OrthoPolyLine
uid 995,0
va (VaSet
vasetType 3
)
xt "133000,62000,138000,62000"
pts [
"133000,62000"
"138000,62000"
]
)
start &157
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 999,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,60600,141700,62000"
st "clock_sys"
blo "135000,61800"
tm "WireNameMgr"
)
)
on &224
)
*334 (Wire
uid 1000,0
shape (OrthoPolyLine
uid 1001,0
va (VaSet
vasetType 3
)
xt "130000,76000,138000,78000"
pts [
"130000,76000"
"130000,78000"
"138000,78000"
]
)
start &132
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1005,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,76600,139600,78000"
st "resetSynch"
blo "131000,77800"
tm "WireNameMgr"
)
)
on &226
)
*335 (Wire
uid 1006,0
shape (OrthoPolyLine
uid 1007,0
va (VaSet
vasetType 3
)
xt "144000,34000,152000,34000"
pts [
"152000,34000"
"144000,34000"
]
)
start &217
end &178
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1008,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1009,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,32600,152500,34000"
st "sensor1_n"
blo "145000,33800"
tm "WireNameMgr"
)
s (Text
uid 1010,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145000,34000,145000,34000"
blo "145000,34000"
tm "SignalTypeMgr"
)
)
on &257
)
*336 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "133000,34000,138250,34000"
pts [
"133000,34000"
"138250,34000"
]
)
start &138
end &179
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,32600,138900,34000"
st "sensor1"
blo "133000,33800"
tm "WireNameMgr"
)
)
on &248
)
*337 (Wire
uid 1015,0
shape (OrthoPolyLine
uid 1016,0
va (VaSet
vasetType 3
)
xt "133000,70000,138250,70000"
pts [
"133000,70000"
"138250,70000"
]
)
start &129
end &200
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1018,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,68600,139700,70000"
st "encoderB"
blo "133000,69800"
tm "WireNameMgr"
)
)
on &252
)
*338 (Wire
uid 1019,0
shape (OrthoPolyLine
uid 1020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142000,18000,152000,18000"
pts [
"142000,18000"
"152000,18000"
]
)
start &173
end &216
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1024,0
va (VaSet
font "Verdana,12,0"
)
xt "147000,16600,150900,18000"
st "LEDs"
blo "147000,17800"
tm "WireNameMgr"
)
)
on &261
)
*339 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "114750,34000,127000,44000"
pts [
"114750,44000"
"124000,44000"
"124000,34000"
"127000,34000"
]
)
start &109
end &142
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,42600,125400,44000"
st "sensor1Synch"
blo "115000,43800"
tm "WireNameMgr"
)
)
on &249
)
*340 (Wire
uid 1029,0
shape (OrthoPolyLine
uid 1030,0
va (VaSet
vasetType 3
)
xt "114750,26000,152000,36000"
pts [
"114750,36000"
"118000,36000"
"118000,26000"
"152000,26000"
]
)
start &115
end &215
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1032,0
va (VaSet
font "Verdana,12,0"
)
xt "146000,24600,152300,26000"
st "motorOn"
blo "146000,25800"
tm "WireNameMgr"
)
)
on &258
)
*341 (Wire
uid 1033,0
shape (OrthoPolyLine
uid 1034,0
va (VaSet
vasetType 3
)
xt "144000,70000,152000,70000"
pts [
"152000,70000"
"144000,70000"
]
)
start &214
end &199
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1035,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,68600,154100,70000"
st "encoderB_n"
blo "145000,69800"
tm "WireNameMgr"
)
s (Text
uid 1037,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145000,70000,145000,70000"
blo "145000,70000"
tm "SignalTypeMgr"
)
)
on &254
)
*342 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
)
xt "130000,40000,138000,42000"
pts [
"130000,40000"
"130000,42000"
"138000,42000"
]
)
start &141
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,40600,139600,42000"
st "resetSynch"
blo "131000,41800"
tm "WireNameMgr"
)
)
on &226
)
*343 (Wire
uid 1044,0
shape (OrthoPolyLine
uid 1045,0
va (VaSet
vasetType 3
)
xt "130000,64000,138000,66000"
pts [
"130000,64000"
"130000,66000"
"138000,66000"
]
)
start &159
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1049,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,64600,139600,66000"
st "resetSynch"
blo "131000,65800"
tm "WireNameMgr"
)
)
on &226
)
*344 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
)
xt "133000,74000,138000,74000"
pts [
"133000,74000"
"138000,74000"
]
)
start &130
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1055,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,72600,141700,74000"
st "clock_sys"
blo "135000,73800"
tm "WireNameMgr"
)
)
on &224
)
*345 (Wire
uid 1056,0
shape (OrthoPolyLine
uid 1057,0
va (VaSet
vasetType 3
)
xt "58000,30000,63000,30000"
pts [
"63000,30000"
"58000,30000"
]
)
start &12
end &4
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1059,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,28600,62800,30000"
st "go2_n"
blo "58000,29800"
tm "WireNameMgr"
)
)
on &236
)
*346 (Wire
uid 1060,0
shape (OrthoPolyLine
uid 1061,0
va (VaSet
vasetType 3
)
xt "85750,62000,97250,64000"
pts [
"97250,62000"
"89000,62000"
"89000,64000"
"85750,64000"
]
)
start &105
end &93
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,60600,98600,62000"
st "resetSynch"
blo "90000,61800"
tm "WireNameMgr"
)
)
on &226
)
*347 (Wire
uid 1064,0
shape (OrthoPolyLine
uid 1065,0
va (VaSet
vasetType 3
)
xt "58000,6000,63000,6000"
pts [
"63000,6000"
"58000,6000"
]
)
start &19
end &1
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1067,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,4600,63700,6000"
st "restart_n"
blo "57000,5800"
tm "WireNameMgr"
)
)
on &225
)
*348 (Wire
uid 1068,0
shape (OrthoPolyLine
uid 1069,0
va (VaSet
vasetType 3
)
xt "54750,60000,97250,60000"
pts [
"97250,60000"
"54750,60000"
]
)
start &104
end &271
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1071,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,58600,62700,60000"
st "clock_sys"
blo "56000,59800"
tm "WireNameMgr"
)
)
on &224
)
*349 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
)
xt "58000,42000,63000,42000"
pts [
"63000,42000"
"58000,42000"
]
)
start &26
end &3
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1075,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,40600,65400,42000"
st "button4_n"
blo "58000,41800"
tm "WireNameMgr"
)
)
on &229
)
*350 (Wire
uid 1076,0
shape (OrthoPolyLine
uid 1077,0
va (VaSet
vasetType 3
)
xt "66000,34000,71000,34000"
pts [
"71000,34000"
"66000,34000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1081,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,32600,72700,34000"
st "clock_sys"
blo "66000,33800"
tm "WireNameMgr"
)
)
on &224
)
*351 (Wire
uid 1086,0
shape (OrthoPolyLine
uid 1087,0
va (VaSet
vasetType 3
)
xt "58000,74000,63000,74000"
pts [
"63000,74000"
"58000,74000"
]
)
start &40
end &5
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1089,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,72600,62700,74000"
st "reset_n"
blo "57000,73800"
tm "WireNameMgr"
)
)
on &223
)
*352 (Wire
uid 1090,0
shape (OrthoPolyLine
uid 1091,0
va (VaSet
vasetType 3
)
xt "66000,36000,74000,38000"
pts [
"74000,36000"
"74000,38000"
"66000,38000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1095,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,36600,74600,38000"
st "resetSynch"
blo "66000,37800"
tm "WireNameMgr"
)
)
on &226
)
*353 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "66000,46000,71000,46000"
pts [
"71000,46000"
"66000,46000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1100,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1101,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,44600,72700,46000"
st "clock_sys"
blo "66000,45800"
tm "WireNameMgr"
)
)
on &224
)
*354 (Wire
uid 1102,0
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
)
xt "77000,30000,97250,40000"
pts [
"77000,30000"
"88000,30000"
"88000,40000"
"97250,40000"
]
)
start &60
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1105,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,28600,85900,30000"
st "go2Synch"
blo "79000,29800"
tm "WireNameMgr"
)
)
on &235
)
*355 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
)
xt "66000,48000,74000,50000"
pts [
"74000,48000"
"74000,50000"
"66000,50000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,48600,74600,50000"
st "resetSynch"
blo "66000,49800"
tm "WireNameMgr"
)
)
on &226
)
*356 (Wire
uid 1112,0
shape (OrthoPolyLine
uid 1113,0
va (VaSet
vasetType 3
)
xt "77000,42000,97250,42000"
pts [
"77000,42000"
"97250,42000"
]
)
start &87
end &119
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1115,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,40600,89300,42000"
st "button4Synch"
blo "79000,41800"
tm "WireNameMgr"
)
)
on &238
)
*357 (Wire
uid 1116,0
shape (OrthoPolyLine
uid 1117,0
va (VaSet
vasetType 3
)
xt "90000,46000,97250,46000"
pts [
"97250,46000"
"90000,46000"
]
)
start &120
end &101
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,44600,99200,46000"
st "LCD_CS1_n"
blo "91000,45800"
tm "WireNameMgr"
)
)
on &262
)
*358 (Wire
uid 1120,0
shape (OrthoPolyLine
uid 1121,0
va (VaSet
vasetType 3
)
xt "90000,54000,97250,54000"
pts [
"97250,54000"
"90000,54000"
]
)
start &124
end &98
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,52600,99000,54000"
st "LCD_RST_n"
blo "91000,53800"
tm "WireNameMgr"
)
)
on &255
)
*359 (Wire
uid 1124,0
shape (OrthoPolyLine
uid 1125,0
va (VaSet
vasetType 3
)
xt "144000,58000,152000,58000"
pts [
"152000,58000"
"144000,58000"
]
)
start &213
end &185
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,56600,154100,58000"
st "encoderA_n"
blo "145000,57800"
tm "WireNameMgr"
)
s (Text
uid 1128,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145000,58000,145000,58000"
blo "145000,58000"
tm "SignalTypeMgr"
)
)
on &259
)
*360 (Wire
uid 1129,0
shape (OrthoPolyLine
uid 1130,0
va (VaSet
vasetType 3
)
xt "90000,48000,97250,48000"
pts [
"97250,48000"
"90000,48000"
]
)
start &121
end &100
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1132,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,46600,97500,48000"
st "LCD_SCL"
blo "91000,47800"
tm "WireNameMgr"
)
)
on &263
)
*361 (Wire
uid 1133,0
shape (OrthoPolyLine
uid 1134,0
va (VaSet
vasetType 3
)
xt "144000,82000,152000,82000"
pts [
"152000,82000"
"144000,82000"
]
)
start &212
end &192
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1135,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1136,0
va (VaSet
font "Verdana,12,0"
)
xt "145000,80600,153800,82000"
st "encoderI_n"
blo "145000,81800"
tm "WireNameMgr"
)
s (Text
uid 1137,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "145000,82000,145000,82000"
blo "145000,82000"
tm "SignalTypeMgr"
)
)
on &266
)
*362 (Wire
uid 1138,0
shape (OrthoPolyLine
uid 1139,0
va (VaSet
vasetType 3
)
xt "133000,58000,138250,58000"
pts [
"133000,58000"
"138250,58000"
]
)
start &156
end &186
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1141,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,56600,139700,58000"
st "encoderA"
blo "133000,57800"
tm "WireNameMgr"
)
)
on &256
)
*363 (Wire
uid 1142,0
shape (OrthoPolyLine
uid 1143,0
va (VaSet
vasetType 3
)
xt "133000,86000,138000,86000"
pts [
"133000,86000"
"138000,86000"
]
)
start &148
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1147,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,84600,141700,86000"
st "clock_sys"
blo "135000,85800"
tm "WireNameMgr"
)
)
on &224
)
*364 (Wire
uid 1148,0
shape (OrthoPolyLine
uid 1149,0
va (VaSet
vasetType 3
)
xt "133000,82000,138250,82000"
pts [
"133000,82000"
"138250,82000"
]
)
start &147
end &193
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1151,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,80600,139400,82000"
st "encoderI"
blo "133000,81800"
tm "WireNameMgr"
)
)
on &267
)
*365 (Wire
uid 1152,0
shape (OrthoPolyLine
uid 1153,0
va (VaSet
vasetType 3
)
xt "114750,52000,127000,70000"
pts [
"114750,52000"
"122000,52000"
"122000,70000"
"127000,70000"
]
)
start &117
end &133
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1155,0
va (VaSet
font "Verdana,12,0"
)
xt "116750,50600,127950,52000"
st "encoderBSynch"
blo "116750,51800"
tm "WireNameMgr"
)
)
on &264
)
*366 (Wire
uid 1156,0
shape (OrthoPolyLine
uid 1157,0
va (VaSet
vasetType 3
)
xt "90000,50000,97250,50000"
pts [
"97250,50000"
"90000,50000"
]
)
start &122
end &102
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1159,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,48600,96400,50000"
st "LCD_SI"
blo "91000,49800"
tm "WireNameMgr"
)
)
on &260
)
*367 (Wire
uid 1160,0
shape (OrthoPolyLine
uid 1161,0
va (VaSet
vasetType 3
)
xt "90000,52000,97250,52000"
pts [
"97250,52000"
"90000,52000"
]
)
start &123
end &99
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1163,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,50600,96700,52000"
st "LCD_A0"
blo "91000,51800"
tm "WireNameMgr"
)
)
on &253
)
*368 (Wire
uid 1164,0
shape (OrthoPolyLine
uid 1165,0
va (VaSet
vasetType 3
)
xt "130000,88000,138000,90000"
pts [
"130000,88000"
"130000,90000"
"138000,90000"
]
)
start &150
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1169,0
va (VaSet
font "Verdana,12,0"
)
xt "131000,88600,139600,90000"
st "resetSynch"
blo "131000,89800"
tm "WireNameMgr"
)
)
on &226
)
*369 (Wire
uid 1170,0
shape (OrthoPolyLine
uid 1171,0
va (VaSet
vasetType 3
)
xt "114750,50000,127000,58000"
pts [
"114750,50000"
"124000,50000"
"124000,58000"
"127000,58000"
]
)
start &116
end &160
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1173,0
va (VaSet
font "Verdana,12,0"
)
xt "116750,48600,127950,50000"
st "encoderASynch"
blo "116750,49800"
tm "WireNameMgr"
)
)
on &251
)
*370 (Wire
uid 1174,0
shape (OrthoPolyLine
uid 1175,0
va (VaSet
vasetType 3
)
xt "114750,54000,127000,82000"
pts [
"114750,54000"
"120000,54000"
"120000,82000"
"127000,82000"
]
)
start &118
end &151
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1177,0
va (VaSet
font "Verdana,12,0"
)
xt "116750,52600,127650,54000"
st "encoderISynch"
blo "116750,53800"
tm "WireNameMgr"
)
)
on &265
)
*371 (Wire
uid 1410,0
shape (OrthoPolyLine
uid 1411,0
va (VaSet
vasetType 3
)
xt "36000,60000,41250,60000"
pts [
"36000,60000"
"41250,60000"
]
)
start &2
end &277
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1413,0
va (VaSet
isHidden 1
)
xt "38000,58800,41400,60000"
st "clock"
blo "38000,59800"
tm "WireNameMgr"
)
)
on &281
)
*372 (Wire
uid 1435,0
optionalChildren [
*373 (BdJunction
uid 1443,0
ps "OnConnectorStrategy"
shape (Circle
uid 1444,0
va (VaSet
vasetType 1
)
xt "37600,62600,38400,63400"
radius 400
)
)
*374 (BdJunction
uid 1449,0
ps "OnConnectorStrategy"
shape (Circle
uid 1450,0
va (VaSet
vasetType 1
)
xt "37600,63600,38400,64400"
radius 400
)
)
*375 (BdJunction
uid 1808,0
ps "OnConnectorStrategy"
shape (Circle
uid 1809,0
va (VaSet
vasetType 1
)
xt "37600,61600,38400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1436,0
va (VaSet
vasetType 3
)
xt "38000,62000,41250,66000"
pts [
"38000,66000"
"38000,62000"
"41250,62000"
]
)
start &283
end &275
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1437,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1438,0
ro 270
va (VaSet
isHidden 1
)
xt "36800,60600,38000,65000"
st "logic_0"
blo "37800,65000"
tm "WireNameMgr"
)
s (Text
uid 1637,0
ro 270
va (VaSet
isHidden 1
)
xt "38000,65000,38000,65000"
blo "38000,65000"
tm "SignalTypeMgr"
)
)
on &287
)
*376 (Wire
uid 1439,0
shape (OrthoPolyLine
uid 1440,0
va (VaSet
vasetType 3
)
xt "38000,63000,41250,63000"
pts [
"38000,63000"
"41250,63000"
]
)
start &373
end &274
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1442,0
va (VaSet
isHidden 1
)
xt "36250,61800,40650,63000"
st "logic_0"
blo "36250,62800"
tm "WireNameMgr"
)
)
on &287
)
*377 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
)
xt "38000,64000,41250,64000"
pts [
"41250,64000"
"38000,64000"
]
)
start &273
end &374
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1448,0
va (VaSet
isHidden 1
)
xt "36250,62800,40650,64000"
st "logic_0"
blo "36250,63800"
tm "WireNameMgr"
)
)
on &287
)
*378 (Wire
uid 1475,0
shape (OrthoPolyLine
uid 1476,0
va (VaSet
vasetType 3
)
xt "52000,88000,61250,88000"
pts [
"61250,88000"
"52000,88000"
]
)
start &289
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1482,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,86600,59700,88000"
st "clock_sys"
blo "53000,87800"
tm "WireNameMgr"
)
)
on &224
)
*379 (Wire
uid 1491,0
shape (OrthoPolyLine
uid 1492,0
va (VaSet
vasetType 3
)
xt "52000,90000,61250,90000"
pts [
"52000,90000"
"61250,90000"
]
)
end &291
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1498,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,88600,61600,90000"
st "resetSynch"
blo "53000,89800"
tm "WireNameMgr"
)
)
on &226
)
*380 (Wire
uid 1528,0
shape (OrthoPolyLine
uid 1529,0
va (VaSet
vasetType 3
)
xt "78750,88000,88000,88000"
pts [
"78750,88000"
"88000,88000"
]
)
start &290
end &296
sat 32
eat 32
stc 0
sf 1
tg (WTG
uid 1530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1531,0
va (VaSet
isHidden 1
)
xt "80750,86800,84750,88000"
st "enable"
blo "80750,87800"
tm "WireNameMgr"
)
)
on &304
)
*381 (Wire
uid 1532,0
shape (OrthoPolyLine
uid 1533,0
va (VaSet
vasetType 3
)
xt "80000,92000,88000,92000"
pts [
"88000,92000"
"80000,92000"
]
)
start &297
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1539,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,90600,87700,92000"
st "clock_sys"
blo "81000,91800"
tm "WireNameMgr"
)
)
on &224
)
*382 (Wire
uid 1540,0
shape (OrthoPolyLine
uid 1541,0
va (VaSet
vasetType 3
)
xt "91000,94000,91000,96000"
pts [
"91000,96000"
"91000,94000"
]
)
end &299
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1547,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,96600,95600,98000"
st "resetSynch"
blo "87000,97800"
tm "WireNameMgr"
)
)
on &226
)
*383 (Wire
uid 1550,0
shape (OrthoPolyLine
uid 1551,0
va (VaSet
vasetType 3
)
xt "94000,88000,102000,88000"
pts [
"94000,88000"
"102000,88000"
]
)
start &300
end &305
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 1552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1553,0
va (VaSet
isHidden 1
)
xt "96000,86800,101500,88000"
st "heartbeat"
blo "96000,87800"
tm "WireNameMgr"
)
)
on &306
)
*384 (Wire
uid 1804,0
shape (OrthoPolyLine
uid 1805,0
va (VaSet
vasetType 3
)
xt "38000,58000,97250,62000"
pts [
"97250,58000"
"38000,58000"
"38000,62000"
]
)
start &110
end &375
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1807,0
va (VaSet
)
xt "92250,56800,96650,58000"
st "logic_0"
blo "92250,57800"
tm "WireNameMgr"
)
)
on &287
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *385 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*386 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,1000,9600,2200"
st "Package List"
blo "2000,2000"
)
*387 (MLText
uid 43,0
va (VaSet
)
xt "2000,2200,19700,10600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*389 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*390 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*391 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*392 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*393 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*394 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-211,-1267,187663,100810"
cachedDiagramExtent "2000,0,210750,98800"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1888,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*395 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*396 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*397 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*399 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*400 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*401 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*402 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*403 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*404 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*405 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*406 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*407 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*408 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*409 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*410 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*411 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*412 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*413 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*414 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*415 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,8600,9400,9800"
st "Declarations"
blo "2000,9600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,9800,5700,11000"
st "Ports:"
blo "2000,10800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,35000,7200,36200"
st "Pre User:"
blo "2000,36000"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,36200,59500,43400"
st "constant stepsPerTurn : positive := 500 * 4;
constant cmPerTurn : real:= 0.175;
constant position0 : positive := integer(3.5 * real(stepsPerTurn) / cmPerTurn);
constant position1 : positive := integer(8.0 * real(stepsPerTurn) / cmPerTurn);
constant position2 : positive := integer(12.0 * real(stepsPerTurn) / cmPerTurn);
constant pwmBitNb : positive := 8;
constant slopeShiftBitNb : positive := requiredBitNb(integer(real(stepsPerTurn)/cmPerTurn+0.5)) - pwmBitNb;
constant testLineNb : positive := 16;
constant clockFrequency: real := 60.0E6;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "2000,43400,11500,44600"
st "Diagram Signals:"
blo "2000,44400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "2000,8600,8400,9800"
st "Post User:"
blo "2000,9600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2000,8600,2000,8600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 52,0
usingSuid 1
emptyRow *416 (LEmptyRow
)
uid 54,0
optionalChildren [
*417 (RefLabelRowHdr
)
*418 (TitleRowHdr
)
*419 (FilterRowHdr
)
*420 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*421 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*422 (GroupColHdr
tm "GroupColHdrMgr"
)
*423 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*424 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*425 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*426 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*427 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*428 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*429 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1270,0
)
*430 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock_sys"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 1272,0
)
*431 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart_n"
t "std_uLogic"
o 3
suid 3,0
)
)
uid 1274,0
)
*432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 1278,0
)
*433 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor2_n"
t "std_uLogic"
o 6
suid 6,0
)
)
uid 1280,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "go1Synch"
t "std_uLogic"
o 7
suid 7,0
)
)
uid 1282,0
)
*435 (LeafLogPort
port (LogicalPort
decl (Decl
n "button4_n"
t "std_uLogic"
o 8
suid 8,0
)
)
uid 1284,0
)
*436 (LeafLogPort
port (LogicalPort
decl (Decl
n "go1_n"
t "std_uLogic"
o 9
suid 9,0
)
)
uid 1286,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restart"
t "std_uLogic"
o 10
suid 10,0
)
)
uid 1288,0
)
*438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor2"
t "std_uLogic"
o 11
suid 11,0
)
)
uid 1290,0
)
*439 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic1"
t "std_uLogic"
o 12
suid 12,0
)
)
uid 1292,0
)
*440 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 13
suid 13,0
)
)
uid 1294,0
)
*441 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "go2Synch"
t "std_uLogic"
o 14
suid 14,0
)
)
uid 1296,0
)
*442 (LeafLogPort
port (LogicalPort
decl (Decl
n "go2_n"
t "std_uLogic"
o 15
suid 15,0
)
)
uid 1298,0
)
*443 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor2Synch"
t "std_uLogic"
o 16
suid 16,0
)
)
uid 1300,0
)
*444 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4Synch"
t "std_uLogic"
o 17
suid 17,0
)
)
uid 1302,0
)
*445 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restartSynch"
t "std_uLogic"
o 18
suid 18,0
)
)
uid 1304,0
)
*446 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side2"
t "std_uLogic"
o 19
suid 19,0
)
)
uid 1306,0
)
*447 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "side1"
t "std_uLogic"
o 20
suid 20,0
)
)
uid 1308,0
)
*448 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 21
suid 21,0
)
)
uid 1310,0
)
*449 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 22
suid 22,0
)
)
uid 1312,0
)
*450 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 23
suid 23,0
)
)
uid 1314,0
)
*451 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 24
suid 24,0
)
)
uid 1316,0
)
*452 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "go2"
t "std_uLogic"
o 25
suid 25,0
)
)
uid 1318,0
)
*453 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "setPoint"
t "std_uLogic"
o 26
suid 26,0
)
)
uid 1320,0
)
*454 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor1"
t "std_uLogic"
o 27
suid 27,0
)
)
uid 1322,0
)
*455 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor1Synch"
t "std_uLogic"
o 28
suid 28,0
)
)
uid 1324,0
)
*456 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "go1"
t "std_uLogic"
o 29
suid 29,0
)
)
uid 1326,0
)
*457 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderASynch"
t "std_uLogic"
o 30
suid 30,0
)
)
uid 1328,0
)
*458 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderB"
t "std_uLogic"
o 31
suid 31,0
)
)
uid 1330,0
)
*459 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_A0"
t "std_ulogic"
o 32
suid 32,0
)
)
uid 1332,0
)
*460 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderB_n"
t "std_uLogic"
o 33
suid 33,0
)
)
uid 1334,0
)
*461 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_RST_n"
t "std_ulogic"
o 34
suid 34,0
)
)
uid 1336,0
)
*462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderA"
t "std_uLogic"
o 35
suid 35,0
)
)
uid 1338,0
)
*463 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor1_n"
t "std_uLogic"
o 36
suid 36,0
)
)
uid 1340,0
)
*464 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn"
t "std_uLogic"
o 37
suid 37,0
)
)
uid 1342,0
)
*465 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderA_n"
t "std_uLogic"
o 38
suid 38,0
)
)
uid 1344,0
)
*466 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SI"
t "std_ulogic"
o 39
suid 39,0
)
)
uid 1346,0
)
*467 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs"
t "std_uLogic_vector"
b "(1 TO 8)"
o 40
suid 40,0
)
)
uid 1348,0
)
*468 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_CS1_n"
t "std_ulogic"
o 41
suid 41,0
)
)
uid 1350,0
)
*469 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SCL"
t "std_ulogic"
o 42
suid 42,0
)
)
uid 1352,0
)
*470 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderBSynch"
t "std_uLogic"
o 43
suid 43,0
)
)
uid 1354,0
)
*471 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderISynch"
t "std_uLogic"
o 44
suid 44,0
)
)
uid 1356,0
)
*472 (LeafLogPort
port (LogicalPort
decl (Decl
n "encoderI_n"
t "std_uLogic"
o 45
suid 45,0
)
)
uid 1358,0
)
*473 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoderI"
t "std_uLogic"
o 46
suid 46,0
)
)
uid 1360,0
)
*474 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 47
suid 48,0
)
)
uid 1416,0
)
*475 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 48
suid 49,0
)
)
uid 1451,0
)
*476 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 49
suid 50,0
)
)
uid 1562,0
)
*477 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "heartbeat"
t "std_uLogic"
o 50
suid 52,0
)
)
uid 1564,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*478 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *479 (MRCItem
litem &416
pos 49
dimension 20
)
uid 69,0
optionalChildren [
*480 (MRCItem
litem &417
pos 0
dimension 20
uid 70,0
)
*481 (MRCItem
litem &418
pos 1
dimension 23
uid 71,0
)
*482 (MRCItem
litem &419
pos 2
hidden 1
dimension 20
uid 72,0
)
*483 (MRCItem
litem &429
pos 0
dimension 20
uid 1271,0
)
*484 (MRCItem
litem &430
pos 1
dimension 20
uid 1273,0
)
*485 (MRCItem
litem &431
pos 2
dimension 20
uid 1275,0
)
*486 (MRCItem
litem &432
pos 3
dimension 20
uid 1279,0
)
*487 (MRCItem
litem &433
pos 4
dimension 20
uid 1281,0
)
*488 (MRCItem
litem &434
pos 5
dimension 20
uid 1283,0
)
*489 (MRCItem
litem &435
pos 6
dimension 20
uid 1285,0
)
*490 (MRCItem
litem &436
pos 7
dimension 20
uid 1287,0
)
*491 (MRCItem
litem &437
pos 8
dimension 20
uid 1289,0
)
*492 (MRCItem
litem &438
pos 9
dimension 20
uid 1291,0
)
*493 (MRCItem
litem &439
pos 10
dimension 20
uid 1293,0
)
*494 (MRCItem
litem &440
pos 11
dimension 20
uid 1295,0
)
*495 (MRCItem
litem &441
pos 12
dimension 20
uid 1297,0
)
*496 (MRCItem
litem &442
pos 13
dimension 20
uid 1299,0
)
*497 (MRCItem
litem &443
pos 14
dimension 20
uid 1301,0
)
*498 (MRCItem
litem &444
pos 15
dimension 20
uid 1303,0
)
*499 (MRCItem
litem &445
pos 16
dimension 20
uid 1305,0
)
*500 (MRCItem
litem &446
pos 17
dimension 20
uid 1307,0
)
*501 (MRCItem
litem &447
pos 18
dimension 20
uid 1309,0
)
*502 (MRCItem
litem &448
pos 19
dimension 20
uid 1311,0
)
*503 (MRCItem
litem &449
pos 20
dimension 20
uid 1313,0
)
*504 (MRCItem
litem &450
pos 21
dimension 20
uid 1315,0
)
*505 (MRCItem
litem &451
pos 22
dimension 20
uid 1317,0
)
*506 (MRCItem
litem &452
pos 23
dimension 20
uid 1319,0
)
*507 (MRCItem
litem &453
pos 24
dimension 20
uid 1321,0
)
*508 (MRCItem
litem &454
pos 25
dimension 20
uid 1323,0
)
*509 (MRCItem
litem &455
pos 26
dimension 20
uid 1325,0
)
*510 (MRCItem
litem &456
pos 27
dimension 20
uid 1327,0
)
*511 (MRCItem
litem &457
pos 28
dimension 20
uid 1329,0
)
*512 (MRCItem
litem &458
pos 29
dimension 20
uid 1331,0
)
*513 (MRCItem
litem &459
pos 30
dimension 20
uid 1333,0
)
*514 (MRCItem
litem &460
pos 31
dimension 20
uid 1335,0
)
*515 (MRCItem
litem &461
pos 32
dimension 20
uid 1337,0
)
*516 (MRCItem
litem &462
pos 33
dimension 20
uid 1339,0
)
*517 (MRCItem
litem &463
pos 34
dimension 20
uid 1341,0
)
*518 (MRCItem
litem &464
pos 35
dimension 20
uid 1343,0
)
*519 (MRCItem
litem &465
pos 36
dimension 20
uid 1345,0
)
*520 (MRCItem
litem &466
pos 37
dimension 20
uid 1347,0
)
*521 (MRCItem
litem &467
pos 38
dimension 20
uid 1349,0
)
*522 (MRCItem
litem &468
pos 39
dimension 20
uid 1351,0
)
*523 (MRCItem
litem &469
pos 40
dimension 20
uid 1353,0
)
*524 (MRCItem
litem &470
pos 41
dimension 20
uid 1355,0
)
*525 (MRCItem
litem &471
pos 42
dimension 20
uid 1357,0
)
*526 (MRCItem
litem &472
pos 43
dimension 20
uid 1359,0
)
*527 (MRCItem
litem &473
pos 44
dimension 20
uid 1361,0
)
*528 (MRCItem
litem &474
pos 45
dimension 20
uid 1417,0
)
*529 (MRCItem
litem &475
pos 46
dimension 20
uid 1452,0
)
*530 (MRCItem
litem &476
pos 47
dimension 20
uid 1563,0
)
*531 (MRCItem
litem &477
pos 48
dimension 20
uid 1565,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*532 (MRCItem
litem &420
pos 0
dimension 20
uid 74,0
)
*533 (MRCItem
litem &422
pos 1
dimension 50
uid 75,0
)
*534 (MRCItem
litem &423
pos 2
dimension 100
uid 76,0
)
*535 (MRCItem
litem &424
pos 3
dimension 50
uid 77,0
)
*536 (MRCItem
litem &425
pos 4
dimension 100
uid 78,0
)
*537 (MRCItem
litem &426
pos 5
dimension 100
uid 79,0
)
*538 (MRCItem
litem &427
pos 6
dimension 50
uid 80,0
)
*539 (MRCItem
litem &428
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *540 (LEmptyRow
)
uid 83,0
optionalChildren [
*541 (RefLabelRowHdr
)
*542 (TitleRowHdr
)
*543 (FilterRowHdr
)
*544 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*545 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*546 (GroupColHdr
tm "GroupColHdrMgr"
)
*547 (NameColHdr
tm "GenericNameColHdrMgr"
)
*548 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*549 (InitColHdr
tm "GenericValueColHdrMgr"
)
*550 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*551 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*552 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *553 (MRCItem
litem &540
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*554 (MRCItem
litem &541
pos 0
dimension 20
uid 98,0
)
*555 (MRCItem
litem &542
pos 1
dimension 23
uid 99,0
)
*556 (MRCItem
litem &543
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*557 (MRCItem
litem &544
pos 0
dimension 20
uid 102,0
)
*558 (MRCItem
litem &546
pos 1
dimension 50
uid 103,0
)
*559 (MRCItem
litem &547
pos 2
dimension 100
uid 104,0
)
*560 (MRCItem
litem &548
pos 3
dimension 100
uid 105,0
)
*561 (MRCItem
litem &549
pos 4
dimension 50
uid 106,0
)
*562 (MRCItem
litem &550
pos 5
dimension 50
uid 107,0
)
*563 (MRCItem
litem &551
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
