#2x1_MULTIPLEXER solution using VHDL.
#>2072 MAGH
##Write VHDL code for 2-input multiplexer.

<p>Write VHDL code for 2-input multiplexer.</p>
This repository contains VHDL code for implementation of 2-input multiplexer.

## Files

- `2*1Mux.vhdl`: VHDL code for the FSM GCD entity and architecture.
- `2*1Mux_tb.vhdl`: VHDL code for the testbench entity and architecture.

## Running the Testbench

To run the testbench:

1. Compile the VHDL files (`2*1Mux.vhdl` and `2*1Mux_tb.vhdl`) using a VHDL compiler.
2. Simulate the compiled design using a simulator.

## Observing Output

The testbench observes the output of the decoder and verifies that it matches the expected output for each input.
![Screenshot of the output](https://github.com/OGnewar/VHDL-LAB/blob/main/mux/Screenshot%20from%202024-02-11%2000-21-55.png)
