Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 18 00:22:05 2022
| Host         : DESKTOP-I6M6CAR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Proiect_timing_summary_routed.rpt -pb Proiect_timing_summary_routed.pb -rpx Proiect_timing_summary_routed.rpx -warn_on_violation
| Design       : Proiect
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: eticheta1/number_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: eticheta1/number_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            catod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.037ns  (logic 5.633ns (46.797%)  route 6.404ns (53.203%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch_IBUF[1]_inst/O
                         net (fo=19, routed)          3.870     5.331    eticheta3/switch_IBUF[0]
    SLICE_X65Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.455 r  eticheta3/catod_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.665     6.120    eticheta2/catod_OBUF[0]_inst_i_1_3
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.244 r  eticheta2/catod_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.244    eticheta2/catod_OBUF[0]_inst_i_3_n_0
    SLICE_X65Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     6.461 r  eticheta2/catod_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.330    catod_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.706    12.037 r  catod_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.037    catod[0]
    U7                                                                r  catod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            catod[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.005ns  (logic 5.641ns (46.995%)  route 6.363ns (53.005%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF[2]_inst/O
                         net (fo=19, routed)          3.696     5.159    eticheta3/switch_IBUF[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.283 r  eticheta3/catod_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.283    eticheta3/catod_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     5.528 r  eticheta3/catod_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.956     6.484    eticheta2/catod[6]
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.298     6.782 r  eticheta2/catod_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.494    catod_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.005 r  catod_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.005    catod[6]
    W7                                                                r  catod[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            catod[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 5.631ns (47.050%)  route 6.338ns (52.950%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch_IBUF[1]_inst/O
                         net (fo=19, routed)          3.850     5.312    eticheta3/switch_IBUF[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.436 r  eticheta3/catod_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.680     6.116    eticheta2/catod_OBUF[4]_inst_i_1_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.240 r  eticheta2/catod_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.240    eticheta2/catod_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     6.454 r  eticheta2/catod_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.261    catod_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.708    11.969 r  catod_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.969    catod[4]
    U8                                                                r  catod[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            catod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.839ns  (logic 5.637ns (47.612%)  route 6.202ns (52.388%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch_IBUF[1]_inst/O
                         net (fo=19, routed)          3.959     5.421    eticheta3/switch_IBUF[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  eticheta3/catod_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.545    eticheta3/catod_OBUF[3]_inst_i_5_n_0
    SLICE_X63Y19         MUXF7 (Prop_muxf7_I1_O)      0.217     5.762 r  eticheta3/catod_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436     6.198    eticheta2/catod[3]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.299     6.497 r  eticheta2/catod_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.304    catod_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.839 r  catod_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.839    catod[3]
    V8                                                                r  catod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            catod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.839ns  (logic 5.651ns (47.730%)  route 6.188ns (52.270%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF[2]_inst/O
                         net (fo=19, routed)          3.696     5.159    eticheta3/switch_IBUF[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.283 r  eticheta3/catod_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.283    eticheta3/catod_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     5.528 r  eticheta3/catod_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.820     6.349    eticheta3/number_reg[17]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.298     6.647 r  eticheta3/catod_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.319    catod_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.839 r  catod_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.839    catod[2]
    U5                                                                r  catod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            catod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.679ns  (logic 5.635ns (48.253%)  route 6.043ns (51.747%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF[2]_inst/O
                         net (fo=19, routed)          3.696     5.159    eticheta3/switch_IBUF[1]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     5.283 r  eticheta3/catod_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.283    eticheta3/catod_OBUF[6]_inst_i_7_n_0
    SLICE_X63Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     5.528 r  eticheta3/catod_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.822     6.351    eticheta3/number_reg[17]
    SLICE_X65Y17         LUT5 (Prop_lut5_I0_O)        0.298     6.649 r  eticheta3/catod_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.174    catod_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.679 r  catod_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.679    catod[1]
    V5                                                                r  catod[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            catod[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.454ns  (logic 5.861ns (51.172%)  route 5.593ns (48.828%))
  Logic Levels:           5  (IBUF=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF[2]_inst/O
                         net (fo=19, routed)          3.423     4.887    eticheta3/switch_IBUF[1]
    SLICE_X64Y18         LUT5 (Prop_lut5_I1_O)        0.148     5.035 r  eticheta3/catod_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.305     5.340    eticheta3/catod_OBUF[5]_inst_i_7_n_0
    SLICE_X63Y17         LUT5 (Prop_lut5_I4_O)        0.328     5.668 r  eticheta3/catod_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.668    eticheta1/catod[5]_0
    SLICE_X63Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     5.885 r  eticheta1/catod_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864     7.749    catod_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.704    11.454 r  catod_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.454    catod[5]
    W6                                                                r  catod[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 4.313ns (57.869%)  route 3.140ns (42.131%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  eticheta1/number_reg[16]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eticheta1/number_reg[16]/Q
                         net (fo=12, routed)          1.275     1.731    eticheta1/fir1[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.883 r  eticheta1/anod_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.748    anod_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.453 r  anod_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.453    anod[0]
    U2                                                                r  anod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 4.326ns (59.544%)  route 2.939ns (40.456%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  eticheta1/number_reg[16]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  eticheta1/number_reg[16]/Q
                         net (fo=12, routed)          1.277     1.733    eticheta1/fir1[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.885 r  eticheta1/anod_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.547    anod_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.266 r  anod_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.266    anod[3]
    W4                                                                r  anod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.079ns (56.617%)  route 3.126ns (43.383%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  eticheta1/number_reg[16]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  eticheta1/number_reg[16]/Q
                         net (fo=12, routed)          1.275     1.731    eticheta1/fir1[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.855 r  eticheta1/anod_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.706    anod_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.205 r  anod_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.205    anod[1]
    U4                                                                r  anod[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eticheta1/number_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  eticheta1/number_reg[10]/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[10]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  eticheta1/number_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    eticheta1/number_reg[8]_i_1_n_5
    SLICE_X62Y18         FDRE                                         r  eticheta1/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  eticheta1/number_reg[14]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[14]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  eticheta1/number_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    eticheta1/number_reg[12]_i_1_n_5
    SLICE_X62Y19         FDRE                                         r  eticheta1/number_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  eticheta1/number_reg[18]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[18]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  eticheta1/number_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    eticheta1/number_reg[16]_i_1_n_5
    SLICE_X62Y20         FDRE                                         r  eticheta1/number_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  eticheta1/number_reg[22]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[22]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  eticheta1/number_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    eticheta1/number_reg[20]_i_1_n_5
    SLICE_X62Y21         FDRE                                         r  eticheta1/number_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  eticheta1/number_reg[6]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[6]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  eticheta1/number_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    eticheta1/number_reg[4]_i_1_n_5
    SLICE_X62Y17         FDRE                                         r  eticheta1/number_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  eticheta1/number_reg[10]/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[10]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  eticheta1/number_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    eticheta1/number_reg[8]_i_1_n_4
    SLICE_X62Y18         FDRE                                         r  eticheta1/number_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  eticheta1/number_reg[14]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[14]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  eticheta1/number_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    eticheta1/number_reg[12]_i_1_n_4
    SLICE_X62Y19         FDRE                                         r  eticheta1/number_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  eticheta1/number_reg[18]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[18]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  eticheta1/number_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    eticheta1/number_reg[16]_i_1_n_4
    SLICE_X62Y20         FDRE                                         r  eticheta1/number_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  eticheta1/number_reg[22]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[22]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  eticheta1/number_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    eticheta1/number_reg[20]_i_1_n_4
    SLICE_X62Y21         FDRE                                         r  eticheta1/number_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eticheta1/number_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            eticheta1/number_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  eticheta1/number_reg[6]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  eticheta1/number_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    eticheta1/number_reg_n_0_[6]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  eticheta1/number_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    eticheta1/number_reg[4]_i_1_n_4
    SLICE_X62Y17         FDRE                                         r  eticheta1/number_reg[7]/D
  -------------------------------------------------------------------    -------------------





