   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"DMA1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA1_Init,"ax",%progbits
  18              		.align	2
  19              		.global	DMA1_Init
  20              		.code	16
  21              		.thumb_func
  23              	DMA1_Init:
  24              	.LFB0:
  25              		.file 1 "../Generated_Code/DMA1.c"
   1:../Generated_Code/DMA1.c **** /* ###################################################################
   2:../Generated_Code/DMA1.c **** **     This component module is generated by Processor Expert. Do not modify it.
   3:../Generated_Code/DMA1.c **** **     Filename    : DMA1.c
   4:../Generated_Code/DMA1.c **** **     Project     : ProcessorExpert
   5:../Generated_Code/DMA1.c **** **     Processor   : MKL25Z128VLK4
   6:../Generated_Code/DMA1.c **** **     Component   : Init_DMA
   7:../Generated_Code/DMA1.c **** **     Version     : Component 01.002, Driver 01.02, CPU db: 3.00.000
   8:../Generated_Code/DMA1.c **** **     Compiler    : GNU C Compiler
   9:../Generated_Code/DMA1.c **** **     Date/Time   : 2019-03-27, 16:14, # CodeGen: 58
  10:../Generated_Code/DMA1.c **** **     Abstract    :
  11:../Generated_Code/DMA1.c **** **          This file implements the DMA (DMA) module initialization
  12:../Generated_Code/DMA1.c **** **          according to the Peripheral Initialization settings, and
  13:../Generated_Code/DMA1.c **** **          defines interrupt service routines prototypes.
  14:../Generated_Code/DMA1.c **** **     Settings    :
  15:../Generated_Code/DMA1.c **** **          Component name                                 : DMA1
  16:../Generated_Code/DMA1.c **** **          Device                                         : DMA
  17:../Generated_Code/DMA1.c **** **          Clock gate for DMA                             : Enabled
  18:../Generated_Code/DMA1.c **** **          Clock gate for DMA multiplexor 0               : Enabled
  19:../Generated_Code/DMA1.c **** **          Channels                                       : 
  20:../Generated_Code/DMA1.c **** **            Channel 0                                    : Initialize
  21:../Generated_Code/DMA1.c **** **              Settings                                   : 
  22:../Generated_Code/DMA1.c **** **                Transfer mode                            : Cycle-steal
  23:../Generated_Code/DMA1.c **** **                Auto disable external request            : Disabled
  24:../Generated_Code/DMA1.c **** **                Asynchronous request                     : Enabled
  25:../Generated_Code/DMA1.c **** **                Auto align                               : Disabled
  26:../Generated_Code/DMA1.c **** **                Channel links settings                   : 
  27:../Generated_Code/DMA1.c **** **                  Link channel control                   : LCH1 after each cycle steal transfer
  28:../Generated_Code/DMA1.c **** **                  Link channel 1 (LCH1)                  : DMA channel 1
  29:../Generated_Code/DMA1.c **** **                  Link channel 2 (LCH2)                  : DMA channel 0
  30:../Generated_Code/DMA1.c **** **                Data source                              : 
  31:../Generated_Code/DMA1.c **** **                  External object declaration            : 
  32:../Generated_Code/DMA1.c **** **                  Address                                : (uint32_t)&ADC0_RA
  33:../Generated_Code/DMA1.c **** **                  Address increment                      : Disabled
  34:../Generated_Code/DMA1.c **** **                  Transfer size                          : 16-bit
  35:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
  36:../Generated_Code/DMA1.c **** **                Data destination                         : 
  37:../Generated_Code/DMA1.c **** **                  External object declaration            : 
  38:../Generated_Code/DMA1.c **** **                  Address                                : 
  39:../Generated_Code/DMA1.c **** **                  Address increment                      : Enabled
  40:../Generated_Code/DMA1.c **** **                  Transfer size                          : 16-bit
  41:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
  42:../Generated_Code/DMA1.c **** **                Byte count                               : 16
  43:../Generated_Code/DMA1.c **** **              Pins/Signals                               : 
  44:../Generated_Code/DMA1.c **** **                DMA MUX settings                         : 
  45:../Generated_Code/DMA1.c **** **                  Channel state                          : Enabled
  46:../Generated_Code/DMA1.c **** **                  Channel periodic trigger               : Disabled
  47:../Generated_Code/DMA1.c **** **                  Channel request                        : ADC0_DMA_Request
  48:../Generated_Code/DMA1.c **** **                  Channel request signal                 : 
  49:../Generated_Code/DMA1.c **** **              Interrupts                                 : 
  50:../Generated_Code/DMA1.c **** **                DMA transfer done interrupt              : 
  51:../Generated_Code/DMA1.c **** **                  Interrupt                              : INT_DMA0
  52:../Generated_Code/DMA1.c **** **                  Interrupt request                      : Enabled
  53:../Generated_Code/DMA1.c **** **                  Interrupt priority                     : 0 (Highest)
  54:../Generated_Code/DMA1.c **** **                  ISR Name                               : ADCint
  55:../Generated_Code/DMA1.c **** **                  DMA transfer interrupt                 : Enabled
  56:../Generated_Code/DMA1.c **** **              Initialization                             : 
  57:../Generated_Code/DMA1.c **** **                External request                         : Enabled
  58:../Generated_Code/DMA1.c **** **                Start DMA transfer                       : No
  59:../Generated_Code/DMA1.c **** **            Channel 1                                    : Initialize
  60:../Generated_Code/DMA1.c **** **              Settings                                   : 
  61:../Generated_Code/DMA1.c **** **                Transfer mode                            : Cycle-steal
  62:../Generated_Code/DMA1.c **** **                Auto disable external request            : Enabled
  63:../Generated_Code/DMA1.c **** **                Asynchronous request                     : Enabled
  64:../Generated_Code/DMA1.c **** **                Auto align                               : Disabled
  65:../Generated_Code/DMA1.c **** **                Channel links settings                   : 
  66:../Generated_Code/DMA1.c **** **                  Link channel control                   : LCH1 after each cycle steal transfer
  67:../Generated_Code/DMA1.c **** **                  Link channel 1 (LCH1)                  : DMA channel 2
  68:../Generated_Code/DMA1.c **** **                  Link channel 2 (LCH2)                  : DMA channel 0
  69:../Generated_Code/DMA1.c **** **                Data source                              : 
  70:../Generated_Code/DMA1.c **** **                  External object declaration            : 
  71:../Generated_Code/DMA1.c **** **                  Address                                : 0
  72:../Generated_Code/DMA1.c **** **                  Address increment                      : Enabled
  73:../Generated_Code/DMA1.c **** **                  Transfer size                          : 8-bit
  74:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
  75:../Generated_Code/DMA1.c **** **                Data destination                         : 
  76:../Generated_Code/DMA1.c **** **                  External object declaration            : 
  77:../Generated_Code/DMA1.c **** **                  Address                                : &ADC0_CFG2
  78:../Generated_Code/DMA1.c **** **                  Address increment                      : Disabled
  79:../Generated_Code/DMA1.c **** **                  Transfer size                          : 8-bit
  80:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
  81:../Generated_Code/DMA1.c **** **                Byte count                               : 8
  82:../Generated_Code/DMA1.c **** **              Pins/Signals                               : 
  83:../Generated_Code/DMA1.c **** **                DMA MUX settings                         : 
  84:../Generated_Code/DMA1.c **** **                  Channel state                          : Enabled
  85:../Generated_Code/DMA1.c **** **                  Channel periodic trigger               : Disabled
  86:../Generated_Code/DMA1.c **** **                  Channel request                        : Software_DMA_Request
  87:../Generated_Code/DMA1.c **** **                  Channel request signal                 : 
  88:../Generated_Code/DMA1.c **** **              Interrupts                                 : 
  89:../Generated_Code/DMA1.c **** **                DMA transfer done interrupt              : 
  90:../Generated_Code/DMA1.c **** **                  Interrupt                              : INT_DMA1
  91:../Generated_Code/DMA1.c **** **                  Interrupt request                      : Disabled
  92:../Generated_Code/DMA1.c **** **                  Interrupt priority                     : 0 (Highest)
  93:../Generated_Code/DMA1.c **** **                  ISR Name                               : 
  94:../Generated_Code/DMA1.c **** **                  DMA transfer interrupt                 : Disabled
  95:../Generated_Code/DMA1.c **** **              Initialization                             : 
  96:../Generated_Code/DMA1.c **** **                External request                         : Enabled
  97:../Generated_Code/DMA1.c **** **                Start DMA transfer                       : No
  98:../Generated_Code/DMA1.c **** **            Channel 2                                    : Initialize
  99:../Generated_Code/DMA1.c **** **              Settings                                   : 
 100:../Generated_Code/DMA1.c **** **                Transfer mode                            : Cycle-steal
 101:../Generated_Code/DMA1.c **** **                Auto disable external request            : Enabled
 102:../Generated_Code/DMA1.c **** **                Asynchronous request                     : Enabled
 103:../Generated_Code/DMA1.c **** **                Auto align                               : Disabled
 104:../Generated_Code/DMA1.c **** **                Channel links settings                   : 
 105:../Generated_Code/DMA1.c **** **                  Link channel control                   : No link
 106:../Generated_Code/DMA1.c **** **                  Link channel 1 (LCH1)                  : DMA channel 0
 107:../Generated_Code/DMA1.c **** **                  Link channel 2 (LCH2)                  : DMA channel 0
 108:../Generated_Code/DMA1.c **** **                Data source                              : 
 109:../Generated_Code/DMA1.c **** **                  External object declaration            : 
 110:../Generated_Code/DMA1.c **** **                  Address                                : 0
 111:../Generated_Code/DMA1.c **** **                  Address increment                      : Enabled
 112:../Generated_Code/DMA1.c **** **                  Transfer size                          : 8-bit
 113:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
 114:../Generated_Code/DMA1.c **** **                Data destination                         : 
 115:../Generated_Code/DMA1.c **** **                  External object declaration            : 
 116:../Generated_Code/DMA1.c **** **                  Address                                : &ADC0_SC1A
 117:../Generated_Code/DMA1.c **** **                  Address increment                      : Disabled
 118:../Generated_Code/DMA1.c **** **                  Transfer size                          : 8-bit
 119:../Generated_Code/DMA1.c **** **                  Address modulo                         : Buffer disabled
 120:../Generated_Code/DMA1.c **** **                Byte count                               : 8
 121:../Generated_Code/DMA1.c **** **              Pins/Signals                               : 
 122:../Generated_Code/DMA1.c **** **                DMA MUX settings                         : 
 123:../Generated_Code/DMA1.c **** **                  Channel state                          : Enabled
 124:../Generated_Code/DMA1.c **** **                  Channel request                        : Software_DMA_Request
 125:../Generated_Code/DMA1.c **** **                  Channel request signal                 : 
 126:../Generated_Code/DMA1.c **** **              Interrupts                                 : 
 127:../Generated_Code/DMA1.c **** **                DMA transfer done interrupt              : 
 128:../Generated_Code/DMA1.c **** **                  Interrupt                              : INT_DMA2
 129:../Generated_Code/DMA1.c **** **                  Interrupt request                      : Disabled
 130:../Generated_Code/DMA1.c **** **                  Interrupt priority                     : 0 (Highest)
 131:../Generated_Code/DMA1.c **** **                  ISR Name                               : 
 132:../Generated_Code/DMA1.c **** **                  DMA transfer interrupt                 : Disabled
 133:../Generated_Code/DMA1.c **** **              Initialization                             : 
 134:../Generated_Code/DMA1.c **** **                External request                         : Enabled
 135:../Generated_Code/DMA1.c **** **                Start DMA transfer                       : No
 136:../Generated_Code/DMA1.c **** **            Channel 3                                    : Do not initialize
 137:../Generated_Code/DMA1.c **** **          Initialization                                 : 
 138:../Generated_Code/DMA1.c **** **            Call Init method                             : no
 139:../Generated_Code/DMA1.c **** **     Contents    :
 140:../Generated_Code/DMA1.c **** **         Init - void DMA1_Init(void);
 141:../Generated_Code/DMA1.c **** **
 142:../Generated_Code/DMA1.c **** **     Copyright : 1997 - 2014 Freescale Semiconductor, Inc. 
 143:../Generated_Code/DMA1.c **** **     All Rights Reserved.
 144:../Generated_Code/DMA1.c **** **     
 145:../Generated_Code/DMA1.c **** **     Redistribution and use in source and binary forms, with or without modification,
 146:../Generated_Code/DMA1.c **** **     are permitted provided that the following conditions are met:
 147:../Generated_Code/DMA1.c **** **     
 148:../Generated_Code/DMA1.c **** **     o Redistributions of source code must retain the above copyright notice, this list
 149:../Generated_Code/DMA1.c **** **       of conditions and the following disclaimer.
 150:../Generated_Code/DMA1.c **** **     
 151:../Generated_Code/DMA1.c **** **     o Redistributions in binary form must reproduce the above copyright notice, this
 152:../Generated_Code/DMA1.c **** **       list of conditions and the following disclaimer in the documentation and/or
 153:../Generated_Code/DMA1.c **** **       other materials provided with the distribution.
 154:../Generated_Code/DMA1.c **** **     
 155:../Generated_Code/DMA1.c **** **     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
 156:../Generated_Code/DMA1.c **** **       contributors may be used to endorse or promote products derived from this
 157:../Generated_Code/DMA1.c **** **       software without specific prior written permission.
 158:../Generated_Code/DMA1.c **** **     
 159:../Generated_Code/DMA1.c **** **     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 160:../Generated_Code/DMA1.c **** **     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 161:../Generated_Code/DMA1.c **** **     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 162:../Generated_Code/DMA1.c **** **     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 163:../Generated_Code/DMA1.c **** **     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 164:../Generated_Code/DMA1.c **** **     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 165:../Generated_Code/DMA1.c **** **     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 166:../Generated_Code/DMA1.c **** **     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 167:../Generated_Code/DMA1.c **** **     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 168:../Generated_Code/DMA1.c **** **     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 169:../Generated_Code/DMA1.c **** **     
 170:../Generated_Code/DMA1.c **** **     http: www.freescale.com
 171:../Generated_Code/DMA1.c **** **     mail: support@freescale.com
 172:../Generated_Code/DMA1.c **** ** ###################################################################*/
 173:../Generated_Code/DMA1.c **** /*!
 174:../Generated_Code/DMA1.c **** ** @file DMA1.c
 175:../Generated_Code/DMA1.c **** ** @version 01.02
 176:../Generated_Code/DMA1.c **** ** @brief
 177:../Generated_Code/DMA1.c **** **          This file implements the DMA (DMA) module initialization
 178:../Generated_Code/DMA1.c **** **          according to the Peripheral Initialization settings, and
 179:../Generated_Code/DMA1.c **** **          defines interrupt service routines prototypes.
 180:../Generated_Code/DMA1.c **** */         
 181:../Generated_Code/DMA1.c **** /*!
 182:../Generated_Code/DMA1.c **** **  @addtogroup DMA1_module DMA1 module documentation
 183:../Generated_Code/DMA1.c **** **  @{
 184:../Generated_Code/DMA1.c **** */         
 185:../Generated_Code/DMA1.c **** 
 186:../Generated_Code/DMA1.c **** /* MODULE DMA1. */
 187:../Generated_Code/DMA1.c **** 
 188:../Generated_Code/DMA1.c **** #include "DMA1.h"
 189:../Generated_Code/DMA1.c ****   /* Including shared modules, which are used in the whole project */
 190:../Generated_Code/DMA1.c **** #include "PE_Types.h"
 191:../Generated_Code/DMA1.c **** #include "PE_Error.h"
 192:../Generated_Code/DMA1.c **** #include "PE_Const.h"
 193:../Generated_Code/DMA1.c **** #include "IO_Map.h"
 194:../Generated_Code/DMA1.c **** #include "Cpu.h"
 195:../Generated_Code/DMA1.c **** 
 196:../Generated_Code/DMA1.c **** 
 197:../Generated_Code/DMA1.c **** /*
 198:../Generated_Code/DMA1.c **** ** ===================================================================
 199:../Generated_Code/DMA1.c **** **     Method      :  DMA1_Init (component Init_DMA)
 200:../Generated_Code/DMA1.c **** **     Description :
 201:../Generated_Code/DMA1.c **** **         This method initializes registers of the DMA module
 202:../Generated_Code/DMA1.c **** **         according to the Peripheral Initialization settings.
 203:../Generated_Code/DMA1.c **** **         Call this method in user code to initialize the module. By
 204:../Generated_Code/DMA1.c **** **         default, the method is called by PE automatically; see "Call
 205:../Generated_Code/DMA1.c **** **         Init method" property of the component for more details.
 206:../Generated_Code/DMA1.c **** **     Parameters  : None
 207:../Generated_Code/DMA1.c **** **     Returns     : Nothing
 208:../Generated_Code/DMA1.c **** ** ===================================================================
 209:../Generated_Code/DMA1.c **** */
 210:../Generated_Code/DMA1.c **** 
 211:../Generated_Code/DMA1.c **** void DMA1_Init(void)
 212:../Generated_Code/DMA1.c **** {
  26              		.loc 1 212 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 00AF     		add	r7, sp, #0
  34              	.LCFI1:
  35              		.cfi_def_cfa_register 7
 213:../Generated_Code/DMA1.c ****   /* SIM_SCGC7: DMA=1 */
 214:../Generated_Code/DMA1.c ****   SIM_SCGC7 |= SIM_SCGC7_DMA_MASK;
  36              		.loc 1 214 0
  37 0004 464A     		ldr	r2, .L2
  38 0006 4649     		ldr	r1, .L2
  39 0008 8223     		mov	r3, #130
  40 000a 5B01     		lsl	r3, r3, #5
  41 000c CB58     		ldr	r3, [r1, r3]
  42 000e 8021     		mov	r1, #128
  43 0010 4900     		lsl	r1, r1, #1
  44 0012 1943     		orr	r1, r3
  45 0014 8223     		mov	r3, #130
  46 0016 5B01     		lsl	r3, r3, #5
  47 0018 D150     		str	r1, [r2, r3]
 215:../Generated_Code/DMA1.c ****   /* SIM_SCGC6: DMAMUX=1 */
 216:../Generated_Code/DMA1.c ****   SIM_SCGC6 |= SIM_SCGC6_DMAMUX_MASK;
  48              		.loc 1 216 0
  49 001a 414A     		ldr	r2, .L2
  50 001c 4049     		ldr	r1, .L2
  51 001e 414B     		ldr	r3, .L2+4
  52 0020 CB58     		ldr	r3, [r1, r3]
  53 0022 0221     		mov	r1, #2
  54 0024 1943     		orr	r1, r3
  55 0026 3F4B     		ldr	r3, .L2+4
  56 0028 D150     		str	r1, [r2, r3]
 217:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG0: ENBL=0,TRIG=0,SOURCE=0 */
 218:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG0 = DMAMUX_CHCFG_SOURCE(0x00);
  57              		.loc 1 218 0
  58 002a 3F4B     		ldr	r3, .L2+8
  59 002c 0022     		mov	r2, #0
  60 002e 1A70     		strb	r2, [r3]
 219:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG1: ENBL=0,TRIG=0,SOURCE=0 */
 220:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG1 = DMAMUX_CHCFG_SOURCE(0x00);
  61              		.loc 1 220 0
  62 0030 3D4B     		ldr	r3, .L2+8
  63 0032 0022     		mov	r2, #0
  64 0034 5A70     		strb	r2, [r3, #1]
 221:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG2: ENBL=0,TRIG=0,SOURCE=0 */
 222:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG2 = DMAMUX_CHCFG_SOURCE(0x00);
  65              		.loc 1 222 0
  66 0036 3C4B     		ldr	r3, .L2+8
  67 0038 0022     		mov	r2, #0
  68 003a 9A70     		strb	r2, [r3, #2]
 223:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG3: ENBL=0,TRIG=0,SOURCE=0 */
 224:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG3 = DMAMUX_CHCFG_SOURCE(0x00);
  69              		.loc 1 224 0
  70 003c 3A4B     		ldr	r3, .L2+8
  71 003e 0022     		mov	r2, #0
  72 0040 DA70     		strb	r2, [r3, #3]
 225:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR0: DONE=1 */
 226:../Generated_Code/DMA1.c ****   DMA_DSR_BCR0 |= DMA_DSR_BCR_DONE_MASK;
  73              		.loc 1 226 0
  74 0042 3A4A     		ldr	r2, .L2+12
  75 0044 3949     		ldr	r1, .L2+12
  76 0046 8423     		mov	r3, #132
  77 0048 5B00     		lsl	r3, r3, #1
  78 004a CB58     		ldr	r3, [r1, r3]
  79 004c 8021     		mov	r1, #128
  80 004e 4904     		lsl	r1, r1, #17
  81 0050 1943     		orr	r1, r3
  82 0052 8423     		mov	r3, #132
  83 0054 5B00     		lsl	r3, r3, #1
  84 0056 D150     		str	r1, [r2, r3]
 227:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR1: DONE=1 */
 228:../Generated_Code/DMA1.c ****   DMA_DSR_BCR1 |= DMA_DSR_BCR_DONE_MASK;
  85              		.loc 1 228 0
  86 0058 344A     		ldr	r2, .L2+12
  87 005a 3449     		ldr	r1, .L2+12
  88 005c 8C23     		mov	r3, #140
  89 005e 5B00     		lsl	r3, r3, #1
  90 0060 CB58     		ldr	r3, [r1, r3]
  91 0062 8021     		mov	r1, #128
  92 0064 4904     		lsl	r1, r1, #17
  93 0066 1943     		orr	r1, r3
  94 0068 8C23     		mov	r3, #140
  95 006a 5B00     		lsl	r3, r3, #1
  96 006c D150     		str	r1, [r2, r3]
 229:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR2: DONE=1 */
 230:../Generated_Code/DMA1.c ****   DMA_DSR_BCR2 |= DMA_DSR_BCR_DONE_MASK;
  97              		.loc 1 230 0
  98 006e 2F4A     		ldr	r2, .L2+12
  99 0070 2E49     		ldr	r1, .L2+12
 100 0072 9423     		mov	r3, #148
 101 0074 5B00     		lsl	r3, r3, #1
 102 0076 CB58     		ldr	r3, [r1, r3]
 103 0078 8021     		mov	r1, #128
 104 007a 4904     		lsl	r1, r1, #17
 105 007c 1943     		orr	r1, r3
 106 007e 9423     		mov	r3, #148
 107 0080 5B00     		lsl	r3, r3, #1
 108 0082 D150     		str	r1, [r2, r3]
 231:../Generated_Code/DMA1.c ****   /* DMA_SAR0 = (uint32_t)&ADC0_RA */
 232:../Generated_Code/DMA1.c ****   DMA_SAR0 = (uint32_t)((uint32_t)&ADC0_RA);
 109              		.loc 1 232 0
 110 0084 294A     		ldr	r2, .L2+12
 111 0086 8023     		mov	r3, #128
 112 0088 5B00     		lsl	r3, r3, #1
 113 008a 2949     		ldr	r1, .L2+16
 114 008c D150     		str	r1, [r2, r3]
 233:../Generated_Code/DMA1.c ****   /* DMA_SAR1 = 0 */
 234:../Generated_Code/DMA1.c ****   DMA_SAR1 = (uint32_t)(0);
 115              		.loc 1 234 0
 116 008e 274A     		ldr	r2, .L2+12
 117 0090 8823     		mov	r3, #136
 118 0092 5B00     		lsl	r3, r3, #1
 119 0094 0021     		mov	r1, #0
 120 0096 D150     		str	r1, [r2, r3]
 235:../Generated_Code/DMA1.c ****   /* DMA_SAR2 = 0 */
 236:../Generated_Code/DMA1.c ****   DMA_SAR2 = (uint32_t)(0);
 121              		.loc 1 236 0
 122 0098 244A     		ldr	r2, .L2+12
 123 009a 9023     		mov	r3, #144
 124 009c 5B00     		lsl	r3, r3, #1
 125 009e 0021     		mov	r1, #0
 126 00a0 D150     		str	r1, [r2, r3]
 237:../Generated_Code/DMA1.c ****   /* DMA_DAR1 = &ADC0_CFG2 */
 238:../Generated_Code/DMA1.c ****   DMA_DAR1 = (uint32_t)(&ADC0_CFG2);
 127              		.loc 1 238 0
 128 00a2 224A     		ldr	r2, .L2+12
 129 00a4 8A23     		mov	r3, #138
 130 00a6 5B00     		lsl	r3, r3, #1
 131 00a8 2249     		ldr	r1, .L2+20
 132 00aa D150     		str	r1, [r2, r3]
 239:../Generated_Code/DMA1.c ****   /* DMA_DAR2 = &ADC0_SC1A */
 240:../Generated_Code/DMA1.c ****   DMA_DAR2 = (uint32_t)(&ADC0_SC1A);
 133              		.loc 1 240 0
 134 00ac 1F4A     		ldr	r2, .L2+12
 135 00ae 9223     		mov	r3, #146
 136 00b0 5B00     		lsl	r3, r3, #1
 137 00b2 2149     		ldr	r1, .L2+24
 138 00b4 D150     		str	r1, [r2, r3]
 241:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR0: ??=0,CE=0,BES=0,BED=0,??=0,REQ=0,BSY=0,DONE=0,BCR=0x10 */
 242:../Generated_Code/DMA1.c ****   DMA_DSR_BCR0 = DMA_DSR_BCR_BCR(0x10);
 139              		.loc 1 242 0
 140 00b6 1D4A     		ldr	r2, .L2+12
 141 00b8 8423     		mov	r3, #132
 142 00ba 5B00     		lsl	r3, r3, #1
 143 00bc 1021     		mov	r1, #16
 144 00be D150     		str	r1, [r2, r3]
 243:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR1: ??=0,CE=0,BES=0,BED=0,??=0,REQ=0,BSY=0,DONE=0,BCR=8 */
 244:../Generated_Code/DMA1.c ****   DMA_DSR_BCR1 = DMA_DSR_BCR_BCR(0x08);
 145              		.loc 1 244 0
 146 00c0 1A4A     		ldr	r2, .L2+12
 147 00c2 8C23     		mov	r3, #140
 148 00c4 5B00     		lsl	r3, r3, #1
 149 00c6 0821     		mov	r1, #8
 150 00c8 D150     		str	r1, [r2, r3]
 245:../Generated_Code/DMA1.c ****   /* DMA_DSR_BCR2: ??=0,CE=0,BES=0,BED=0,??=0,REQ=0,BSY=0,DONE=0,BCR=8 */
 246:../Generated_Code/DMA1.c ****   DMA_DSR_BCR2 = DMA_DSR_BCR_BCR(0x08);
 151              		.loc 1 246 0
 152 00ca 184A     		ldr	r2, .L2+12
 153 00cc 9423     		mov	r3, #148
 154 00ce 5B00     		lsl	r3, r3, #1
 155 00d0 0821     		mov	r1, #8
 156 00d2 D150     		str	r1, [r2, r3]
 247:../Generated_Code/DMA1.c ****   /* DMA_DCR0: EINT=1,ERQ=1,CS=1,AA=0,??=0,??=0,??=0,??=0,EADREQ=1,SINC=0,SSIZE=2,DINC=1,DSIZE=2,ST
 248:../Generated_Code/DMA1.c ****   DMA_DCR0 = DMA_DCR_EINT_MASK |
 157              		.loc 1 248 0
 158 00d4 154A     		ldr	r2, .L2+12
 159 00d6 8623     		mov	r3, #134
 160 00d8 5B00     		lsl	r3, r3, #1
 161 00da 1849     		ldr	r1, .L2+28
 162 00dc D150     		str	r1, [r2, r3]
 249:../Generated_Code/DMA1.c ****              DMA_DCR_ERQ_MASK |
 250:../Generated_Code/DMA1.c ****              DMA_DCR_CS_MASK |
 251:../Generated_Code/DMA1.c ****              DMA_DCR_EADREQ_MASK |
 252:../Generated_Code/DMA1.c ****              DMA_DCR_SSIZE(0x02) |
 253:../Generated_Code/DMA1.c ****              DMA_DCR_DINC_MASK |
 254:../Generated_Code/DMA1.c ****              DMA_DCR_DSIZE(0x02) |
 255:../Generated_Code/DMA1.c ****              DMA_DCR_SMOD(0x00) |
 256:../Generated_Code/DMA1.c ****              DMA_DCR_DMOD(0x00) |
 257:../Generated_Code/DMA1.c ****              DMA_DCR_LINKCC(0x02) |
 258:../Generated_Code/DMA1.c ****              DMA_DCR_LCH1(0x01) |
 259:../Generated_Code/DMA1.c ****              DMA_DCR_LCH2(0x00);
 260:../Generated_Code/DMA1.c ****   /* DMA_DCR1: EINT=0,ERQ=1,CS=1,AA=0,??=0,??=0,??=0,??=0,EADREQ=1,SINC=1,SSIZE=1,DINC=0,DSIZE=1,ST
 261:../Generated_Code/DMA1.c ****   DMA_DCR1 = DMA_DCR_ERQ_MASK |
 163              		.loc 1 261 0
 164 00de 134A     		ldr	r2, .L2+12
 165 00e0 8E23     		mov	r3, #142
 166 00e2 5B00     		lsl	r3, r3, #1
 167 00e4 1649     		ldr	r1, .L2+32
 168 00e6 D150     		str	r1, [r2, r3]
 262:../Generated_Code/DMA1.c ****              DMA_DCR_CS_MASK |
 263:../Generated_Code/DMA1.c ****              DMA_DCR_EADREQ_MASK |
 264:../Generated_Code/DMA1.c ****              DMA_DCR_SINC_MASK |
 265:../Generated_Code/DMA1.c ****              DMA_DCR_SSIZE(0x01) |
 266:../Generated_Code/DMA1.c ****              DMA_DCR_DSIZE(0x01) |
 267:../Generated_Code/DMA1.c ****              DMA_DCR_SMOD(0x00) |
 268:../Generated_Code/DMA1.c ****              DMA_DCR_DMOD(0x00) |
 269:../Generated_Code/DMA1.c ****              DMA_DCR_D_REQ_MASK |
 270:../Generated_Code/DMA1.c ****              DMA_DCR_LINKCC(0x02) |
 271:../Generated_Code/DMA1.c ****              DMA_DCR_LCH1(0x02) |
 272:../Generated_Code/DMA1.c ****              DMA_DCR_LCH2(0x00);
 273:../Generated_Code/DMA1.c ****   /* DMA_DCR2: EINT=0,ERQ=1,CS=1,AA=0,??=0,??=0,??=0,??=0,EADREQ=1,SINC=1,SSIZE=1,DINC=0,DSIZE=1,ST
 274:../Generated_Code/DMA1.c ****   DMA_DCR2 = DMA_DCR_ERQ_MASK |
 169              		.loc 1 274 0
 170 00e8 104A     		ldr	r2, .L2+12
 171 00ea 9623     		mov	r3, #150
 172 00ec 5B00     		lsl	r3, r3, #1
 173 00ee 1549     		ldr	r1, .L2+36
 174 00f0 D150     		str	r1, [r2, r3]
 275:../Generated_Code/DMA1.c ****              DMA_DCR_CS_MASK |
 276:../Generated_Code/DMA1.c ****              DMA_DCR_EADREQ_MASK |
 277:../Generated_Code/DMA1.c ****              DMA_DCR_SINC_MASK |
 278:../Generated_Code/DMA1.c ****              DMA_DCR_SSIZE(0x01) |
 279:../Generated_Code/DMA1.c ****              DMA_DCR_DSIZE(0x01) |
 280:../Generated_Code/DMA1.c ****              DMA_DCR_SMOD(0x00) |
 281:../Generated_Code/DMA1.c ****              DMA_DCR_DMOD(0x00) |
 282:../Generated_Code/DMA1.c ****              DMA_DCR_D_REQ_MASK |
 283:../Generated_Code/DMA1.c ****              DMA_DCR_LINKCC(0x00) |
 284:../Generated_Code/DMA1.c ****              DMA_DCR_LCH1(0x00) |
 285:../Generated_Code/DMA1.c ****              DMA_DCR_LCH2(0x00);
 286:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG0: ENBL=1,TRIG=0,SOURCE=0x28 */
 287:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG0 = (DMAMUX_CHCFG_ENBL_MASK | DMAMUX_CHCFG_SOURCE(0x28));
 175              		.loc 1 287 0
 176 00f2 0D4B     		ldr	r3, .L2+8
 177 00f4 A822     		mov	r2, #168
 178 00f6 1A70     		strb	r2, [r3]
 288:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG1: ENBL=1,TRIG=0,SOURCE=0 */
 289:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG1 = (DMAMUX_CHCFG_ENBL_MASK | DMAMUX_CHCFG_SOURCE(0x00));
 179              		.loc 1 289 0
 180 00f8 0B4B     		ldr	r3, .L2+8
 181 00fa 8022     		mov	r2, #128
 182 00fc 5A70     		strb	r2, [r3, #1]
 290:../Generated_Code/DMA1.c ****   /* DMAMUX0_CHCFG2: ENBL=1,SOURCE=0 */
 291:../Generated_Code/DMA1.c ****   DMAMUX0_CHCFG2 = (uint8_t)((DMAMUX0_CHCFG2 & (uint8_t)~(uint8_t)(
 183              		.loc 1 291 0
 184 00fe 0A4B     		ldr	r3, .L2+8
 185 0100 094A     		ldr	r2, .L2+8
 186 0102 9278     		ldrb	r2, [r2, #2]
 187 0104 D2B2     		uxtb	r2, r2
 188 0106 D2B2     		uxtb	r2, r2
 189 0108 111C     		add	r1, r2, #0
 190 010a 4022     		mov	r2, #64
 191 010c 0A40     		and	r2, r1
 192 010e D2B2     		uxtb	r2, r2
 193 0110 8021     		mov	r1, #128
 194 0112 4942     		neg	r1, r1
 195 0114 0A43     		orr	r2, r1
 196 0116 D2B2     		uxtb	r2, r2
 197 0118 D2B2     		uxtb	r2, r2
 198 011a 9A70     		strb	r2, [r3, #2]
 292:../Generated_Code/DMA1.c ****                     DMAMUX_CHCFG_SOURCE(0x3F)
 293:../Generated_Code/DMA1.c ****                    )) | (uint8_t)(
 294:../Generated_Code/DMA1.c ****                     DMAMUX_CHCFG_ENBL_MASK
 295:../Generated_Code/DMA1.c ****                    ));
 296:../Generated_Code/DMA1.c **** }
 199              		.loc 1 296 0
 200 011c BD46     		mov	sp, r7
 201              		@ sp needed for prologue
 202 011e 80BD     		pop	{r7, pc}
 203              	.L3:
 204              		.align	2
 205              	.L2:
 206 0120 00700440 		.word	1074032640
 207 0124 3C100000 		.word	4156
 208 0128 00100240 		.word	1073876992
 209 012c 00800040 		.word	1073774592
 210 0130 10B00340 		.word	1073983504
 211 0134 0CB00340 		.word	1073983500
 212 0138 00B00340 		.word	1073983488
 213 013c 2400ACE0 		.word	-525598684
 214 0140 A800D260 		.word	1624375464
 215 0144 8000D260 		.word	1624375424
 216              		.cfi_endproc
 217              	.LFE0:
 219              		.text
 220              	.Letext0:
 221              		.file 2 "D:/Freescale/CW MCU v10.7/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 222              		.file 3 "D:/Freescale/CW MCU v10.7/MCU/ProcessorExpert/lib/Kinetis/iofiles/MKL25Z4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 DMA1.c
C:\Users\JOSHUA~1\AppData\Local\Temp\ccvQT30I.s:18     .text.DMA1_Init:00000000 $t
C:\Users\JOSHUA~1\AppData\Local\Temp\ccvQT30I.s:23     .text.DMA1_Init:00000000 DMA1_Init
C:\Users\JOSHUA~1\AppData\Local\Temp\ccvQT30I.s:206    .text.DMA1_Init:00000120 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
