{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518483075273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518483075289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 18:51:15 2018 " "Processing started: Mon Feb 12 18:51:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518483075289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518483075289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off logic_processor -c logic_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off logic_processor -c logic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518483075289 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_7_1200mv_85c_slow.svo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_7_1200mv_85c_slow.svo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_7_1200mv_0c_slow.svo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_7_1200mv_0c_slow.svo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_min_1200mv_0c_fast.svo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_min_1200mv_0c_fast.svo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor.svo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor.svo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_7_1200mv_85c_v_slow.sdo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_7_1200mv_85c_v_slow.sdo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_7_1200mv_0c_v_slow.sdo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_7_1200mv_0c_v_slow.sdo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483075976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_min_1200mv_0c_v_fast.sdo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_min_1200mv_0c_v_fast.sdo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483076023 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logic_processor_v.sdo D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/ simulation " "Generated file logic_processor_v.sdo in folder \"D:/Users/Dean/Documents/ECE 385/logic_processor_4bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1518483076070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518483076133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 18:51:16 2018 " "Processing ended: Mon Feb 12 18:51:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518483076133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518483076133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518483076133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518483076133 ""}
