

================================================================
== Vitis HLS Report for 'matrixadd_Pipeline_loop_0'
================================================================
* Date:           Sun Jun 23 03:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |    49153|    49153|         8|          6|          1|  8192|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     100|    -|
|Register             |        -|     -|      155|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      155|     226|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U2  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_104_p2     |         +|   0|  0|  21|          14|           1|
    |and_ln30_fu_159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_98_p2     |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln30_1_fu_140_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln30_fu_134_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln30_fu_155_p2      |        or|   0|  0|   2|           1|           1|
    |s_0_2_fu_164_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 126|          63|          55|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4         |   9|          2|   14|         28|
    |i_fu_52                      |   9|          2|   14|         28|
    |s_0_fu_48                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         21|   65|        135|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |array_0_load_reg_203         |  32|   0|   32|          0|
    |i_fu_52                      |  14|   0|   14|          0|
    |icmp_ln28_reg_194            |   1|   0|    1|          0|
    |icmp_ln30_1_reg_213          |   1|   0|    1|          0|
    |icmp_ln30_reg_208            |   1|   0|    1|          0|
    |s_0_1_reg_235                |  32|   0|   32|          0|
    |s_0_fu_48                    |  32|   0|   32|          0|
    |s_0_load_reg_218             |  32|   0|   32|          0|
    |tmp_1_reg_230                |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 155|   0|  155|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|grp_fu_114_p_din0    |  out|   32|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|grp_fu_114_p_din1    |  out|   32|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|grp_fu_114_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|grp_fu_114_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|grp_fu_114_p_ce      |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_0|  return value|
|array_0_address0     |  out|   13|   ap_memory|                    array_0|         array|
|array_0_ce0          |  out|    1|   ap_memory|                    array_0|         array|
|array_0_q0           |   in|   32|   ap_memory|                    array_0|         array|
|s_0_out              |  out|   32|      ap_vld|                    s_0_out|       pointer|
|s_0_out_ap_vld       |  out|    1|      ap_vld|                    s_0_out|       pointer|
+---------------------+-----+-----+------------+---------------------------+--------------+

