Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  2 17:56:00 2024
| Host         : Lisa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file relay_control_timing_summary_routed.rpt -pb relay_control_timing_summary_routed.pb -rpx relay_control_timing_summary_routed.rpx -warn_on_violation
| Design       : relay_control
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            relay[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 5.130ns (51.796%)  route 4.774ns (48.204%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           2.125     3.612    switch_IBUF[1]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.124     3.736 r  relay_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.649     6.385    relay_OBUF[1]
    J20                  OBUF (Prop_obuf_I_O)         3.519     9.904 r  relay_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.904    relay[1]
    J20                                                               r  relay[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            relay[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 5.137ns (55.823%)  route 4.065ns (44.177%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.496     1.496 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           1.490     2.986    switch_IBUF[0]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.124     3.110 r  relay_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.685    relay_OBUF[0]
    H20                  OBUF (Prop_obuf_I_O)         3.517     9.201 r  relay_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.201    relay[0]
    H20                                                               r  relay[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            relay[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.526ns (54.235%)  route 1.288ns (45.765%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.263     0.263 f  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.597     0.860    switch_IBUF[0]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.905 r  relay_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.691     1.596    relay_OBUF[0]
    H20                  OBUF (Prop_obuf_I_O)         1.218     2.814 r  relay_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.814    relay[0]
    H20                                                               r  relay[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            relay[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.519ns (49.215%)  route 1.568ns (50.785%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.255     0.255 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           0.811     1.066    switch_IBUF[1]
    SLICE_X43Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.111 r  relay_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.757     1.868    relay_OBUF[1]
    J20                  OBUF (Prop_obuf_I_O)         1.220     3.087 r  relay_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.087    relay[1]
    J20                                                               r  relay[1] (OUT)
  -------------------------------------------------------------------    -------------------





