// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/05/2023 02:23:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MC68K (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	RS232_TxData,
	CLOCK_50,
	Reset_L,
	DataBusOut,
	DRAM_DQ,
	Can0_RX,
	Can1_RX,
	SW,
	DataBusIn,
	miso_i,
	SCL,
	SDA,
	TraceRequest_L,
	IRQ2_L,
	IRQ4_L,
	RS232_RxData,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	DRAM_CLK,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_WE_N,
	DRAM_UDQM,
	DRAM_LDQM,
	sck_o,
	mosi_o,
	Can0_TX,
	Can1_TX,
	CPUClock,
	Dtack_L,
	RomSelect_H,
	RamSelect_H,
	DramRamSelect_H,
	IOSelect_H,
	GraphicsSelect_L,
	CanBusSelect_H,
	BG_L,
	ResetOut,
	DramDtack_L,
	AS_L,
	UDS_L,
	LDS_L,
	RW,
	LCD_RS,
	LCD_E,
	LCD_RW,
	LCD_Contrast_DE1,
	AddressBus,
	DRAM_ADDR,
	DRAM_BA,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LCD_Data,
	LEDR,
	SSN_O,
	VGA_B,
	VGA_G,
	VGA_R);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	RS232_TxData;
input 	CLOCK_50;
input 	Reset_L;
output 	[15:0] DataBusOut;
inout 	[15:0] DRAM_DQ;
input 	Can0_RX;
input 	Can1_RX;
input 	[9:0] SW;
output 	[15:0] DataBusIn;
input 	miso_i;
inout 	SCL;
inout 	SDA;
input 	TraceRequest_L;
input 	IRQ2_L;
input 	IRQ4_L;
input 	RS232_RxData;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	DRAM_UDQM;
output 	DRAM_LDQM;
output 	sck_o;
output 	mosi_o;
output 	Can0_TX;
output 	Can1_TX;
output 	CPUClock;
output 	Dtack_L;
output 	RomSelect_H;
output 	RamSelect_H;
output 	DramRamSelect_H;
output 	IOSelect_H;
output 	GraphicsSelect_L;
output 	CanBusSelect_H;
output 	BG_L;
output 	ResetOut;
output 	DramDtack_L;
output 	AS_L;
output 	UDS_L;
output 	LDS_L;
output 	RW;
output 	LCD_RS;
output 	LCD_E;
output 	LCD_RW;
output 	LCD_Contrast_DE1;
output 	[31:0] AddressBus;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] LCD_Data;
output 	[9:0] LEDR;
output 	[0:0] SSN_O;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// RS232_TxData	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[15]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[14]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[13]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[12]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[11]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[10]	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[9]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[8]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[7]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[6]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[5]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[4]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[3]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[2]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[1]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusOut[0]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Can0_RX	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Can1_RX	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataBusIn[15]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[14]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[13]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[12]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[11]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[10]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[9]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[8]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[7]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[6]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[4]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[3]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[2]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DataBusIn[0]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// miso_i	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sck_o	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// mosi_o	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Can0_TX	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Can1_TX	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CPUClock	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Dtack_L	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// RomSelect_H	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// RamSelect_H	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DramRamSelect_H	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IOSelect_H	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GraphicsSelect_L	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CanBusSelect_H	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BG_L	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ResetOut	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DramDtack_L	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AS_L	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// UDS_L	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LDS_L	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// RW	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_RS	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_E	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_RW	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Contrast_DE1	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[31]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[30]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[29]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[28]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[25]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[24]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[23]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[22]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[21]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[20]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[19]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[18]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[17]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[16]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[15]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[14]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[13]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[12]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[11]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[10]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[9]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[8]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[6]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[5]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[3]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AddressBus[0]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[7]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[1]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LCD_Data[0]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SSN_O[0]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRQ2_L	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRQ4_L	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TraceRequest_L	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RS232_RxData	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SCL	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SDA	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// Reset_L	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \Can0_RX~input_o ;
wire \Can1_RX~input_o ;
wire \miso_i~input_o ;
wire \IRQ2_L~input_o ;
wire \IRQ4_L~input_o ;
wire \TraceRequest_L~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \RS232_RxData~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \SCL~input_o ;
wire \SDA~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \Reset_L~input_o ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \inst1|inst5|always2~1_combout ;
wire \inst1|inst5|Add1~14 ;
wire \inst1|inst5|Add1~29_sumout ;
wire \inst1|inst5|HCount~3_combout ;
wire \inst1|inst5|Equal0~0_combout ;
wire \inst1|inst5|Add1~30 ;
wire \inst1|inst5|Add1~33_sumout ;
wire \inst1|inst5|HCount~4_combout ;
wire \inst1|inst5|Add1~34 ;
wire \inst1|inst5|Add1~37_sumout ;
wire \inst1|inst5|HCount~5_combout ;
wire \inst1|inst5|Add1~38 ;
wire \inst1|inst5|Add1~1_sumout ;
wire \inst1|inst5|HCount~0_combout ;
wire \inst1|inst5|Add1~2 ;
wire \inst1|inst5|Add1~5_sumout ;
wire \inst1|inst5|HCount~1_combout ;
wire \inst1|inst5|always2~0_combout ;
wire \inst1|inst5|Add1~17_sumout ;
wire \inst1|inst5|HCount~2_combout ;
wire \inst1|inst5|Add1~18 ;
wire \inst1|inst5|Add1~21_sumout ;
wire \inst1|inst5|Add1~22 ;
wire \inst1|inst5|Add1~25_sumout ;
wire \inst1|inst5|Add1~26 ;
wire \inst1|inst5|Add1~9_sumout ;
wire \inst1|inst5|Add1~10 ;
wire \inst1|inst5|Add1~13_sumout ;
wire \inst1|inst5|Equal2~0_combout ;
wire \inst1|inst5|Equal1~0_combout ;
wire \inst1|inst5|Equal2~1_combout ;
wire \inst1|inst5|H_Sync_out~0_combout ;
wire \inst1|inst5|H_Sync_out~feeder_combout ;
wire \inst1|inst5|H_Sync_out~q ;
wire \inst1|inst5|Equal0~1_combout ;
wire \inst1|inst5|V_Clock~q ;
wire \inst1|inst5|Add3~2 ;
wire \inst1|inst5|Add3~9_sumout ;
wire \inst1|inst5|Add3~10 ;
wire \inst1|inst5|Add3~29_sumout ;
wire \inst1|inst5|VCount~5_combout ;
wire \inst1|inst5|Add3~30 ;
wire \inst1|inst5|Add3~25_sumout ;
wire \inst1|inst5|VCount~4_combout ;
wire \inst1|inst5|Add3~26 ;
wire \inst1|inst5|Add3~21_sumout ;
wire \inst1|inst5|VCount~3_combout ;
wire \inst1|inst5|Add3~22 ;
wire \inst1|inst5|Add3~17_sumout ;
wire \inst1|inst5|VCount~2_combout ;
wire \inst1|inst5|Add3~18 ;
wire \inst1|inst5|Add3~13_sumout ;
wire \inst1|inst5|Equal4~0_combout ;
wire \inst1|inst5|VCount~1_combout ;
wire \inst1|inst5|Add3~5_sumout ;
wire \inst1|inst5|VCount~0_combout ;
wire \inst1|inst5|Equal4~2_combout ;
wire \inst1|inst5|Add3~6 ;
wire \inst1|inst5|Add3~37_sumout ;
wire \inst1|inst5|VCount~7_combout ;
wire \inst1|inst5|Add3~38 ;
wire \inst1|inst5|Add3~33_sumout ;
wire \inst1|inst5|VCount~6_combout ;
wire \inst1|inst5|Add3~34 ;
wire \inst1|inst5|Add3~1_sumout ;
wire \inst1|inst5|Equal5~0_combout ;
wire \inst1|inst5|V_Sync_out~0_combout ;
wire \inst1|inst5|V_Sync_out~feeder_combout ;
wire \inst1|inst5|V_Sync_out~q ;
wire \inst1|inst5|always2~3_combout ;
wire \inst1|inst5|always2~4_combout ;
wire \inst1|inst5|always2~2_combout ;
wire \inst1|inst5|always2~5_combout ;
wire \inst1|inst5|Blank_L~q ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ;
wire \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ;
wire \inst2|inst1|Add0~25_sumout ;
wire \~GND~combout ;
wire \inst2|inst1|Add0~2 ;
wire \inst2|inst1|Add0~45_sumout ;
wire \inst2|inst1|Equal0~1_combout ;
wire \inst2|inst1|Add0~6 ;
wire \inst2|inst1|Add0~9_sumout ;
wire \inst2|inst1|Add0~10 ;
wire \inst2|inst1|Add0~13_sumout ;
wire \inst2|inst1|Add0~14 ;
wire \inst2|inst1|Add0~17_sumout ;
wire \inst2|inst1|Add0~18 ;
wire \inst2|inst1|Add0~21_sumout ;
wire \inst2|inst1|Equal0~0_combout ;
wire \inst2|inst1|Equal0~2_combout ;
wire \inst2|inst1|Timer~0_combout ;
wire \inst2|inst1|Timer[6]~DUPLICATE_q ;
wire \inst2|inst1|Add0~46 ;
wire \inst2|inst1|Add0~49_sumout ;
wire \inst2|inst1|Timer[7]~DUPLICATE_q ;
wire \inst2|inst1|Add0~50 ;
wire \inst2|inst1|Add0~53_sumout ;
wire \inst2|inst1|Timer[8]~DUPLICATE_q ;
wire \inst2|inst1|Add0~54 ;
wire \inst2|inst1|Add0~57_sumout ;
wire \inst2|inst1|Add0~58 ;
wire \inst2|inst1|Add0~61_sumout ;
wire \inst2|inst1|Timer[10]~DUPLICATE_q ;
wire \inst2|inst1|Add0~62 ;
wire \inst2|inst1|Add0~5_sumout ;
wire \inst2|inst1|NextState~5_combout ;
wire \inst2|inst1|CurrentState.Mode~q ;
wire \inst2|inst1|CurrentState.IssueSixthNop~q ;
wire \inst2|inst1|CurrentState.IssueSeventhNop~q ;
wire \inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE_q ;
wire \inst2|inst1|CurrentState.RefreshTimerInit~q ;
wire \inst2|inst1|NextState~7_combout ;
wire \inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE_q ;
wire \inst2|inst1|CurrentState.IssueForthNop~q ;
wire \inst2|inst1|CurrentState.IssueFifthNop~q ;
wire \inst2|inst1|NextState~4_combout ;
wire \inst2|inst1|CurrentState.TenRefresh_Nop~q ;
wire \inst2|inst1|Command~0_combout ;
wire \inst2|inst1|CurrentState.IssueThirdNop~q ;
wire \inst2|inst1|NextState~2_combout ;
wire \inst2|inst1|CurrentState.PrechargingAllBanks~q ;
wire \inst2|inst1|NextState~6_combout ;
wire \inst2|inst1|CurrentState.IssueFirstNOP~q ;
wire \inst2|inst1|NextState~1_combout ;
wire \inst2|inst1|CurrentState.IssueEigthNop~q ;
wire \inst2|inst1|NextState~3_combout ;
wire \inst2|inst1|CurrentState.InitialisingState~q ;
wire \inst2|inst1|Add0~26 ;
wire \inst2|inst1|Add0~29_sumout ;
wire \inst2|inst1|Add0~30 ;
wire \inst2|inst1|Add0~33_sumout ;
wire \inst2|inst1|Timer[2]~DUPLICATE_q ;
wire \inst2|inst1|Add0~34 ;
wire \inst2|inst1|Add0~37_sumout ;
wire \inst2|inst1|Timer[3]~DUPLICATE_q ;
wire \inst2|inst1|Add0~38 ;
wire \inst2|inst1|Add0~41_sumout ;
wire \inst2|inst1|Add0~42 ;
wire \inst2|inst1|Add0~1_sumout ;
wire \inst2|inst1|Timer[5]~DUPLICATE_q ;
wire \inst2|inst1|NextState~0_combout ;
wire \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout ;
wire \inst2|inst1|CurrentState.WaitingForPowerUpState~q ;
wire \inst2|inst1|SDram_CKE_H~q ;
wire \inst2|inst1|SDram_CAS_L~q ;
wire \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ;
wire \inst2|inst1|Command~1_combout ;
wire \inst2|inst1|SDram_RAS_L~q ;
wire \inst2|inst1|Command~2_combout ;
wire \inst2|inst1|SDram_WE_L~q ;
wire \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \inst2|inst1|SDram_Addr[10]~feeder_combout ;
wire \inst1|inst5|Equal4~1_combout ;
wire \inst1|inst5|V_Data_On~0_combout ;
wire \inst1|inst5|V_Data_On~q ;
wire \inst1|inst5|H_Data_On~0_combout ;
wire \inst1|inst5|H_Data_On~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [12:0] \inst2|inst1|SDram_Addr ;
wire [9:0] \inst1|inst5|HCount ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [23:0] \inst1|inst3|altsyncram_component|auto_generated|q_b ;
wire [9:0] \inst1|inst5|VCount ;
wire [15:0] \inst2|inst1|Timer ;
wire [7:0] \inst1|inst5|Red_out ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [4:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [7:0] \inst1|inst5|Blue_out ;
wire [7:0] \inst1|inst5|Green_out ;
wire [6:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [15:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [13:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [8:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \inst7|clockgen_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \inst7|clockgen_inst|altera_pll_i|outclk_wire ;

wire [39:0] \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [7:0] \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst1|inst3|altsyncram_component|auto_generated|q_b [0] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [1] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [2] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [3] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [4] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [5] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [6] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [7] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [8] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [9] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [10] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [11] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [12] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [13] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [14] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [15] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [16] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [17] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [18] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [19] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [20] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [21] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [22] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \inst1|inst3|altsyncram_component|auto_generated|q_b [23] = \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];
assign \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8  = \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8];

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \DataBusIn[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[15]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[15]~output .bus_hold = "false";
defparam \DataBusIn[15]~output .open_drain_output = "true";
defparam \DataBusIn[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \DataBusIn[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[14]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[14]~output .bus_hold = "false";
defparam \DataBusIn[14]~output .open_drain_output = "true";
defparam \DataBusIn[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \DataBusIn[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[13]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[13]~output .bus_hold = "false";
defparam \DataBusIn[13]~output .open_drain_output = "true";
defparam \DataBusIn[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \DataBusIn[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[12]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[12]~output .bus_hold = "false";
defparam \DataBusIn[12]~output .open_drain_output = "true";
defparam \DataBusIn[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \DataBusIn[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[11]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[11]~output .bus_hold = "false";
defparam \DataBusIn[11]~output .open_drain_output = "true";
defparam \DataBusIn[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \DataBusIn[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[10]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[10]~output .bus_hold = "false";
defparam \DataBusIn[10]~output .open_drain_output = "true";
defparam \DataBusIn[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \DataBusIn[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[9]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[9]~output .bus_hold = "false";
defparam \DataBusIn[9]~output .open_drain_output = "true";
defparam \DataBusIn[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \DataBusIn[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[8]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[8]~output .bus_hold = "false";
defparam \DataBusIn[8]~output .open_drain_output = "true";
defparam \DataBusIn[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DataBusIn[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[7]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[7]~output .bus_hold = "false";
defparam \DataBusIn[7]~output .open_drain_output = "true";
defparam \DataBusIn[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \DataBusIn[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[6]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[6]~output .bus_hold = "false";
defparam \DataBusIn[6]~output .open_drain_output = "true";
defparam \DataBusIn[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \DataBusIn[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[5]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[5]~output .bus_hold = "false";
defparam \DataBusIn[5]~output .open_drain_output = "true";
defparam \DataBusIn[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \DataBusIn[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[4]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[4]~output .bus_hold = "false";
defparam \DataBusIn[4]~output .open_drain_output = "true";
defparam \DataBusIn[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \DataBusIn[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[3]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[3]~output .bus_hold = "false";
defparam \DataBusIn[3]~output .open_drain_output = "true";
defparam \DataBusIn[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \DataBusIn[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[2]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[2]~output .bus_hold = "false";
defparam \DataBusIn[2]~output .open_drain_output = "true";
defparam \DataBusIn[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \DataBusIn[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[1]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[1]~output .bus_hold = "false";
defparam \DataBusIn[1]~output .open_drain_output = "true";
defparam \DataBusIn[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \DataBusIn[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusIn[0]),
	.obar());
// synopsys translate_off
defparam \DataBusIn[0]~output .bus_hold = "false";
defparam \DataBusIn[0]~output .open_drain_output = "true";
defparam \DataBusIn[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \RS232_TxData~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RS232_TxData),
	.obar());
// synopsys translate_off
defparam \RS232_TxData~output .bus_hold = "false";
defparam \RS232_TxData~output .open_drain_output = "false";
defparam \RS232_TxData~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \DataBusOut[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[15]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[15]~output .bus_hold = "false";
defparam \DataBusOut[15]~output .open_drain_output = "false";
defparam \DataBusOut[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \DataBusOut[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[14]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[14]~output .bus_hold = "false";
defparam \DataBusOut[14]~output .open_drain_output = "false";
defparam \DataBusOut[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DataBusOut[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[13]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[13]~output .bus_hold = "false";
defparam \DataBusOut[13]~output .open_drain_output = "false";
defparam \DataBusOut[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \DataBusOut[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[12]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[12]~output .bus_hold = "false";
defparam \DataBusOut[12]~output .open_drain_output = "false";
defparam \DataBusOut[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \DataBusOut[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[11]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[11]~output .bus_hold = "false";
defparam \DataBusOut[11]~output .open_drain_output = "false";
defparam \DataBusOut[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DataBusOut[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[10]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[10]~output .bus_hold = "false";
defparam \DataBusOut[10]~output .open_drain_output = "false";
defparam \DataBusOut[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \DataBusOut[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[9]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[9]~output .bus_hold = "false";
defparam \DataBusOut[9]~output .open_drain_output = "false";
defparam \DataBusOut[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \DataBusOut[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[8]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[8]~output .bus_hold = "false";
defparam \DataBusOut[8]~output .open_drain_output = "false";
defparam \DataBusOut[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DataBusOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[7]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[7]~output .bus_hold = "false";
defparam \DataBusOut[7]~output .open_drain_output = "false";
defparam \DataBusOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DataBusOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[6]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[6]~output .bus_hold = "false";
defparam \DataBusOut[6]~output .open_drain_output = "false";
defparam \DataBusOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \DataBusOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[5]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[5]~output .bus_hold = "false";
defparam \DataBusOut[5]~output .open_drain_output = "false";
defparam \DataBusOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \DataBusOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[4]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[4]~output .bus_hold = "false";
defparam \DataBusOut[4]~output .open_drain_output = "false";
defparam \DataBusOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DataBusOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[3]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[3]~output .bus_hold = "false";
defparam \DataBusOut[3]~output .open_drain_output = "false";
defparam \DataBusOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \DataBusOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[2]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[2]~output .bus_hold = "false";
defparam \DataBusOut[2]~output .open_drain_output = "false";
defparam \DataBusOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \DataBusOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[1]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[1]~output .bus_hold = "false";
defparam \DataBusOut[1]~output .open_drain_output = "false";
defparam \DataBusOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \DataBusOut[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DataBusOut[0]),
	.obar());
// synopsys translate_off
defparam \DataBusOut[0]~output .bus_hold = "false";
defparam \DataBusOut[0]~output .open_drain_output = "false";
defparam \DataBusOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\inst1|inst5|H_Sync_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\inst1|inst5|V_Sync_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\inst1|inst5|Blank_L~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(\inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(\inst2|inst1|SDram_CKE_H~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(\inst2|inst1|SDram_CAS_L~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(\inst2|inst1|SDram_RAS_L~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(\inst2|inst1|SDram_WE_L~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \sck_o~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sck_o),
	.obar());
// synopsys translate_off
defparam \sck_o~output .bus_hold = "false";
defparam \sck_o~output .open_drain_output = "false";
defparam \sck_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \mosi_o~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mosi_o),
	.obar());
// synopsys translate_off
defparam \mosi_o~output .bus_hold = "false";
defparam \mosi_o~output .open_drain_output = "false";
defparam \mosi_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \Can0_TX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Can0_TX),
	.obar());
// synopsys translate_off
defparam \Can0_TX~output .bus_hold = "false";
defparam \Can0_TX~output .open_drain_output = "false";
defparam \Can0_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \Can1_TX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Can1_TX),
	.obar());
// synopsys translate_off
defparam \Can1_TX~output .bus_hold = "false";
defparam \Can1_TX~output .open_drain_output = "false";
defparam \Can1_TX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \CPUClock~output (
	.i(\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPUClock),
	.obar());
// synopsys translate_off
defparam \CPUClock~output .bus_hold = "false";
defparam \CPUClock~output .open_drain_output = "false";
defparam \CPUClock~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \Dtack_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Dtack_L),
	.obar());
// synopsys translate_off
defparam \Dtack_L~output .bus_hold = "false";
defparam \Dtack_L~output .open_drain_output = "false";
defparam \Dtack_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \RomSelect_H~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RomSelect_H),
	.obar());
// synopsys translate_off
defparam \RomSelect_H~output .bus_hold = "false";
defparam \RomSelect_H~output .open_drain_output = "false";
defparam \RomSelect_H~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N2
cyclonev_io_obuf \RamSelect_H~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RamSelect_H),
	.obar());
// synopsys translate_off
defparam \RamSelect_H~output .bus_hold = "false";
defparam \RamSelect_H~output .open_drain_output = "false";
defparam \RamSelect_H~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \DramRamSelect_H~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DramRamSelect_H),
	.obar());
// synopsys translate_off
defparam \DramRamSelect_H~output .bus_hold = "false";
defparam \DramRamSelect_H~output .open_drain_output = "false";
defparam \DramRamSelect_H~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \IOSelect_H~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IOSelect_H),
	.obar());
// synopsys translate_off
defparam \IOSelect_H~output .bus_hold = "false";
defparam \IOSelect_H~output .open_drain_output = "false";
defparam \IOSelect_H~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \GraphicsSelect_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GraphicsSelect_L),
	.obar());
// synopsys translate_off
defparam \GraphicsSelect_L~output .bus_hold = "false";
defparam \GraphicsSelect_L~output .open_drain_output = "false";
defparam \GraphicsSelect_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \CanBusSelect_H~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CanBusSelect_H),
	.obar());
// synopsys translate_off
defparam \CanBusSelect_H~output .bus_hold = "false";
defparam \CanBusSelect_H~output .open_drain_output = "false";
defparam \CanBusSelect_H~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \BG_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BG_L),
	.obar());
// synopsys translate_off
defparam \BG_L~output .bus_hold = "false";
defparam \BG_L~output .open_drain_output = "false";
defparam \BG_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \ResetOut~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ResetOut),
	.obar());
// synopsys translate_off
defparam \ResetOut~output .bus_hold = "false";
defparam \ResetOut~output .open_drain_output = "false";
defparam \ResetOut~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \DramDtack_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DramDtack_L),
	.obar());
// synopsys translate_off
defparam \DramDtack_L~output .bus_hold = "false";
defparam \DramDtack_L~output .open_drain_output = "false";
defparam \DramDtack_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \AS_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AS_L),
	.obar());
// synopsys translate_off
defparam \AS_L~output .bus_hold = "false";
defparam \AS_L~output .open_drain_output = "false";
defparam \AS_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \UDS_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UDS_L),
	.obar());
// synopsys translate_off
defparam \UDS_L~output .bus_hold = "false";
defparam \UDS_L~output .open_drain_output = "false";
defparam \UDS_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \LDS_L~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LDS_L),
	.obar());
// synopsys translate_off
defparam \LDS_L~output .bus_hold = "false";
defparam \LDS_L~output .open_drain_output = "false";
defparam \LDS_L~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \RW~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RW),
	.obar());
// synopsys translate_off
defparam \RW~output .bus_hold = "false";
defparam \RW~output .open_drain_output = "false";
defparam \RW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
defparam \LCD_RS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \LCD_E~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_E),
	.obar());
// synopsys translate_off
defparam \LCD_E~output .bus_hold = "false";
defparam \LCD_E~output .open_drain_output = "false";
defparam \LCD_E~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \LCD_RW~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
defparam \LCD_RW~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \LCD_Contrast_DE1~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Contrast_DE1),
	.obar());
// synopsys translate_off
defparam \LCD_Contrast_DE1~output .bus_hold = "false";
defparam \LCD_Contrast_DE1~output .open_drain_output = "false";
defparam \LCD_Contrast_DE1~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \AddressBus[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[31]),
	.obar());
// synopsys translate_off
defparam \AddressBus[31]~output .bus_hold = "false";
defparam \AddressBus[31]~output .open_drain_output = "false";
defparam \AddressBus[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \AddressBus[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[30]),
	.obar());
// synopsys translate_off
defparam \AddressBus[30]~output .bus_hold = "false";
defparam \AddressBus[30]~output .open_drain_output = "false";
defparam \AddressBus[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \AddressBus[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[29]),
	.obar());
// synopsys translate_off
defparam \AddressBus[29]~output .bus_hold = "false";
defparam \AddressBus[29]~output .open_drain_output = "false";
defparam \AddressBus[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \AddressBus[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[28]),
	.obar());
// synopsys translate_off
defparam \AddressBus[28]~output .bus_hold = "false";
defparam \AddressBus[28]~output .open_drain_output = "false";
defparam \AddressBus[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \AddressBus[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[27]),
	.obar());
// synopsys translate_off
defparam \AddressBus[27]~output .bus_hold = "false";
defparam \AddressBus[27]~output .open_drain_output = "false";
defparam \AddressBus[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \AddressBus[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[26]),
	.obar());
// synopsys translate_off
defparam \AddressBus[26]~output .bus_hold = "false";
defparam \AddressBus[26]~output .open_drain_output = "false";
defparam \AddressBus[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \AddressBus[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[25]),
	.obar());
// synopsys translate_off
defparam \AddressBus[25]~output .bus_hold = "false";
defparam \AddressBus[25]~output .open_drain_output = "false";
defparam \AddressBus[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \AddressBus[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[24]),
	.obar());
// synopsys translate_off
defparam \AddressBus[24]~output .bus_hold = "false";
defparam \AddressBus[24]~output .open_drain_output = "false";
defparam \AddressBus[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \AddressBus[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[23]),
	.obar());
// synopsys translate_off
defparam \AddressBus[23]~output .bus_hold = "false";
defparam \AddressBus[23]~output .open_drain_output = "false";
defparam \AddressBus[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N19
cyclonev_io_obuf \AddressBus[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[22]),
	.obar());
// synopsys translate_off
defparam \AddressBus[22]~output .bus_hold = "false";
defparam \AddressBus[22]~output .open_drain_output = "false";
defparam \AddressBus[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N2
cyclonev_io_obuf \AddressBus[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[21]),
	.obar());
// synopsys translate_off
defparam \AddressBus[21]~output .bus_hold = "false";
defparam \AddressBus[21]~output .open_drain_output = "false";
defparam \AddressBus[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \AddressBus[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[20]),
	.obar());
// synopsys translate_off
defparam \AddressBus[20]~output .bus_hold = "false";
defparam \AddressBus[20]~output .open_drain_output = "false";
defparam \AddressBus[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \AddressBus[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[19]),
	.obar());
// synopsys translate_off
defparam \AddressBus[19]~output .bus_hold = "false";
defparam \AddressBus[19]~output .open_drain_output = "false";
defparam \AddressBus[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \AddressBus[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[18]),
	.obar());
// synopsys translate_off
defparam \AddressBus[18]~output .bus_hold = "false";
defparam \AddressBus[18]~output .open_drain_output = "false";
defparam \AddressBus[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \AddressBus[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[17]),
	.obar());
// synopsys translate_off
defparam \AddressBus[17]~output .bus_hold = "false";
defparam \AddressBus[17]~output .open_drain_output = "false";
defparam \AddressBus[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \AddressBus[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[16]),
	.obar());
// synopsys translate_off
defparam \AddressBus[16]~output .bus_hold = "false";
defparam \AddressBus[16]~output .open_drain_output = "false";
defparam \AddressBus[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \AddressBus[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[15]),
	.obar());
// synopsys translate_off
defparam \AddressBus[15]~output .bus_hold = "false";
defparam \AddressBus[15]~output .open_drain_output = "false";
defparam \AddressBus[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \AddressBus[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[14]),
	.obar());
// synopsys translate_off
defparam \AddressBus[14]~output .bus_hold = "false";
defparam \AddressBus[14]~output .open_drain_output = "false";
defparam \AddressBus[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N53
cyclonev_io_obuf \AddressBus[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[13]),
	.obar());
// synopsys translate_off
defparam \AddressBus[13]~output .bus_hold = "false";
defparam \AddressBus[13]~output .open_drain_output = "false";
defparam \AddressBus[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N36
cyclonev_io_obuf \AddressBus[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[12]),
	.obar());
// synopsys translate_off
defparam \AddressBus[12]~output .bus_hold = "false";
defparam \AddressBus[12]~output .open_drain_output = "false";
defparam \AddressBus[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \AddressBus[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[11]),
	.obar());
// synopsys translate_off
defparam \AddressBus[11]~output .bus_hold = "false";
defparam \AddressBus[11]~output .open_drain_output = "false";
defparam \AddressBus[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N36
cyclonev_io_obuf \AddressBus[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[10]),
	.obar());
// synopsys translate_off
defparam \AddressBus[10]~output .bus_hold = "false";
defparam \AddressBus[10]~output .open_drain_output = "false";
defparam \AddressBus[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \AddressBus[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[9]),
	.obar());
// synopsys translate_off
defparam \AddressBus[9]~output .bus_hold = "false";
defparam \AddressBus[9]~output .open_drain_output = "false";
defparam \AddressBus[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \AddressBus[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[8]),
	.obar());
// synopsys translate_off
defparam \AddressBus[8]~output .bus_hold = "false";
defparam \AddressBus[8]~output .open_drain_output = "false";
defparam \AddressBus[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \AddressBus[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[7]),
	.obar());
// synopsys translate_off
defparam \AddressBus[7]~output .bus_hold = "false";
defparam \AddressBus[7]~output .open_drain_output = "false";
defparam \AddressBus[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \AddressBus[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[6]),
	.obar());
// synopsys translate_off
defparam \AddressBus[6]~output .bus_hold = "false";
defparam \AddressBus[6]~output .open_drain_output = "false";
defparam \AddressBus[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \AddressBus[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[5]),
	.obar());
// synopsys translate_off
defparam \AddressBus[5]~output .bus_hold = "false";
defparam \AddressBus[5]~output .open_drain_output = "false";
defparam \AddressBus[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \AddressBus[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[4]),
	.obar());
// synopsys translate_off
defparam \AddressBus[4]~output .bus_hold = "false";
defparam \AddressBus[4]~output .open_drain_output = "false";
defparam \AddressBus[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N76
cyclonev_io_obuf \AddressBus[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[3]),
	.obar());
// synopsys translate_off
defparam \AddressBus[3]~output .bus_hold = "false";
defparam \AddressBus[3]~output .open_drain_output = "false";
defparam \AddressBus[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \AddressBus[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[2]),
	.obar());
// synopsys translate_off
defparam \AddressBus[2]~output .bus_hold = "false";
defparam \AddressBus[2]~output .open_drain_output = "false";
defparam \AddressBus[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \AddressBus[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[1]),
	.obar());
// synopsys translate_off
defparam \AddressBus[1]~output .bus_hold = "false";
defparam \AddressBus[1]~output .open_drain_output = "false";
defparam \AddressBus[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \AddressBus[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AddressBus[0]),
	.obar());
// synopsys translate_off
defparam \AddressBus[0]~output .bus_hold = "false";
defparam \AddressBus[0]~output .open_drain_output = "false";
defparam \AddressBus[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(\inst2|inst1|SDram_Addr [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(\inst2|inst1|SDram_Addr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(\inst2|inst1|SDram_Addr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LCD_Data[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[7]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[7]~output .bus_hold = "false";
defparam \LCD_Data[7]~output .open_drain_output = "false";
defparam \LCD_Data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LCD_Data[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[6]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[6]~output .bus_hold = "false";
defparam \LCD_Data[6]~output .open_drain_output = "false";
defparam \LCD_Data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \LCD_Data[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[5]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[5]~output .bus_hold = "false";
defparam \LCD_Data[5]~output .open_drain_output = "false";
defparam \LCD_Data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LCD_Data[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[4]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[4]~output .bus_hold = "false";
defparam \LCD_Data[4]~output .open_drain_output = "false";
defparam \LCD_Data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LCD_Data[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[3]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[3]~output .bus_hold = "false";
defparam \LCD_Data[3]~output .open_drain_output = "false";
defparam \LCD_Data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \LCD_Data[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[2]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[2]~output .bus_hold = "false";
defparam \LCD_Data[2]~output .open_drain_output = "false";
defparam \LCD_Data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \LCD_Data[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[1]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[1]~output .bus_hold = "false";
defparam \LCD_Data[1]~output .open_drain_output = "false";
defparam \LCD_Data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \LCD_Data[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_Data[0]),
	.obar());
// synopsys translate_off
defparam \LCD_Data[0]~output .bus_hold = "false";
defparam \LCD_Data[0]~output .open_drain_output = "false";
defparam \LCD_Data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \SSN_O[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SSN_O[0]),
	.obar());
// synopsys translate_off
defparam \SSN_O[0]~output .bus_hold = "false";
defparam \SSN_O[0]~output .open_drain_output = "false";
defparam \SSN_O[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\inst1|inst5|Blue_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\inst1|inst5|Blue_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\inst1|inst5|Blue_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\inst1|inst5|Blue_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\inst1|inst5|Blue_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\inst1|inst5|Blue_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\inst1|inst5|Blue_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\inst1|inst5|Blue_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\inst1|inst5|Green_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\inst1|inst5|Green_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\inst1|inst5|Green_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\inst1|inst5|Green_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\inst1|inst5|Green_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\inst1|inst5|Green_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\inst1|inst5|Green_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\inst1|inst5|Green_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\inst1|inst5|Red_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\inst1|inst5|Red_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\inst1|inst5|Red_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\inst1|inst5|Red_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\inst1|inst5|Red_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\inst1|inst5|Red_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\inst1|inst5|Red_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\inst1|inst5|Red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \SCL~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCL),
	.obar());
// synopsys translate_off
defparam \SCL~output .bus_hold = "false";
defparam \SCL~output .open_drain_output = "true";
defparam \SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \SDA~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDA),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "true";
defparam \SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \Reset_L~input (
	.i(Reset_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Reset_L~input_o ));
// synopsys translate_off
defparam \Reset_L~input .bus_hold = "false";
defparam \Reset_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst7|clockgen_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\Reset_L~input_o ),
	.pfden(gnd),
	.refclkin(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst7|clockgen_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "30.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N21
cyclonev_lcell_comb \inst1|inst5|always2~1 (
// Equation(s):
// \inst1|inst5|always2~1_combout  = ( !\inst1|inst5|HCount [0] & ( (!\inst1|inst5|HCount [3] & (!\inst1|inst5|HCount [4] & (!\inst1|inst5|HCount [2] & !\inst1|inst5|HCount [1]))) ) )

	.dataa(!\inst1|inst5|HCount [3]),
	.datab(!\inst1|inst5|HCount [4]),
	.datac(!\inst1|inst5|HCount [2]),
	.datad(!\inst1|inst5|HCount [1]),
	.datae(gnd),
	.dataf(!\inst1|inst5|HCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~1 .extended_lut = "off";
defparam \inst1|inst5|always2~1 .lut_mask = 64'h8000800000000000;
defparam \inst1|inst5|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N42
cyclonev_lcell_comb \inst1|inst5|Add1~13 (
// Equation(s):
// \inst1|inst5|Add1~13_sumout  = SUM(( \inst1|inst5|HCount [4] ) + ( GND ) + ( \inst1|inst5|Add1~10  ))
// \inst1|inst5|Add1~14  = CARRY(( \inst1|inst5|HCount [4] ) + ( GND ) + ( \inst1|inst5|Add1~10  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~13_sumout ),
	.cout(\inst1|inst5|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~13 .extended_lut = "off";
defparam \inst1|inst5|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N45
cyclonev_lcell_comb \inst1|inst5|Add1~29 (
// Equation(s):
// \inst1|inst5|Add1~29_sumout  = SUM(( \inst1|inst5|HCount [5] ) + ( GND ) + ( \inst1|inst5|Add1~14  ))
// \inst1|inst5|Add1~30  = CARRY(( \inst1|inst5|HCount [5] ) + ( GND ) + ( \inst1|inst5|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|HCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~29_sumout ),
	.cout(\inst1|inst5|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~29 .extended_lut = "off";
defparam \inst1|inst5|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N15
cyclonev_lcell_comb \inst1|inst5|HCount~3 (
// Equation(s):
// \inst1|inst5|HCount~3_combout  = (\inst1|inst5|Add1~29_sumout  & ((!\inst1|inst5|always2~0_combout ) # ((!\inst1|inst5|always2~1_combout ) # (!\inst1|inst5|Equal0~0_combout ))))

	.dataa(!\inst1|inst5|always2~0_combout ),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(!\inst1|inst5|Add1~29_sumout ),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~3 .extended_lut = "off";
defparam \inst1|inst5|HCount~3 .lut_mask = 64'h0F0E0F0E0F0E0F0E;
defparam \inst1|inst5|HCount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N17
dffeas \inst1|inst5|HCount[5] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[5] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N57
cyclonev_lcell_comb \inst1|inst5|Equal0~0 (
// Equation(s):
// \inst1|inst5|Equal0~0_combout  = (\inst1|inst5|HCount [5] & (\inst1|inst5|HCount [6] & \inst1|inst5|HCount [7]))

	.dataa(!\inst1|inst5|HCount [5]),
	.datab(!\inst1|inst5|HCount [6]),
	.datac(!\inst1|inst5|HCount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal0~0 .extended_lut = "off";
defparam \inst1|inst5|Equal0~0 .lut_mask = 64'h0101010101010101;
defparam \inst1|inst5|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N48
cyclonev_lcell_comb \inst1|inst5|Add1~33 (
// Equation(s):
// \inst1|inst5|Add1~33_sumout  = SUM(( \inst1|inst5|HCount [6] ) + ( GND ) + ( \inst1|inst5|Add1~30  ))
// \inst1|inst5|Add1~34  = CARRY(( \inst1|inst5|HCount [6] ) + ( GND ) + ( \inst1|inst5|Add1~30  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~33_sumout ),
	.cout(\inst1|inst5|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~33 .extended_lut = "off";
defparam \inst1|inst5|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N6
cyclonev_lcell_comb \inst1|inst5|HCount~4 (
// Equation(s):
// \inst1|inst5|HCount~4_combout  = ( \inst1|inst5|Add1~33_sumout  & ( (!\inst1|inst5|always2~1_combout ) # ((!\inst1|inst5|always2~0_combout ) # (!\inst1|inst5|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(!\inst1|inst5|always2~0_combout ),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~4 .extended_lut = "off";
defparam \inst1|inst5|HCount~4 .lut_mask = 64'h00000000FFFCFFFC;
defparam \inst1|inst5|HCount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N8
dffeas \inst1|inst5|HCount[6] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[6] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N51
cyclonev_lcell_comb \inst1|inst5|Add1~37 (
// Equation(s):
// \inst1|inst5|Add1~37_sumout  = SUM(( \inst1|inst5|HCount [7] ) + ( GND ) + ( \inst1|inst5|Add1~34  ))
// \inst1|inst5|Add1~38  = CARRY(( \inst1|inst5|HCount [7] ) + ( GND ) + ( \inst1|inst5|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|HCount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~37_sumout ),
	.cout(\inst1|inst5|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~37 .extended_lut = "off";
defparam \inst1|inst5|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N9
cyclonev_lcell_comb \inst1|inst5|HCount~5 (
// Equation(s):
// \inst1|inst5|HCount~5_combout  = ( \inst1|inst5|always2~0_combout  & ( (\inst1|inst5|Add1~37_sumout  & ((!\inst1|inst5|always2~1_combout ) # (!\inst1|inst5|Equal0~0_combout ))) ) ) # ( !\inst1|inst5|always2~0_combout  & ( \inst1|inst5|Add1~37_sumout  ) )

	.dataa(!\inst1|inst5|Add1~37_sumout ),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(gnd),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~5 .extended_lut = "off";
defparam \inst1|inst5|HCount~5 .lut_mask = 64'h5555555555445544;
defparam \inst1|inst5|HCount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N11
dffeas \inst1|inst5|HCount[7] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[7] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N54
cyclonev_lcell_comb \inst1|inst5|Add1~1 (
// Equation(s):
// \inst1|inst5|Add1~1_sumout  = SUM(( \inst1|inst5|HCount [8] ) + ( GND ) + ( \inst1|inst5|Add1~38  ))
// \inst1|inst5|Add1~2  = CARRY(( \inst1|inst5|HCount [8] ) + ( GND ) + ( \inst1|inst5|Add1~38  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~1_sumout ),
	.cout(\inst1|inst5|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~1 .extended_lut = "off";
defparam \inst1|inst5|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N0
cyclonev_lcell_comb \inst1|inst5|HCount~0 (
// Equation(s):
// \inst1|inst5|HCount~0_combout  = ( \inst1|inst5|always2~0_combout  & ( (\inst1|inst5|Add1~1_sumout  & ((!\inst1|inst5|always2~1_combout ) # (!\inst1|inst5|Equal0~0_combout ))) ) ) # ( !\inst1|inst5|always2~0_combout  & ( \inst1|inst5|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(!\inst1|inst5|Add1~1_sumout ),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~0 .extended_lut = "off";
defparam \inst1|inst5|HCount~0 .lut_mask = 64'h0F0F0F0F0F0C0F0C;
defparam \inst1|inst5|HCount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N2
dffeas \inst1|inst5|HCount[8] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[8] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N57
cyclonev_lcell_comb \inst1|inst5|Add1~5 (
// Equation(s):
// \inst1|inst5|Add1~5_sumout  = SUM(( \inst1|inst5|HCount [9] ) + ( GND ) + ( \inst1|inst5|Add1~2  ))

	.dataa(!\inst1|inst5|HCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~5 .extended_lut = "off";
defparam \inst1|inst5|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|inst5|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N3
cyclonev_lcell_comb \inst1|inst5|HCount~1 (
// Equation(s):
// \inst1|inst5|HCount~1_combout  = ( \inst1|inst5|Add1~5_sumout  & ( (!\inst1|inst5|always2~0_combout ) # ((!\inst1|inst5|always2~1_combout ) # (!\inst1|inst5|Equal0~0_combout )) ) )

	.dataa(!\inst1|inst5|always2~0_combout ),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(gnd),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~1 .extended_lut = "off";
defparam \inst1|inst5|HCount~1 .lut_mask = 64'h00000000FFEEFFEE;
defparam \inst1|inst5|HCount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N5
dffeas \inst1|inst5|HCount[9] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[9] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N24
cyclonev_lcell_comb \inst1|inst5|always2~0 (
// Equation(s):
// \inst1|inst5|always2~0_combout  = ( \inst1|inst5|HCount [9] & ( \inst1|inst5|HCount [8] ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|inst5|HCount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~0 .extended_lut = "off";
defparam \inst1|inst5|always2~0 .lut_mask = 64'h0000000033333333;
defparam \inst1|inst5|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N30
cyclonev_lcell_comb \inst1|inst5|Add1~17 (
// Equation(s):
// \inst1|inst5|Add1~17_sumout  = SUM(( \inst1|inst5|HCount [0] ) + ( VCC ) + ( !VCC ))
// \inst1|inst5|Add1~18  = CARRY(( \inst1|inst5|HCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|HCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~17_sumout ),
	.cout(\inst1|inst5|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~17 .extended_lut = "off";
defparam \inst1|inst5|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N12
cyclonev_lcell_comb \inst1|inst5|HCount~2 (
// Equation(s):
// \inst1|inst5|HCount~2_combout  = ( \inst1|inst5|Add1~17_sumout  & ( (!\inst1|inst5|always2~0_combout ) # ((!\inst1|inst5|always2~1_combout ) # (!\inst1|inst5|Equal0~0_combout )) ) )

	.dataa(!\inst1|inst5|always2~0_combout ),
	.datab(!\inst1|inst5|always2~1_combout ),
	.datac(gnd),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|HCount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|HCount~2 .extended_lut = "off";
defparam \inst1|inst5|HCount~2 .lut_mask = 64'h00000000FFEEFFEE;
defparam \inst1|inst5|HCount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N14
dffeas \inst1|inst5|HCount[0] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|HCount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[0] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N33
cyclonev_lcell_comb \inst1|inst5|Add1~21 (
// Equation(s):
// \inst1|inst5|Add1~21_sumout  = SUM(( \inst1|inst5|HCount [1] ) + ( GND ) + ( \inst1|inst5|Add1~18  ))
// \inst1|inst5|Add1~22  = CARRY(( \inst1|inst5|HCount [1] ) + ( GND ) + ( \inst1|inst5|Add1~18  ))

	.dataa(!\inst1|inst5|HCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~21_sumout ),
	.cout(\inst1|inst5|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~21 .extended_lut = "off";
defparam \inst1|inst5|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|inst5|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N35
dffeas \inst1|inst5|HCount[1] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|inst5|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[1] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N36
cyclonev_lcell_comb \inst1|inst5|Add1~25 (
// Equation(s):
// \inst1|inst5|Add1~25_sumout  = SUM(( \inst1|inst5|HCount [2] ) + ( GND ) + ( \inst1|inst5|Add1~22  ))
// \inst1|inst5|Add1~26  = CARRY(( \inst1|inst5|HCount [2] ) + ( GND ) + ( \inst1|inst5|Add1~22  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~25_sumout ),
	.cout(\inst1|inst5|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~25 .extended_lut = "off";
defparam \inst1|inst5|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N26
dffeas \inst1|inst5|HCount[2] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|inst5|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[2] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N39
cyclonev_lcell_comb \inst1|inst5|Add1~9 (
// Equation(s):
// \inst1|inst5|Add1~9_sumout  = SUM(( \inst1|inst5|HCount [3] ) + ( GND ) + ( \inst1|inst5|Add1~26  ))
// \inst1|inst5|Add1~10  = CARRY(( \inst1|inst5|HCount [3] ) + ( GND ) + ( \inst1|inst5|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|HCount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add1~9_sumout ),
	.cout(\inst1|inst5|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add1~9 .extended_lut = "off";
defparam \inst1|inst5|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N44
dffeas \inst1|inst5|HCount[3] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|inst5|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[3] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y78_N32
dffeas \inst1|inst5|HCount[4] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|inst5|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|HCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|HCount[4] .is_wysiwyg = "true";
defparam \inst1|inst5|HCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N27
cyclonev_lcell_comb \inst1|inst5|Equal2~0 (
// Equation(s):
// \inst1|inst5|Equal2~0_combout  = ( \inst1|inst5|HCount [3] & ( \inst1|inst5|HCount [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|HCount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|inst5|HCount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal2~0 .extended_lut = "off";
defparam \inst1|inst5|Equal2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst1|inst5|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N54
cyclonev_lcell_comb \inst1|inst5|Equal1~0 (
// Equation(s):
// \inst1|inst5|Equal1~0_combout  = ( \inst1|inst5|HCount [7] & ( (!\inst1|inst5|HCount [5] & !\inst1|inst5|HCount [6]) ) )

	.dataa(!\inst1|inst5|HCount [5]),
	.datab(!\inst1|inst5|HCount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|inst5|HCount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal1~0 .extended_lut = "off";
defparam \inst1|inst5|Equal1~0 .lut_mask = 64'h0000000088888888;
defparam \inst1|inst5|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N48
cyclonev_lcell_comb \inst1|inst5|Equal2~1 (
// Equation(s):
// \inst1|inst5|Equal2~1_combout  = ( !\inst1|inst5|HCount [6] & ( !\inst1|inst5|HCount [7] & ( (!\inst1|inst5|HCount [1] & (!\inst1|inst5|HCount [2] & (\inst1|inst5|HCount [5] & !\inst1|inst5|HCount [0]))) ) ) )

	.dataa(!\inst1|inst5|HCount [1]),
	.datab(!\inst1|inst5|HCount [2]),
	.datac(!\inst1|inst5|HCount [5]),
	.datad(!\inst1|inst5|HCount [0]),
	.datae(!\inst1|inst5|HCount [6]),
	.dataf(!\inst1|inst5|HCount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal2~1 .extended_lut = "off";
defparam \inst1|inst5|Equal2~1 .lut_mask = 64'h0800000000000000;
defparam \inst1|inst5|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N12
cyclonev_lcell_comb \inst1|inst5|H_Sync_out~0 (
// Equation(s):
// \inst1|inst5|H_Sync_out~0_combout  = ( \inst1|inst5|always2~1_combout  & ( \inst1|inst5|Equal2~1_combout  & ( (!\inst1|inst5|always2~0_combout  & (((\inst1|inst5|H_Sync_out~q )))) # (\inst1|inst5|always2~0_combout  & (((!\inst1|inst5|Equal2~0_combout  & 
// \inst1|inst5|H_Sync_out~q )) # (\inst1|inst5|Equal1~0_combout ))) ) ) ) # ( !\inst1|inst5|always2~1_combout  & ( \inst1|inst5|Equal2~1_combout  & ( (\inst1|inst5|H_Sync_out~q  & ((!\inst1|inst5|Equal2~0_combout ) # (!\inst1|inst5|always2~0_combout ))) ) ) 
// ) # ( \inst1|inst5|always2~1_combout  & ( !\inst1|inst5|Equal2~1_combout  & ( ((\inst1|inst5|always2~0_combout  & \inst1|inst5|Equal1~0_combout )) # (\inst1|inst5|H_Sync_out~q ) ) ) ) # ( !\inst1|inst5|always2~1_combout  & ( !\inst1|inst5|Equal2~1_combout 
//  & ( \inst1|inst5|H_Sync_out~q  ) ) )

	.dataa(!\inst1|inst5|Equal2~0_combout ),
	.datab(!\inst1|inst5|always2~0_combout ),
	.datac(!\inst1|inst5|Equal1~0_combout ),
	.datad(!\inst1|inst5|H_Sync_out~q ),
	.datae(!\inst1|inst5|always2~1_combout ),
	.dataf(!\inst1|inst5|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|H_Sync_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|H_Sync_out~0 .extended_lut = "off";
defparam \inst1|inst5|H_Sync_out~0 .lut_mask = 64'h00FF03FF00EE03EF;
defparam \inst1|inst5|H_Sync_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N30
cyclonev_lcell_comb \inst1|inst5|H_Sync_out~feeder (
// Equation(s):
// \inst1|inst5|H_Sync_out~feeder_combout  = \inst1|inst5|H_Sync_out~0_combout 

	.dataa(gnd),
	.datab(!\inst1|inst5|H_Sync_out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|H_Sync_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|H_Sync_out~feeder .extended_lut = "off";
defparam \inst1|inst5|H_Sync_out~feeder .lut_mask = 64'h3333333333333333;
defparam \inst1|inst5|H_Sync_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N32
dffeas \inst1|inst5|H_Sync_out (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|H_Sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Reset_L~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|H_Sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|H_Sync_out .is_wysiwyg = "true";
defparam \inst1|inst5|H_Sync_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y78_N18
cyclonev_lcell_comb \inst1|inst5|Equal0~1 (
// Equation(s):
// \inst1|inst5|Equal0~1_combout  = ( \inst1|inst5|always2~1_combout  & ( (\inst1|inst5|always2~0_combout  & \inst1|inst5|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|always2~0_combout ),
	.datad(!\inst1|inst5|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal0~1 .extended_lut = "off";
defparam \inst1|inst5|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \inst1|inst5|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y78_N20
dffeas \inst1|inst5|V_Clock (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|V_Clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|V_Clock .is_wysiwyg = "true";
defparam \inst1|inst5|V_Clock .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N9
cyclonev_lcell_comb \inst1|inst5|Add3~1 (
// Equation(s):
// \inst1|inst5|Add3~1_sumout  = SUM(( \inst1|inst5|VCount [3] ) + ( GND ) + ( \inst1|inst5|Add3~34  ))
// \inst1|inst5|Add3~2  = CARRY(( \inst1|inst5|VCount [3] ) + ( GND ) + ( \inst1|inst5|Add3~34  ))

	.dataa(!\inst1|inst5|VCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~1_sumout ),
	.cout(\inst1|inst5|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~1 .extended_lut = "off";
defparam \inst1|inst5|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|inst5|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N12
cyclonev_lcell_comb \inst1|inst5|Add3~9 (
// Equation(s):
// \inst1|inst5|Add3~9_sumout  = SUM(( \inst1|inst5|VCount [4] ) + ( GND ) + ( \inst1|inst5|Add3~2  ))
// \inst1|inst5|Add3~10  = CARRY(( \inst1|inst5|VCount [4] ) + ( GND ) + ( \inst1|inst5|Add3~2  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|VCount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~9_sumout ),
	.cout(\inst1|inst5|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~9 .extended_lut = "off";
defparam \inst1|inst5|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \inst1|inst5|Add3~29 (
// Equation(s):
// \inst1|inst5|Add3~29_sumout  = SUM(( \inst1|inst5|VCount [5] ) + ( GND ) + ( \inst1|inst5|Add3~10  ))
// \inst1|inst5|Add3~30  = CARRY(( \inst1|inst5|VCount [5] ) + ( GND ) + ( \inst1|inst5|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~29_sumout ),
	.cout(\inst1|inst5|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~29 .extended_lut = "off";
defparam \inst1|inst5|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N57
cyclonev_lcell_comb \inst1|inst5|VCount~5 (
// Equation(s):
// \inst1|inst5|VCount~5_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~29_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|Equal4~2_combout ) # (!\inst1|inst5|VCount [2])))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~29_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|Equal4~2_combout ),
	.datac(!\inst1|inst5|Add3~29_sumout ),
	.datad(!\inst1|inst5|VCount [2]),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~5 .extended_lut = "off";
defparam \inst1|inst5|VCount~5 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N59
dffeas \inst1|inst5|VCount[5] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[5] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \inst1|inst5|Add3~25 (
// Equation(s):
// \inst1|inst5|Add3~25_sumout  = SUM(( \inst1|inst5|VCount [6] ) + ( GND ) + ( \inst1|inst5|Add3~30  ))
// \inst1|inst5|Add3~26  = CARRY(( \inst1|inst5|VCount [6] ) + ( GND ) + ( \inst1|inst5|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~25_sumout ),
	.cout(\inst1|inst5|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~25 .extended_lut = "off";
defparam \inst1|inst5|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \inst1|inst5|VCount~4 (
// Equation(s):
// \inst1|inst5|VCount~4_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~25_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|Equal4~2_combout ) # (!\inst1|inst5|VCount [2])))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~25_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|Equal4~2_combout ),
	.datac(!\inst1|inst5|Add3~25_sumout ),
	.datad(!\inst1|inst5|VCount [2]),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~4 .extended_lut = "off";
defparam \inst1|inst5|VCount~4 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N56
dffeas \inst1|inst5|VCount[6] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[6] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N21
cyclonev_lcell_comb \inst1|inst5|Add3~21 (
// Equation(s):
// \inst1|inst5|Add3~21_sumout  = SUM(( \inst1|inst5|VCount [7] ) + ( GND ) + ( \inst1|inst5|Add3~26  ))
// \inst1|inst5|Add3~22  = CARRY(( \inst1|inst5|VCount [7] ) + ( GND ) + ( \inst1|inst5|Add3~26  ))

	.dataa(!\inst1|inst5|VCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~21_sumout ),
	.cout(\inst1|inst5|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~21 .extended_lut = "off";
defparam \inst1|inst5|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|inst5|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \inst1|inst5|VCount~3 (
// Equation(s):
// \inst1|inst5|VCount~3_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~21_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|VCount [2]) # (!\inst1|inst5|Equal4~2_combout )))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~21_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|VCount [2]),
	.datac(!\inst1|inst5|Equal4~2_combout ),
	.datad(!\inst1|inst5|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~3 .extended_lut = "off";
defparam \inst1|inst5|VCount~3 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \inst1|inst5|VCount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N53
dffeas \inst1|inst5|VCount[7] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[7] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \inst1|inst5|Add3~17 (
// Equation(s):
// \inst1|inst5|Add3~17_sumout  = SUM(( \inst1|inst5|VCount [8] ) + ( GND ) + ( \inst1|inst5|Add3~22  ))
// \inst1|inst5|Add3~18  = CARRY(( \inst1|inst5|VCount [8] ) + ( GND ) + ( \inst1|inst5|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~17_sumout ),
	.cout(\inst1|inst5|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~17 .extended_lut = "off";
defparam \inst1|inst5|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \inst1|inst5|VCount~2 (
// Equation(s):
// \inst1|inst5|VCount~2_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~17_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|VCount [2]) # (!\inst1|inst5|Equal4~2_combout )))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~17_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|VCount [2]),
	.datac(!\inst1|inst5|Add3~17_sumout ),
	.datad(!\inst1|inst5|Equal4~2_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~2 .extended_lut = "off";
defparam \inst1|inst5|VCount~2 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N50
dffeas \inst1|inst5|VCount[8] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[8] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N27
cyclonev_lcell_comb \inst1|inst5|Add3~13 (
// Equation(s):
// \inst1|inst5|Add3~13_sumout  = SUM(( \inst1|inst5|VCount [9] ) + ( GND ) + ( \inst1|inst5|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~13 .extended_lut = "off";
defparam \inst1|inst5|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst1|inst5|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N47
dffeas \inst1|inst5|VCount[9] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(gnd),
	.asdata(\inst1|inst5|Add3~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[9] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \inst1|inst5|Equal4~0 (
// Equation(s):
// \inst1|inst5|Equal4~0_combout  = ( \inst1|inst5|VCount [8] & ( (\inst1|inst5|VCount [6] & (\inst1|inst5|VCount [5] & (\inst1|inst5|VCount [7] & !\inst1|inst5|VCount [9]))) ) )

	.dataa(!\inst1|inst5|VCount [6]),
	.datab(!\inst1|inst5|VCount [5]),
	.datac(!\inst1|inst5|VCount [7]),
	.datad(!\inst1|inst5|VCount [9]),
	.datae(gnd),
	.dataf(!\inst1|inst5|VCount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal4~0 .extended_lut = "off";
defparam \inst1|inst5|Equal4~0 .lut_mask = 64'h0000000001000100;
defparam \inst1|inst5|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \inst1|inst5|VCount~1 (
// Equation(s):
// \inst1|inst5|VCount~1_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~9_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|Equal4~2_combout ) # (!\inst1|inst5|VCount [2])))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~9_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|Equal4~2_combout ),
	.datac(!\inst1|inst5|Add3~9_sumout ),
	.datad(!\inst1|inst5|VCount [2]),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~1 .extended_lut = "off";
defparam \inst1|inst5|VCount~1 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N41
dffeas \inst1|inst5|VCount[4] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[4] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \inst1|inst5|Add3~5 (
// Equation(s):
// \inst1|inst5|Add3~5_sumout  = SUM(( \inst1|inst5|VCount [0] ) + ( VCC ) + ( !VCC ))
// \inst1|inst5|Add3~6  = CARRY(( \inst1|inst5|VCount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~5_sumout ),
	.cout(\inst1|inst5|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~5 .extended_lut = "off";
defparam \inst1|inst5|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \inst1|inst5|VCount~0 (
// Equation(s):
// \inst1|inst5|VCount~0_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~5_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|Equal4~2_combout ) # (!\inst1|inst5|VCount [2])))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~5_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|Equal4~2_combout ),
	.datac(!\inst1|inst5|Add3~5_sumout ),
	.datad(!\inst1|inst5|VCount [2]),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~0 .extended_lut = "off";
defparam \inst1|inst5|VCount~0 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y77_N38
dffeas \inst1|inst5|VCount[0] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|VCount~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[0] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \inst1|inst5|Equal4~2 (
// Equation(s):
// \inst1|inst5|Equal4~2_combout  = ( !\inst1|inst5|VCount [0] & ( (\inst1|inst5|VCount [4] & !\inst1|inst5|VCount [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|VCount [4]),
	.datad(!\inst1|inst5|VCount [3]),
	.datae(gnd),
	.dataf(!\inst1|inst5|VCount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal4~2 .extended_lut = "off";
defparam \inst1|inst5|Equal4~2 .lut_mask = 64'h0F000F0000000000;
defparam \inst1|inst5|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \inst1|inst5|Add3~37 (
// Equation(s):
// \inst1|inst5|Add3~37_sumout  = SUM(( \inst1|inst5|VCount [1] ) + ( GND ) + ( \inst1|inst5|Add3~6  ))
// \inst1|inst5|Add3~38  = CARRY(( \inst1|inst5|VCount [1] ) + ( GND ) + ( \inst1|inst5|Add3~6  ))

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~37_sumout ),
	.cout(\inst1|inst5|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~37 .extended_lut = "off";
defparam \inst1|inst5|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst1|inst5|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N9
cyclonev_lcell_comb \inst1|inst5|VCount~7 (
// Equation(s):
// \inst1|inst5|VCount~7_combout  = ( \inst1|inst5|VCount [1] & ( (\inst1|inst5|Add3~37_sumout  & ((!\inst1|inst5|Equal4~2_combout ) # ((!\inst1|inst5|VCount [2]) # (!\inst1|inst5|Equal4~0_combout )))) ) ) # ( !\inst1|inst5|VCount [1] & ( 
// \inst1|inst5|Add3~37_sumout  ) )

	.dataa(!\inst1|inst5|Equal4~2_combout ),
	.datab(!\inst1|inst5|VCount [2]),
	.datac(!\inst1|inst5|Add3~37_sumout ),
	.datad(!\inst1|inst5|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|VCount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~7 .extended_lut = "off";
defparam \inst1|inst5|VCount~7 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \inst1|inst5|VCount~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N17
dffeas \inst1|inst5|VCount[1] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(gnd),
	.asdata(\inst1|inst5|VCount~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[1] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \inst1|inst5|Add3~33 (
// Equation(s):
// \inst1|inst5|Add3~33_sumout  = SUM(( \inst1|inst5|VCount [2] ) + ( GND ) + ( \inst1|inst5|Add3~38  ))
// \inst1|inst5|Add3~34  = CARRY(( \inst1|inst5|VCount [2] ) + ( GND ) + ( \inst1|inst5|Add3~38  ))

	.dataa(gnd),
	.datab(!\inst1|inst5|VCount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|inst5|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|inst5|Add3~33_sumout ),
	.cout(\inst1|inst5|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Add3~33 .extended_lut = "off";
defparam \inst1|inst5|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst1|inst5|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N3
cyclonev_lcell_comb \inst1|inst5|VCount~6 (
// Equation(s):
// \inst1|inst5|VCount~6_combout  = ( \inst1|inst5|Equal4~0_combout  & ( (\inst1|inst5|Add3~33_sumout  & ((!\inst1|inst5|VCount [1]) # ((!\inst1|inst5|VCount [2]) # (!\inst1|inst5|Equal4~2_combout )))) ) ) # ( !\inst1|inst5|Equal4~0_combout  & ( 
// \inst1|inst5|Add3~33_sumout  ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(!\inst1|inst5|VCount [2]),
	.datac(!\inst1|inst5|Equal4~2_combout ),
	.datad(!\inst1|inst5|Add3~33_sumout ),
	.datae(gnd),
	.dataf(!\inst1|inst5|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|VCount~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|VCount~6 .extended_lut = "off";
defparam \inst1|inst5|VCount~6 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \inst1|inst5|VCount~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y78_N8
dffeas \inst1|inst5|VCount[2] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(gnd),
	.asdata(\inst1|inst5|VCount~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[2] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y77_N35
dffeas \inst1|inst5|VCount[3] (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(gnd),
	.asdata(\inst1|inst5|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|VCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|VCount[3] .is_wysiwyg = "true";
defparam \inst1|inst5|VCount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N0
cyclonev_lcell_comb \inst1|inst5|Equal5~0 (
// Equation(s):
// \inst1|inst5|Equal5~0_combout  = ( !\inst1|inst5|VCount [2] & ( \inst1|inst5|VCount [1] ) )

	.dataa(!\inst1|inst5|VCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|inst5|VCount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal5~0 .extended_lut = "off";
defparam \inst1|inst5|Equal5~0 .lut_mask = 64'h5555555500000000;
defparam \inst1|inst5|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \inst1|inst5|V_Sync_out~0 (
// Equation(s):
// \inst1|inst5|V_Sync_out~0_combout  = ( \inst1|inst5|V_Sync_out~q  & ( \inst1|inst5|Equal5~0_combout  & ( (((!\inst1|inst5|VCount [0]) # (!\inst1|inst5|Equal4~0_combout )) # (\inst1|inst5|VCount [4])) # (\inst1|inst5|VCount [3]) ) ) ) # ( 
// !\inst1|inst5|V_Sync_out~q  & ( \inst1|inst5|Equal5~0_combout  & ( (\inst1|inst5|VCount [3] & (!\inst1|inst5|VCount [4] & (!\inst1|inst5|VCount [0] & \inst1|inst5|Equal4~0_combout ))) ) ) ) # ( \inst1|inst5|V_Sync_out~q  & ( !\inst1|inst5|Equal5~0_combout 
//  ) )

	.dataa(!\inst1|inst5|VCount [3]),
	.datab(!\inst1|inst5|VCount [4]),
	.datac(!\inst1|inst5|VCount [0]),
	.datad(!\inst1|inst5|Equal4~0_combout ),
	.datae(!\inst1|inst5|V_Sync_out~q ),
	.dataf(!\inst1|inst5|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|V_Sync_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|V_Sync_out~0 .extended_lut = "off";
defparam \inst1|inst5|V_Sync_out~0 .lut_mask = 64'h0000FFFF0040FFF7;
defparam \inst1|inst5|V_Sync_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N6
cyclonev_lcell_comb \inst1|inst5|V_Sync_out~feeder (
// Equation(s):
// \inst1|inst5|V_Sync_out~feeder_combout  = \inst1|inst5|V_Sync_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Sync_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|V_Sync_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|V_Sync_out~feeder .extended_lut = "off";
defparam \inst1|inst5|V_Sync_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst1|inst5|V_Sync_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y79_N8
dffeas \inst1|inst5|V_Sync_out (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(\inst1|inst5|V_Sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Reset_L~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|V_Sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|V_Sync_out .is_wysiwyg = "true";
defparam \inst1|inst5|V_Sync_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N42
cyclonev_lcell_comb \inst1|inst5|always2~3 (
// Equation(s):
// \inst1|inst5|always2~3_combout  = ( \inst1|inst5|VCount [2] & ( (\inst1|inst5|VCount [4] & ((\inst1|inst5|VCount [1]) # (\inst1|inst5|VCount [3]))) ) ) # ( !\inst1|inst5|VCount [2] & ( (!\inst1|inst5|VCount [3] & (!\inst1|inst5|VCount [0] & 
// (!\inst1|inst5|VCount [4] & !\inst1|inst5|VCount [1]))) # (\inst1|inst5|VCount [3] & (((\inst1|inst5|VCount [4])))) ) )

	.dataa(!\inst1|inst5|VCount [3]),
	.datab(!\inst1|inst5|VCount [0]),
	.datac(!\inst1|inst5|VCount [4]),
	.datad(!\inst1|inst5|VCount [1]),
	.datae(gnd),
	.dataf(!\inst1|inst5|VCount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~3 .extended_lut = "off";
defparam \inst1|inst5|always2~3 .lut_mask = 64'h85058505050F050F;
defparam \inst1|inst5|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N36
cyclonev_lcell_comb \inst1|inst5|always2~4 (
// Equation(s):
// \inst1|inst5|always2~4_combout  = ( \inst1|inst5|HCount [6] & ( (\inst1|inst5|HCount [7] & \inst1|inst5|HCount [5]) ) ) # ( !\inst1|inst5|HCount [6] & ( !\inst1|inst5|HCount [7] ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|HCount [7]),
	.datac(!\inst1|inst5|HCount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst1|inst5|HCount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~4 .extended_lut = "off";
defparam \inst1|inst5|always2~4 .lut_mask = 64'hCCCCCCCC03030303;
defparam \inst1|inst5|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N39
cyclonev_lcell_comb \inst1|inst5|always2~2 (
// Equation(s):
// \inst1|inst5|always2~2_combout  = (!\inst1|inst5|HCount [6] & \inst1|inst5|HCount [5])

	.dataa(!\inst1|inst5|HCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|inst5|HCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~2 .extended_lut = "off";
defparam \inst1|inst5|always2~2 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \inst1|inst5|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N18
cyclonev_lcell_comb \inst1|inst5|always2~5 (
// Equation(s):
// \inst1|inst5|always2~5_combout  = ( \inst1|inst5|always2~4_combout  & ( \inst1|inst5|always2~2_combout  & ( (!\inst1|inst5|always2~1_combout  & (!\inst1|inst5|always2~0_combout  & ((!\inst1|inst5|Equal4~0_combout ) # (\inst1|inst5|always2~3_combout )))) # 
// (\inst1|inst5|always2~1_combout  & (((!\inst1|inst5|Equal4~0_combout )) # (\inst1|inst5|always2~3_combout ))) ) ) ) # ( !\inst1|inst5|always2~4_combout  & ( \inst1|inst5|always2~2_combout  & ( (!\inst1|inst5|always2~0_combout  & 
// ((!\inst1|inst5|Equal4~0_combout ) # (\inst1|inst5|always2~3_combout ))) ) ) ) # ( \inst1|inst5|always2~4_combout  & ( !\inst1|inst5|always2~2_combout  & ( (!\inst1|inst5|Equal4~0_combout ) # (\inst1|inst5|always2~3_combout ) ) ) ) # ( 
// !\inst1|inst5|always2~4_combout  & ( !\inst1|inst5|always2~2_combout  & ( (!\inst1|inst5|always2~0_combout  & ((!\inst1|inst5|Equal4~0_combout ) # (\inst1|inst5|always2~3_combout ))) ) ) )

	.dataa(!\inst1|inst5|always2~1_combout ),
	.datab(!\inst1|inst5|always2~3_combout ),
	.datac(!\inst1|inst5|Equal4~0_combout ),
	.datad(!\inst1|inst5|always2~0_combout ),
	.datae(!\inst1|inst5|always2~4_combout ),
	.dataf(!\inst1|inst5|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|always2~5 .extended_lut = "off";
defparam \inst1|inst5|always2~5 .lut_mask = 64'hF300F3F3F300F351;
defparam \inst1|inst5|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X6_Y81_N27
dffeas \inst1|inst5|Blank_L (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\inst1|inst5|always2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|Blank_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|Blank_L .is_wysiwyg = "true";
defparam \inst1|inst5|Blank_L .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [2]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 (
	.inclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [2]),
	.ena(vcc),
	.outclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .clock_type = "global clock";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .disable_mode = "low";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_power_up = "high";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y22_N1
cyclonev_pll_output_counter \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [3]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 4;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .phase_shift = "10000 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 (
	.inclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [3]),
	.ena(vcc),
	.outclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 .clock_type = "global clock";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 .disable_mode = "low";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 .ena_register_power_up = "high";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \inst2|inst1|Add0~25 (
// Equation(s):
// \inst2|inst1|Add0~25_sumout  = SUM(( \inst2|inst1|Timer [0] ) + ( VCC ) + ( !VCC ))
// \inst2|inst1|Add0~26  = CARRY(( \inst2|inst1|Timer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~25_sumout ),
	.cout(\inst2|inst1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~25 .extended_lut = "off";
defparam \inst2|inst1|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y76_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \inst2|inst1|Add0~1 (
// Equation(s):
// \inst2|inst1|Add0~1_sumout  = SUM(( \inst2|inst1|Timer[5]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~42  ))
// \inst2|inst1|Add0~2  = CARRY(( \inst2|inst1|Timer[5]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~42  ))

	.dataa(!\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~1_sumout ),
	.cout(\inst2|inst1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~1 .extended_lut = "off";
defparam \inst2|inst1|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \inst2|inst1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \inst2|inst1|Add0~45 (
// Equation(s):
// \inst2|inst1|Add0~45_sumout  = SUM(( \inst2|inst1|Timer[6]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~2  ))
// \inst2|inst1|Add0~46  = CARRY(( \inst2|inst1|Timer[6]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~45_sumout ),
	.cout(\inst2|inst1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~45 .extended_lut = "off";
defparam \inst2|inst1|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \inst2|inst1|Timer[3] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[3] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \inst2|inst1|Timer[2] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[2] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \inst2|inst1|Equal0~1 (
// Equation(s):
// \inst2|inst1|Equal0~1_combout  = ( !\inst2|inst1|Timer [1] & ( !\inst2|inst1|Timer [2] & ( (!\inst2|inst1|Timer [0] & (!\inst2|inst1|Timer [3] & !\inst2|inst1|Timer [4])) ) ) )

	.dataa(!\inst2|inst1|Timer [0]),
	.datab(!\inst2|inst1|Timer [3]),
	.datac(gnd),
	.datad(!\inst2|inst1|Timer [4]),
	.datae(!\inst2|inst1|Timer [1]),
	.dataf(!\inst2|inst1|Timer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Equal0~1 .extended_lut = "off";
defparam \inst2|inst1|Equal0~1 .lut_mask = 64'h8800000000000000;
defparam \inst2|inst1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \inst2|inst1|Add0~5 (
// Equation(s):
// \inst2|inst1|Add0~5_sumout  = SUM(( \inst2|inst1|Timer [11] ) + ( VCC ) + ( \inst2|inst1|Add0~62  ))
// \inst2|inst1|Add0~6  = CARRY(( \inst2|inst1|Timer [11] ) + ( VCC ) + ( \inst2|inst1|Add0~62  ))

	.dataa(gnd),
	.datab(!\inst2|inst1|Timer [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~5_sumout ),
	.cout(\inst2|inst1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~5 .extended_lut = "off";
defparam \inst2|inst1|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \inst2|inst1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \inst2|inst1|Add0~9 (
// Equation(s):
// \inst2|inst1|Add0~9_sumout  = SUM(( \inst2|inst1|Timer [12] ) + ( VCC ) + ( \inst2|inst1|Add0~6  ))
// \inst2|inst1|Add0~10  = CARRY(( \inst2|inst1|Timer [12] ) + ( VCC ) + ( \inst2|inst1|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst2|inst1|Timer [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~9_sumout ),
	.cout(\inst2|inst1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~9 .extended_lut = "off";
defparam \inst2|inst1|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \inst2|inst1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \inst2|inst1|Timer[12] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[12] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \inst2|inst1|Add0~13 (
// Equation(s):
// \inst2|inst1|Add0~13_sumout  = SUM(( \inst2|inst1|Timer [13] ) + ( VCC ) + ( \inst2|inst1|Add0~10  ))
// \inst2|inst1|Add0~14  = CARRY(( \inst2|inst1|Timer [13] ) + ( VCC ) + ( \inst2|inst1|Add0~10  ))

	.dataa(!\inst2|inst1|Timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~13_sumout ),
	.cout(\inst2|inst1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~13 .extended_lut = "off";
defparam \inst2|inst1|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \inst2|inst1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N40
dffeas \inst2|inst1|Timer[13] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[13] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \inst2|inst1|Add0~17 (
// Equation(s):
// \inst2|inst1|Add0~17_sumout  = SUM(( \inst2|inst1|Timer [14] ) + ( VCC ) + ( \inst2|inst1|Add0~14  ))
// \inst2|inst1|Add0~18  = CARRY(( \inst2|inst1|Timer [14] ) + ( VCC ) + ( \inst2|inst1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~17_sumout ),
	.cout(\inst2|inst1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~17 .extended_lut = "off";
defparam \inst2|inst1|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \inst2|inst1|Timer[14] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[14] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \inst2|inst1|Add0~21 (
// Equation(s):
// \inst2|inst1|Add0~21_sumout  = SUM(( \inst2|inst1|Timer [15] ) + ( VCC ) + ( \inst2|inst1|Add0~18  ))

	.dataa(gnd),
	.datab(!\inst2|inst1|Timer [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~21 .extended_lut = "off";
defparam \inst2|inst1|Add0~21 .lut_mask = 64'h0000000000003333;
defparam \inst2|inst1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N47
dffeas \inst2|inst1|Timer[15] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[15] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \inst2|inst1|Equal0~0 (
// Equation(s):
// \inst2|inst1|Equal0~0_combout  = ( !\inst2|inst1|Timer [14] & ( !\inst2|inst1|Timer [13] & ( (!\inst2|inst1|Timer [15] & !\inst2|inst1|Timer [12]) ) ) )

	.dataa(!\inst2|inst1|Timer [15]),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer [12]),
	.datad(gnd),
	.datae(!\inst2|inst1|Timer [14]),
	.dataf(!\inst2|inst1|Timer [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Equal0~0 .extended_lut = "off";
defparam \inst2|inst1|Equal0~0 .lut_mask = 64'hA0A0000000000000;
defparam \inst2|inst1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \inst2|inst1|Timer[5] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[5] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \inst2|inst1|Timer[8] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[8] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \inst2|inst1|Timer[10] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[10] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \inst2|inst1|Timer[7] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[7] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \inst2|inst1|Timer[6] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[6] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \inst2|inst1|Equal0~2 (
// Equation(s):
// \inst2|inst1|Equal0~2_combout  = ( !\inst2|inst1|Timer [7] & ( !\inst2|inst1|Timer [6] & ( (!\inst2|inst1|Timer [8] & (!\inst2|inst1|Timer [10] & !\inst2|inst1|Timer [9])) ) ) )

	.dataa(!\inst2|inst1|Timer [8]),
	.datab(!\inst2|inst1|Timer [10]),
	.datac(!\inst2|inst1|Timer [9]),
	.datad(gnd),
	.datae(!\inst2|inst1|Timer [7]),
	.dataf(!\inst2|inst1|Timer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Equal0~2 .extended_lut = "off";
defparam \inst2|inst1|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \inst2|inst1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \inst2|inst1|Timer~0 (
// Equation(s):
// \inst2|inst1|Timer~0_combout  = ( \inst2|inst1|Timer [11] & ( \inst2|inst1|Equal0~2_combout  ) ) # ( !\inst2|inst1|Timer [11] & ( \inst2|inst1|Equal0~2_combout  & ( (!\inst2|inst1|Equal0~1_combout ) # ((!\inst2|inst1|CurrentState.InitialisingState~q ) # 
// ((!\inst2|inst1|Equal0~0_combout ) # (\inst2|inst1|Timer [5]))) ) ) ) # ( \inst2|inst1|Timer [11] & ( !\inst2|inst1|Equal0~2_combout  ) ) # ( !\inst2|inst1|Timer [11] & ( !\inst2|inst1|Equal0~2_combout  ) )

	.dataa(!\inst2|inst1|Equal0~1_combout ),
	.datab(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.datac(!\inst2|inst1|Equal0~0_combout ),
	.datad(!\inst2|inst1|Timer [5]),
	.datae(!\inst2|inst1|Timer [11]),
	.dataf(!\inst2|inst1|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Timer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Timer~0 .extended_lut = "off";
defparam \inst2|inst1|Timer~0 .lut_mask = 64'hFFFFFFFFFEFFFFFF;
defparam \inst2|inst1|Timer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \inst2|inst1|Timer[6]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \inst2|inst1|Add0~49 (
// Equation(s):
// \inst2|inst1|Add0~49_sumout  = SUM(( \inst2|inst1|Timer[7]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~46  ))
// \inst2|inst1|Add0~50  = CARRY(( \inst2|inst1|Timer[7]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~49_sumout ),
	.cout(\inst2|inst1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~49 .extended_lut = "off";
defparam \inst2|inst1|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N22
dffeas \inst2|inst1|Timer[7]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \inst2|inst1|Add0~53 (
// Equation(s):
// \inst2|inst1|Add0~53_sumout  = SUM(( \inst2|inst1|Timer[8]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~50  ))
// \inst2|inst1|Add0~54  = CARRY(( \inst2|inst1|Timer[8]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~50  ))

	.dataa(!\inst2|inst1|Timer[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~53_sumout ),
	.cout(\inst2|inst1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~53 .extended_lut = "off";
defparam \inst2|inst1|Add0~53 .lut_mask = 64'h0000000000005555;
defparam \inst2|inst1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \inst2|inst1|Timer[8]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \inst2|inst1|Add0~57 (
// Equation(s):
// \inst2|inst1|Add0~57_sumout  = SUM(( \inst2|inst1|Timer [9] ) + ( VCC ) + ( \inst2|inst1|Add0~54  ))
// \inst2|inst1|Add0~58  = CARRY(( \inst2|inst1|Timer [9] ) + ( VCC ) + ( \inst2|inst1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~57_sumout ),
	.cout(\inst2|inst1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~57 .extended_lut = "off";
defparam \inst2|inst1|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \inst2|inst1|Timer[9] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[9] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \inst2|inst1|Add0~61 (
// Equation(s):
// \inst2|inst1|Add0~61_sumout  = SUM(( \inst2|inst1|Timer[10]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~58  ))
// \inst2|inst1|Add0~62  = CARRY(( \inst2|inst1|Timer[10]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst2|inst1|Timer[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~61_sumout ),
	.cout(\inst2|inst1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~61 .extended_lut = "off";
defparam \inst2|inst1|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \inst2|inst1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \inst2|inst1|Timer[10]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[10]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \inst2|inst1|Timer[11] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[11] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \inst2|inst1|NextState~5 (
// Equation(s):
// \inst2|inst1|NextState~5_combout  = ( \inst2|inst1|Equal0~0_combout  & ( \inst2|inst1|CurrentState.IssueFifthNop~q  & ( (!\inst2|inst1|Timer[5]~DUPLICATE_q  & (!\inst2|inst1|Timer [11] & (\inst2|inst1|Equal0~1_combout  & \inst2|inst1|Equal0~2_combout ))) 
// ) ) )

	.dataa(!\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.datab(!\inst2|inst1|Timer [11]),
	.datac(!\inst2|inst1|Equal0~1_combout ),
	.datad(!\inst2|inst1|Equal0~2_combout ),
	.datae(!\inst2|inst1|Equal0~0_combout ),
	.dataf(!\inst2|inst1|CurrentState.IssueFifthNop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~5 .extended_lut = "off";
defparam \inst2|inst1|NextState~5 .lut_mask = 64'h0000000000000008;
defparam \inst2|inst1|NextState~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \inst2|inst1|CurrentState.Mode (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~5_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.Mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.Mode .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.Mode .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \inst2|inst1|CurrentState.IssueSixthNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.Mode~q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueSixthNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueSixthNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueSixthNop .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N10
dffeas \inst2|inst1|CurrentState.IssueSeventhNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueSixthNop~q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueSeventhNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueSeventhNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueSeventhNop .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N40
dffeas \inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueSeventhNop~q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N49
dffeas \inst2|inst1|CurrentState.RefreshTimerInit (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueEigthNop~DUPLICATE_q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.RefreshTimerInit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.RefreshTimerInit .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.RefreshTimerInit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \inst2|inst1|NextState~7 (
// Equation(s):
// \inst2|inst1|NextState~7_combout  = ( \inst2|inst1|CurrentState.TenRefresh_Nop~q  & ( \inst2|inst1|CurrentState.RefreshTimerInit~q  ) ) # ( !\inst2|inst1|CurrentState.TenRefresh_Nop~q  & ( \inst2|inst1|CurrentState.RefreshTimerInit~q  ) ) # ( 
// \inst2|inst1|CurrentState.TenRefresh_Nop~q  & ( !\inst2|inst1|CurrentState.RefreshTimerInit~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|inst1|CurrentState.TenRefresh_Nop~q ),
	.dataf(!\inst2|inst1|CurrentState.RefreshTimerInit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~7 .extended_lut = "off";
defparam \inst2|inst1|NextState~7 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \inst2|inst1|NextState~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~7_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \inst2|inst1|CurrentState.IssueForthNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueThirdNop~DUPLICATE_q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueForthNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueForthNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueForthNop .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \inst2|inst1|CurrentState.IssueFifthNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueForthNop~q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueFifthNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueFifthNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueFifthNop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \inst2|inst1|NextState~4 (
// Equation(s):
// \inst2|inst1|NextState~4_combout  = ( \inst2|inst1|Equal0~2_combout  & ( \inst2|inst1|CurrentState.IssueFifthNop~q  & ( (((!\inst2|inst1|Equal0~0_combout ) # (!\inst2|inst1|Equal0~1_combout )) # (\inst2|inst1|Timer [11])) # 
// (\inst2|inst1|Timer[5]~DUPLICATE_q ) ) ) ) # ( !\inst2|inst1|Equal0~2_combout  & ( \inst2|inst1|CurrentState.IssueFifthNop~q  ) )

	.dataa(!\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.datab(!\inst2|inst1|Timer [11]),
	.datac(!\inst2|inst1|Equal0~0_combout ),
	.datad(!\inst2|inst1|Equal0~1_combout ),
	.datae(!\inst2|inst1|Equal0~2_combout ),
	.dataf(!\inst2|inst1|CurrentState.IssueFifthNop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~4 .extended_lut = "off";
defparam \inst2|inst1|NextState~4 .lut_mask = 64'h00000000FFFFFFF7;
defparam \inst2|inst1|NextState~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \inst2|inst1|CurrentState.TenRefresh_Nop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~4_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.TenRefresh_Nop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.TenRefresh_Nop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.TenRefresh_Nop .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N0
cyclonev_lcell_comb \inst2|inst1|Command~0 (
// Equation(s):
// \inst2|inst1|Command~0_combout  = ( !\inst2|inst1|CurrentState.Mode~q  & ( !\inst2|inst1|CurrentState.TenRefresh_Nop~q  ) )

	.dataa(!\inst2|inst1|CurrentState.TenRefresh_Nop~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|inst1|CurrentState.Mode~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Command~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Command~0 .extended_lut = "off";
defparam \inst2|inst1|Command~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \inst2|inst1|Command~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \inst2|inst1|CurrentState.IssueThirdNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~7_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueThirdNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueThirdNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueThirdNop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \inst2|inst1|NextState~2 (
// Equation(s):
// \inst2|inst1|NextState~2_combout  = ( !\inst2|inst1|CurrentState.IssueSixthNop~q  & ( (!\inst2|inst1|CurrentState.IssueThirdNop~q  & (!\inst2|inst1|CurrentState.IssueForthNop~q  & (!\inst2|inst1|CurrentState.IssueFifthNop~q  & 
// !\inst2|inst1|CurrentState.RefreshTimerInit~q ))) ) )

	.dataa(!\inst2|inst1|CurrentState.IssueThirdNop~q ),
	.datab(!\inst2|inst1|CurrentState.IssueForthNop~q ),
	.datac(!\inst2|inst1|CurrentState.IssueFifthNop~q ),
	.datad(!\inst2|inst1|CurrentState.RefreshTimerInit~q ),
	.datae(gnd),
	.dataf(!\inst2|inst1|CurrentState.IssueSixthNop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~2 .extended_lut = "off";
defparam \inst2|inst1|NextState~2 .lut_mask = 64'h8000800000000000;
defparam \inst2|inst1|NextState~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \inst2|inst1|CurrentState.PrechargingAllBanks (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|NextState~1_combout ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.PrechargingAllBanks~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.PrechargingAllBanks .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.PrechargingAllBanks .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \inst2|inst1|NextState~6 (
// Equation(s):
// \inst2|inst1|NextState~6_combout  = ( \inst2|inst1|Equal0~0_combout  & ( \inst2|inst1|CurrentState.WaitingForPowerUpState~q  & ( (!\inst2|inst1|Timer[5]~DUPLICATE_q  & (!\inst2|inst1|Timer [11] & (\inst2|inst1|Equal0~2_combout  & 
// \inst2|inst1|Equal0~1_combout ))) ) ) )

	.dataa(!\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.datab(!\inst2|inst1|Timer [11]),
	.datac(!\inst2|inst1|Equal0~2_combout ),
	.datad(!\inst2|inst1|Equal0~1_combout ),
	.datae(!\inst2|inst1|Equal0~0_combout ),
	.dataf(!\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~6 .extended_lut = "off";
defparam \inst2|inst1|NextState~6 .lut_mask = 64'h0000000000000008;
defparam \inst2|inst1|NextState~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N46
dffeas \inst2|inst1|CurrentState.IssueFirstNOP (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~6_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueFirstNOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueFirstNOP .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueFirstNOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \inst2|inst1|NextState~1 (
// Equation(s):
// \inst2|inst1|NextState~1_combout  = ( \inst2|inst1|CurrentState.IssueFirstNOP~q  ) # ( !\inst2|inst1|CurrentState.IssueFirstNOP~q  & ( \inst2|inst1|CurrentState.PrechargingAllBanks~q  ) )

	.dataa(!\inst2|inst1|CurrentState.PrechargingAllBanks~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst1|CurrentState.IssueFirstNOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~1 .extended_lut = "off";
defparam \inst2|inst1|NextState~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \inst2|inst1|NextState~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N41
dffeas \inst2|inst1|CurrentState.IssueEigthNop (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|CurrentState.IssueSeventhNop~q ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.IssueEigthNop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.IssueEigthNop .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.IssueEigthNop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \inst2|inst1|NextState~3 (
// Equation(s):
// \inst2|inst1|NextState~3_combout  = ( \inst2|inst1|CurrentState.IssueEigthNop~q  & ( \inst2|inst1|CurrentState.IssueSeventhNop~q  ) ) # ( !\inst2|inst1|CurrentState.IssueEigthNop~q  & ( \inst2|inst1|CurrentState.IssueSeventhNop~q  ) ) # ( 
// \inst2|inst1|CurrentState.IssueEigthNop~q  & ( !\inst2|inst1|CurrentState.IssueSeventhNop~q  ) ) # ( !\inst2|inst1|CurrentState.IssueEigthNop~q  & ( !\inst2|inst1|CurrentState.IssueSeventhNop~q  & ( (!\inst2|inst1|Command~0_combout ) # 
// (((!\inst2|inst1|NextState~2_combout ) # (\inst2|inst1|NextState~1_combout )) # (\inst2|inst1|CurrentState.WaitingForPowerUpState~q )) ) ) )

	.dataa(!\inst2|inst1|Command~0_combout ),
	.datab(!\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.datac(!\inst2|inst1|NextState~2_combout ),
	.datad(!\inst2|inst1|NextState~1_combout ),
	.datae(!\inst2|inst1|CurrentState.IssueEigthNop~q ),
	.dataf(!\inst2|inst1|CurrentState.IssueSeventhNop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~3 .extended_lut = "off";
defparam \inst2|inst1|NextState~3 .lut_mask = 64'hFBFFFFFFFFFFFFFF;
defparam \inst2|inst1|NextState~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \inst2|inst1|CurrentState.InitialisingState (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|NextState~3_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.InitialisingState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.InitialisingState .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.InitialisingState .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \inst2|inst1|Timer[0] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[0] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \inst2|inst1|Add0~29 (
// Equation(s):
// \inst2|inst1|Add0~29_sumout  = SUM(( \inst2|inst1|Timer [1] ) + ( VCC ) + ( \inst2|inst1|Add0~26  ))
// \inst2|inst1|Add0~30  = CARRY(( \inst2|inst1|Timer [1] ) + ( VCC ) + ( \inst2|inst1|Add0~26  ))

	.dataa(!\inst2|inst1|Timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~29_sumout ),
	.cout(\inst2|inst1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~29 .extended_lut = "off";
defparam \inst2|inst1|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \inst2|inst1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \inst2|inst1|Timer[1] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[1] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \inst2|inst1|Add0~33 (
// Equation(s):
// \inst2|inst1|Add0~33_sumout  = SUM(( \inst2|inst1|Timer[2]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~30  ))
// \inst2|inst1|Add0~34  = CARRY(( \inst2|inst1|Timer[2]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst2|inst1|Timer[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~33_sumout ),
	.cout(\inst2|inst1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~33 .extended_lut = "off";
defparam \inst2|inst1|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \inst2|inst1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \inst2|inst1|Timer[2]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \inst2|inst1|Add0~37 (
// Equation(s):
// \inst2|inst1|Add0~37_sumout  = SUM(( \inst2|inst1|Timer[3]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~34  ))
// \inst2|inst1|Add0~38  = CARRY(( \inst2|inst1|Timer[3]~DUPLICATE_q  ) + ( VCC ) + ( \inst2|inst1|Add0~34  ))

	.dataa(!\inst2|inst1|Timer[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~37_sumout ),
	.cout(\inst2|inst1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~37 .extended_lut = "off";
defparam \inst2|inst1|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \inst2|inst1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \inst2|inst1|Timer[3]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \inst2|inst1|Add0~41 (
// Equation(s):
// \inst2|inst1|Add0~41_sumout  = SUM(( \inst2|inst1|Timer [4] ) + ( VCC ) + ( \inst2|inst1|Add0~38  ))
// \inst2|inst1|Add0~42  = CARRY(( \inst2|inst1|Timer [4] ) + ( VCC ) + ( \inst2|inst1|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst2|inst1|Timer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst2|inst1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst2|inst1|Add0~41_sumout ),
	.cout(\inst2|inst1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Add0~41 .extended_lut = "off";
defparam \inst2|inst1|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \inst2|inst1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \inst2|inst1|Timer[4] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[4] .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N16
dffeas \inst2|inst1|Timer[5]~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(\inst2|inst1|Timer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|Timer[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|Timer[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \inst2|inst1|NextState~0 (
// Equation(s):
// \inst2|inst1|NextState~0_combout  = ( \inst2|inst1|Equal0~2_combout  & ( \inst2|inst1|CurrentState.WaitingForPowerUpState~q  & ( (((!\inst2|inst1|Equal0~1_combout ) # (!\inst2|inst1|Equal0~0_combout )) # (\inst2|inst1|Timer [11])) # 
// (\inst2|inst1|Timer[5]~DUPLICATE_q ) ) ) ) # ( !\inst2|inst1|Equal0~2_combout  & ( \inst2|inst1|CurrentState.WaitingForPowerUpState~q  ) )

	.dataa(!\inst2|inst1|Timer[5]~DUPLICATE_q ),
	.datab(!\inst2|inst1|Timer [11]),
	.datac(!\inst2|inst1|Equal0~1_combout ),
	.datad(!\inst2|inst1|Equal0~0_combout ),
	.datae(!\inst2|inst1|Equal0~2_combout ),
	.dataf(!\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|NextState~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|NextState~0 .extended_lut = "off";
defparam \inst2|inst1|NextState~0 .lut_mask = 64'h00000000FFFFFFF7;
defparam \inst2|inst1|NextState~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder (
// Equation(s):
// \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout  = ( \inst2|inst1|NextState~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst2|inst1|NextState~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder .extended_lut = "off";
defparam \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst2|inst1|CurrentState.WaitingForPowerUpState~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \inst2|inst1|CurrentState.WaitingForPowerUpState (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|CurrentState.WaitingForPowerUpState~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.WaitingForPowerUpState .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.WaitingForPowerUpState .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X36_Y0_N61
dffeas \inst2|inst1|SDram_CKE_H (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(!\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.sload(gnd),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_CKE_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_CKE_H .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_CKE_H .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N2
dffeas \inst2|inst1|SDram_CAS_L (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Command~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.sload(\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_CAS_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_CAS_L .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_CAS_L .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst2|inst1|NextState~1_combout ),
	.clrn(\Reset_L~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE .is_wysiwyg = "true";
defparam \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N6
cyclonev_lcell_comb \inst2|inst1|Command~1 (
// Equation(s):
// \inst2|inst1|Command~1_combout  = ( !\inst2|inst1|CurrentState.Mode~q  & ( (!\inst2|inst1|CurrentState.TenRefresh_Nop~q  & !\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ) ) )

	.dataa(!\inst2|inst1|CurrentState.TenRefresh_Nop~q ),
	.datab(!\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|inst1|CurrentState.Mode~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Command~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Command~1 .extended_lut = "off";
defparam \inst2|inst1|Command~1 .lut_mask = 64'h8888000088880000;
defparam \inst2|inst1|Command~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N7
dffeas \inst2|inst1|SDram_RAS_L (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Command~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.sload(\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_RAS_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_RAS_L .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_RAS_L .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y1_N45
cyclonev_lcell_comb \inst2|inst1|Command~2 (
// Equation(s):
// \inst2|inst1|Command~2_combout  = ( !\inst2|inst1|CurrentState.Mode~q  & ( !\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst2|inst1|CurrentState.Mode~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|Command~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|Command~2 .extended_lut = "off";
defparam \inst2|inst1|Command~2 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \inst2|inst1|Command~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N47
dffeas \inst2|inst1|SDram_WE_L (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|Command~2_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.sload(\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_WE_L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_WE_L .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_WE_L .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N3
cyclonev_lcell_comb \inst2|inst1|SDram_Addr[10]~feeder (
// Equation(s):
// \inst2|inst1|SDram_Addr[10]~feeder_combout  = \inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\inst2|inst1|CurrentState.PrechargingAllBanks~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|inst1|SDram_Addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|inst1|SDram_Addr[10]~feeder .extended_lut = "off";
defparam \inst2|inst1|SDram_Addr[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst2|inst1|SDram_Addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N4
dffeas \inst2|inst1|SDram_Addr[10] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|SDram_Addr[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|inst1|CurrentState.InitialisingState~q ),
	.sload(\inst2|inst1|CurrentState.WaitingForPowerUpState~q ),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_Addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_Addr[10] .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_Addr[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X26_Y0_N67
dffeas \inst2|inst1|SDram_Addr[9] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|CurrentState.Mode~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_Addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_Addr[9] .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_Addr[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X28_Y0_N27
dffeas \inst2|inst1|SDram_Addr[5] (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[3]~CLKENA0_outclk ),
	.d(\inst2|inst1|CurrentState.Mode~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Reset_L~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|inst1|SDram_Addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|inst1|SDram_Addr[5] .is_wysiwyg = "true";
defparam \inst2|inst1|SDram_Addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N45
cyclonev_lcell_comb \inst1|inst5|Equal4~1 (
// Equation(s):
// \inst1|inst5|Equal4~1_combout  = (!\inst1|inst5|VCount [3] & !\inst1|inst5|VCount [0])

	.dataa(!\inst1|inst5|VCount [3]),
	.datab(!\inst1|inst5|VCount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Equal4~1 .extended_lut = "off";
defparam \inst1|inst5|Equal4~1 .lut_mask = 64'h8888888888888888;
defparam \inst1|inst5|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N30
cyclonev_lcell_comb \inst1|inst5|V_Data_On~0 (
// Equation(s):
// \inst1|inst5|V_Data_On~0_combout  = ( \inst1|inst5|Equal4~1_combout  & ( \inst1|inst5|V_Data_On~q  & ( (!\inst1|inst5|Equal4~0_combout ) # (((\inst1|inst5|VCount [2]) # (\inst1|inst5|VCount [4])) # (\inst1|inst5|VCount [1])) ) ) ) # ( 
// !\inst1|inst5|Equal4~1_combout  & ( \inst1|inst5|V_Data_On~q  ) ) # ( \inst1|inst5|Equal4~1_combout  & ( !\inst1|inst5|V_Data_On~q  & ( (\inst1|inst5|Equal4~0_combout  & (\inst1|inst5|VCount [1] & (\inst1|inst5|VCount [4] & \inst1|inst5|VCount [2]))) ) ) 
// )

	.dataa(!\inst1|inst5|Equal4~0_combout ),
	.datab(!\inst1|inst5|VCount [1]),
	.datac(!\inst1|inst5|VCount [4]),
	.datad(!\inst1|inst5|VCount [2]),
	.datae(!\inst1|inst5|Equal4~1_combout ),
	.dataf(!\inst1|inst5|V_Data_On~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|V_Data_On~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|V_Data_On~0 .extended_lut = "off";
defparam \inst1|inst5|V_Data_On~0 .lut_mask = 64'h00000001FFFFBFFF;
defparam \inst1|inst5|V_Data_On~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y79_N41
dffeas \inst1|inst5|V_Data_On (
	.clk(\inst1|inst5|V_Clock~q ),
	.d(gnd),
	.asdata(\inst1|inst5|V_Data_On~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|V_Data_On~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|V_Data_On .is_wysiwyg = "true";
defparam \inst1|inst5|V_Data_On .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y78_N24
cyclonev_lcell_comb \inst1|inst5|H_Data_On~0 (
// Equation(s):
// \inst1|inst5|H_Data_On~0_combout  = ( \inst1|inst5|always2~1_combout  & ( \inst1|inst5|always2~0_combout  & ( (!\inst1|inst5|HCount [5] & (((\inst1|inst5|H_Data_On~q )))) # (\inst1|inst5|HCount [5] & ((!\inst1|inst5|HCount [6] & (\inst1|inst5|H_Data_On~q  
// & \inst1|inst5|HCount [7])) # (\inst1|inst5|HCount [6] & ((\inst1|inst5|HCount [7]) # (\inst1|inst5|H_Data_On~q ))))) ) ) ) # ( !\inst1|inst5|always2~1_combout  & ( \inst1|inst5|always2~0_combout  & ( \inst1|inst5|H_Data_On~q  ) ) ) # ( 
// \inst1|inst5|always2~1_combout  & ( !\inst1|inst5|always2~0_combout  & ( \inst1|inst5|H_Data_On~q  ) ) ) # ( !\inst1|inst5|always2~1_combout  & ( !\inst1|inst5|always2~0_combout  & ( \inst1|inst5|H_Data_On~q  ) ) )

	.dataa(!\inst1|inst5|HCount [5]),
	.datab(!\inst1|inst5|HCount [6]),
	.datac(!\inst1|inst5|H_Data_On~q ),
	.datad(!\inst1|inst5|HCount [7]),
	.datae(!\inst1|inst5|always2~1_combout ),
	.dataf(!\inst1|inst5|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|H_Data_On~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|H_Data_On~0 .extended_lut = "off";
defparam \inst1|inst5|H_Data_On~0 .lut_mask = 64'h0F0F0F0F0F0F0B1F;
defparam \inst1|inst5|H_Data_On~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y79_N5
dffeas \inst1|inst5|H_Data_On (
	.clk(\inst7|clockgen_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst1|inst5|H_Data_On~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_L~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5|H_Data_On~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5|H_Data_On .is_wysiwyg = "true";
defparam \inst1|inst5|H_Data_On .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.clk1(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ColourPallette_2PortRam.mif";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Video_Controller800x480:inst1|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_b634:auto_generated|ALTSYNCRAM";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst1|inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000FFFFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N12
cyclonev_lcell_comb \inst1|inst5|Blue_out[7] (
// Equation(s):
// \inst1|inst5|Blue_out [7] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [7] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[7] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[7] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Blue_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N33
cyclonev_lcell_comb \inst1|inst5|Blue_out[6] (
// Equation(s):
// \inst1|inst5|Blue_out [6] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [6] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(!\inst1|inst5|V_Data_On~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(gnd),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[6] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[6] .lut_mask = 64'h0000000000550055;
defparam \inst1|inst5|Blue_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N15
cyclonev_lcell_comb \inst1|inst5|Blue_out[5] (
// Equation(s):
// \inst1|inst5|Blue_out [5] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [5] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(gnd),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[5] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[5] .lut_mask = 64'h0000000000330033;
defparam \inst1|inst5|Blue_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N3
cyclonev_lcell_comb \inst1|inst5|Blue_out[4] (
// Equation(s):
// \inst1|inst5|Blue_out [4] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [4] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(!\inst1|inst5|V_Data_On~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[4] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[4] .lut_mask = 64'h0000000000005555;
defparam \inst1|inst5|Blue_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N18
cyclonev_lcell_comb \inst1|inst5|Blue_out[3] (
// Equation(s):
// \inst1|inst5|Blue_out [3] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [3] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(!\inst1|inst5|H_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst3|altsyncram_component|auto_generated|q_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[3] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[3] .lut_mask = 64'h0000030300000303;
defparam \inst1|inst5|Blue_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N12
cyclonev_lcell_comb \inst1|inst5|Blue_out[2] (
// Equation(s):
// \inst1|inst5|Blue_out [2] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [2] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(gnd),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[2] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[2] .lut_mask = 64'h0000000000330033;
defparam \inst1|inst5|Blue_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N6
cyclonev_lcell_comb \inst1|inst5|Blue_out[1] (
// Equation(s):
// \inst1|inst5|Blue_out [1] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [1] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[1] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[1] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Blue_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N57
cyclonev_lcell_comb \inst1|inst5|Blue_out[0] (
// Equation(s):
// \inst1|inst5|Blue_out [0] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [0] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(!\inst1|inst3|altsyncram_component|auto_generated|q_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Blue_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Blue_out[0] .extended_lut = "off";
defparam \inst1|inst5|Blue_out[0] .lut_mask = 64'h0000000F0000000F;
defparam \inst1|inst5|Blue_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N48
cyclonev_lcell_comb \inst1|inst5|Green_out[7] (
// Equation(s):
// \inst1|inst5|Green_out [7] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [15] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[7] .extended_lut = "off";
defparam \inst1|inst5|Green_out[7] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Green_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N33
cyclonev_lcell_comb \inst1|inst5|Green_out[6] (
// Equation(s):
// \inst1|inst5|Green_out [6] = (\inst1|inst5|H_Data_On~q  & (\inst1|inst5|V_Data_On~q  & \inst1|inst3|altsyncram_component|auto_generated|q_b [14]))

	.dataa(!\inst1|inst5|H_Data_On~q ),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst3|altsyncram_component|auto_generated|q_b [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[6] .extended_lut = "off";
defparam \inst1|inst5|Green_out[6] .lut_mask = 64'h0011001100110011;
defparam \inst1|inst5|Green_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N6
cyclonev_lcell_comb \inst1|inst5|Green_out[5] (
// Equation(s):
// \inst1|inst5|Green_out [5] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [13] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[5] .extended_lut = "off";
defparam \inst1|inst5|Green_out[5] .lut_mask = 64'h0000000000003333;
defparam \inst1|inst5|Green_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N57
cyclonev_lcell_comb \inst1|inst5|Green_out[4] (
// Equation(s):
// \inst1|inst5|Green_out [4] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [12] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(!\inst1|inst5|V_Data_On~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[4] .extended_lut = "off";
defparam \inst1|inst5|Green_out[4] .lut_mask = 64'h0000000000005555;
defparam \inst1|inst5|Green_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N42
cyclonev_lcell_comb \inst1|inst5|Green_out[3] (
// Equation(s):
// \inst1|inst5|Green_out [3] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [11] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(gnd),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[3] .extended_lut = "off";
defparam \inst1|inst5|Green_out[3] .lut_mask = 64'h0000000000330033;
defparam \inst1|inst5|Green_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N0
cyclonev_lcell_comb \inst1|inst5|Green_out[2] (
// Equation(s):
// \inst1|inst5|Green_out [2] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [10] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[2] .extended_lut = "off";
defparam \inst1|inst5|Green_out[2] .lut_mask = 64'h0000000000003333;
defparam \inst1|inst5|Green_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N39
cyclonev_lcell_comb \inst1|inst5|Green_out[1] (
// Equation(s):
// \inst1|inst5|Green_out [1] = ( \inst1|inst5|V_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [9] & ( \inst1|inst5|H_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(!\inst1|inst5|V_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[1] .extended_lut = "off";
defparam \inst1|inst5|Green_out[1] .lut_mask = 64'h00000000000000FF;
defparam \inst1|inst5|Green_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N3
cyclonev_lcell_comb \inst1|inst5|Green_out[0] (
// Equation(s):
// \inst1|inst5|Green_out [0] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [8] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(!\inst1|inst5|V_Data_On~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Green_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Green_out[0] .extended_lut = "off";
defparam \inst1|inst5|Green_out[0] .lut_mask = 64'h0000000000005555;
defparam \inst1|inst5|Green_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N12
cyclonev_lcell_comb \inst1|inst5|Red_out[7] (
// Equation(s):
// \inst1|inst5|Red_out [7] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [23] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[7] .extended_lut = "off";
defparam \inst1|inst5|Red_out[7] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Red_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N48
cyclonev_lcell_comb \inst1|inst5|Red_out[6] (
// Equation(s):
// \inst1|inst5|Red_out [6] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [22] & ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst3|altsyncram_component|auto_generated|q_b [22]),
	.dataf(!\inst1|inst5|H_Data_On~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[6] .extended_lut = "off";
defparam \inst1|inst5|Red_out[6] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Red_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y80_N30
cyclonev_lcell_comb \inst1|inst5|Red_out[5] (
// Equation(s):
// \inst1|inst5|Red_out [5] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [21] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[5] .extended_lut = "off";
defparam \inst1|inst5|Red_out[5] .lut_mask = 64'h0000000000003333;
defparam \inst1|inst5|Red_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N51
cyclonev_lcell_comb \inst1|inst5|Red_out[4] (
// Equation(s):
// \inst1|inst5|Red_out [4] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [20] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst1|inst5|V_Data_On~q ),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[4] .extended_lut = "off";
defparam \inst1|inst5|Red_out[4] .lut_mask = 64'h0000000000000F0F;
defparam \inst1|inst5|Red_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N30
cyclonev_lcell_comb \inst1|inst5|Red_out[3] (
// Equation(s):
// \inst1|inst5|Red_out [3] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [19] & ( (\inst1|inst5|V_Data_On~q  & \inst1|inst5|H_Data_On~q ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst5|H_Data_On~q ),
	.datae(gnd),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[3] .extended_lut = "off";
defparam \inst1|inst5|Red_out[3] .lut_mask = 64'h0000000000330033;
defparam \inst1|inst5|Red_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N45
cyclonev_lcell_comb \inst1|inst5|Red_out[2] (
// Equation(s):
// \inst1|inst5|Red_out [2] = (\inst1|inst5|H_Data_On~q  & (\inst1|inst5|V_Data_On~q  & \inst1|inst3|altsyncram_component|auto_generated|q_b [18]))

	.dataa(!\inst1|inst5|H_Data_On~q ),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(!\inst1|inst3|altsyncram_component|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[2] .extended_lut = "off";
defparam \inst1|inst5|Red_out[2] .lut_mask = 64'h0011001100110011;
defparam \inst1|inst5|Red_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N24
cyclonev_lcell_comb \inst1|inst5|Red_out[1] (
// Equation(s):
// \inst1|inst5|Red_out [1] = ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst3|altsyncram_component|auto_generated|q_b [17] & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(gnd),
	.datab(!\inst1|inst5|V_Data_On~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst5|H_Data_On~q ),
	.dataf(!\inst1|inst3|altsyncram_component|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[1] .extended_lut = "off";
defparam \inst1|inst5|Red_out[1] .lut_mask = 64'h0000000000003333;
defparam \inst1|inst5|Red_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N3
cyclonev_lcell_comb \inst1|inst5|Red_out[0] (
// Equation(s):
// \inst1|inst5|Red_out [0] = ( \inst1|inst3|altsyncram_component|auto_generated|q_b [16] & ( \inst1|inst5|H_Data_On~q  & ( \inst1|inst5|V_Data_On~q  ) ) )

	.dataa(!\inst1|inst5|V_Data_On~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|inst3|altsyncram_component|auto_generated|q_b [16]),
	.dataf(!\inst1|inst5|H_Data_On~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|Red_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|Red_out[0] .extended_lut = "off";
defparam \inst1|inst5|Red_out[0] .lut_mask = 64'h0000000000005555;
defparam \inst1|inst5|Red_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h5050505050505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h3F3FFFFF3F3FFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0000000055FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0000000055FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000000003F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555A555A555A555A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFF3FFF3FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h070F070F070F070F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h77777777FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFF77FF7700000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h00FF00FF05F505F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h005F005F034F034F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0015001500150015;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2 .lut_mask = 64'h00000A5F00001B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .lut_mask = 64'h000000000C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5 .lut_mask = 64'h0011001100050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0001000100050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 64'h0000000004440444;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0 .lut_mask = 64'h000F000FFFE0FFF0;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N50
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4 .lut_mask = 64'h6666666666646666;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N32
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N29
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N49
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3 .lut_mask = 64'h33333323333333CC;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2 .lut_mask = 64'h5555555555465556;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N35
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 64'h0001000000000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0 .lut_mask = 64'h407300334C7FCCFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N46
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2 .lut_mask = 64'h40407F7F00FF00FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0003000000030000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 64'h3230323037303730;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h0500050000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~5_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0000000004040404;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8 .lut_mask = 64'h1111B1111BBBBBBB;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N56
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~8_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13 .lut_mask = 64'h270F270F0000FFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~13_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12 .lut_mask = 64'h447700FF0F0F0F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~12_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11 .lut_mask = 64'h0C0055553FFF5555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~11_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10 .lut_mask = 64'h440077FF0F0F0F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~10_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9 .lut_mask = 64'h2705050527AFAFAF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~9_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7 .lut_mask = 64'h03A3030353F3F3F3;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~7_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6 .lut_mask = 64'h1B1111111BBBBBBB;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~6_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5 .lut_mask = 64'h335555550F0F0F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4 .lut_mask = 64'h0353F35353535353;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3 .lut_mask = 64'h202F000F707FF0FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~3_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N43
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N10
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N46
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .lut_mask = 64'h3333333333333333;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0008F8FD0000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h3535303000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0000040400000404;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1 .lut_mask = 64'h078F078F0000FFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N53
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0F330F330F330F33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N5
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h505F505F505F505F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0F0F00000F0F1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h00000032FAFAFAC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1 .lut_mask = 64'h0030003055755575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1555555600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hCCCC4CCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0000EEEEEEEE0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h1E1E1E1E1E001E00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0 .lut_mask = 64'hCCCCCCCC44884488;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Mux0~0_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h083B083B00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h030F030F575F575F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C0803322F3A2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0003555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h0800333308883333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h0000000000D8D8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h3F003F003F003F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .lut_mask = 64'h1E1E1E1E1EFF1EFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h1100EEFF1F0FEFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h0FFF0FFF8F7F8F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .lut_mask = 64'h8080808080808080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h5F5F5F5F5FF55FF5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hF0F3F0F30C3C0C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h0011001100110011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h5F5F5F5F5FD75FD7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h1100110011001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 64'h0000000400000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h00000000000C000C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0008000800080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h000C000C00030003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h0000000030333033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hFA0AFA0AF0AAF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 64'h2200220000880088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0 .lut_mask = 64'hCC90CC9030E030E1;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0 .lut_mask = 64'hB620B620B040B041;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 64'h3333333333550F55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|ident|Mux1~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 64'h00110511FABBFFBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0F0F0F0F0A5F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 64'h555D575FF5FDF7FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .lut_mask = 64'h5555555547004700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .lut_mask = 64'h00000000FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h05FF37FF05FF05FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h000000000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h00150015FF15FF15;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(gnd),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000003000300;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(gnd),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hAAAAAAAAAAA0AAA0;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 (
// Equation(s):
// \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .lut_mask = 64'h0001000100000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000007FFC00000000000045914312249E9B98C80C01D98805A86C0DA9B531A634CB175CBA72DCCD59A59851450797ADA6A8D5B4DC00120B0095552E0F2C38731BC824DC6404BF34FE5502220456011218305109DC2FE8B4490610304040050348E910989D9586B20C80F0709428147CEA33233E2841A05291D894618270C13E14B5A0D509F071641455AA33E600F242112482C0EF48DE0F76A8034A827A821051401E1500669AA8060470049A6500047198073C400E1300597A826AE821A298C00E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "F4B4C2537C6F187BB8FFFFFFFF288A945943498068A96B418A73E3801A4B411751421615A9B60D2515A3D59148D86B51182D6A210A0A95152D0C5825A0494062813604A4B4CF1209088DD3F3C46C41032B246C469A06C9524F8D192009DB19AD141F7469519F018DC886092B449512124092049024812409204902482831730B50F68215111ECA6C23B1C08434E2FA64609B350843040A10446A00910091AC08404084040040400404000049C188100DE4A60009001044093006192000244602480C98201CEA98092D901B81872A020DD832100260A837001872A020006800204200102001040100008000100100694601A49008000138000050504C0137002A";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00001001100100110010011010404110008208002002030020002020002182188008400488206E04002092079C003CC60084A00005006004023416802001008E20399B544801441B814922DA2AA0100941A024217168E6A2DA10554020129642CE44000F30CC20020019802CE40007CC0002CE2200823C760478EC026193420003C11CB2619828004650472C07CB2CDC40001E656684208001670C059C30040208200167001988CC46CC46CC003E6002CE0001672008CC24A0000F30CC280066201E61985000079866140001F300411C07CA080104701F2820016723104002CE63062CE630216718630B38C309021040000823923808922000001420E03C2010";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "472470112440002480004284096613280016701670004400841E598001E5980210796600019841D9640CA2014200C872C420000402391896600411CB01E598000F2CC000F2CC012CC003C28404B3000B3861102CE1844059C308020410001670002CE42023310490400261083CB300261083CB300208E463809954259001047232C986608A00119411CB01F2CB36840007986600411CB01F30001B008E32000F0472CCC0006C0238C8003C11CB330001B008E32000F0472CCC0006C0238C8003C11CB3300208F100478015132B34200411CB3202396640130CB200065900032C800196400007872C8001964000CB20006590000021A4348690D21A4348690200";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 (
// Equation(s):
// \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// !\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .lut_mask = 64'h0100010000000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "1672008C94200823C760478EC026193420003C11CB261980059C0003986130C80640640190064019010D21A0D21A434810119411CB01F2CB3684002CE180B38600804100064800B189318A22211444110451144511444110441144511101283C3304C21070980004C5140A27001144344FA86689090804D13838CD122645140A27001144344FB282689319199449199459199449326414104008400040084400400840A05028501064624C11C20088E83C2400470A4823840059624C323A07008470308E06D016258288160B80049162D8A1209312A100806308001C4932670C8643900490450450450450450450450450451100003060C1830044210DB6DB6D";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "B6DB6366DB022449C839B37080B840BCF0002903CF0002903C001481E00148720050112334B26400C8039198E60029141483C82900720050112334B26400C80520520B9198E60A44A90E400A022466964C801900A40A4043929072520520A521452045205394E7264C9903914E4429CA8539102720494428C94C91870E1C3870E1C3870E521CB0CB0CA249248924928048C631C0C88C6381828462D8C424442469000218B4E00000000400103231400280004E111B65B2318C6318C631718C6318C64609700209383020824E125004E0C08209384940138264CC9939C80C060C180600339C9969208AC8D0108D0C0131220080652408AC0099218404230C0088";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "9149A62440100CA60C1805060C180C0C005003106005018188300148A230620C228093088592288C060C1818418450126110A58808720C0228C54A0C04B6222C1304258B3083008A31528301659225310A2B142112B109D1142256213A228CC1A306860686162088451983460D0C0D0C2C4111AC32749D005331891895093028300CE5964B03CBAA52948029005200A4010A021404280A501480339C65E592ECC825B25B25B25B25B25B25B13812338161670D2C968C6313812670249C0B0B381C03180E048E10600D92CC330003C0C200993A680B122B289244024049C01E298C6259600234452429805B42E401804102248330C642127045802095004C4C53";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "14C625A108927858122044C8E10461A6312590A82096183060C02025860C180004B0C180404B0C0004B022503CA72CB4A5852C2D0102D0205A040A0194492602C400810A2A2683484A281001254644228901161431944E000001818008A0000140000320093C404008006086016DB6D9B6DB6D8DB7379BCDE6F379BCDE6F379A6DB6DB6CDB6DB6CD134D34D34D34DB39BCDE6F379BCDE6F379BCDE6F379BCDE6F361B6DB6DB36DB6DB344D34D34D34D36C19CDE6F379A2A4380000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h00000000FFFFECFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "E25758AA860C4F5A2084A441033A9182082387ED543A913098911438AF79D48C4D684625189562118840080400801002009517ED541C23AC88418444AEAD1ABAB4212084246C8096F4B1AEB63B1C571594751C5615D4651C57159465197C1B87B54D53D703EA54D3C719ABB57B55D69748ED02ED255EB25DA9B005DA414719ABB57B55D69548D6D12AD1451EBC651EBD651EBD65D705F169502A00E9502A00E9502A067C3C1C3C75A73C3FED544236AA9D4125B55012DAA805293C3FDDAAA7541B550B6AA14E1383F467CFD1B9F391A30ACAEE0F7200922C008448C90763C56D38DB5E26B7CF7DB6DB2CB2CF3DF7DF3CF7DF3D286C18B160C5A8988426D26D36";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "93690DAB49FBA507A8B1228C030200010C61294010420295031C14A808414A22832121462C2245108A495916C410694034A030694022832121462C2245008A652C52A95916C41A50694450642428C58448A0114CA58A550B52976252852E8529052F052B151546BD7AB50B5155702E8E4551CB2AB254C66ACD5494A54AD5AB56A952B54AA695555555564F34593C919908D6B1968A8D632D193C6A48D5115698B0419044E6AC03075CB972F1C63503030E5E6AD16DA632B1AD6B18D631358D6358C646691CAEA1AB1C862A6AD351C6AC7208E9AB4D431AB066AC95358E163B162D0B10AB588934F3886A868AA806A151A39048249C1896DA8F22C182221620AC";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "51822AB472091493060C830B162C76962133E5A0B2138ED2C05A8478E2183406AB10B568E456BA963B162D2D02C56216AD149389A83406A2B8C42006C08E32A75162E4815805888E350805B0A47E39D5800918115891894040AB92B128085122408109090112208C0002448102121202254158C60250946E69358F189BB512201848D713C94189BBCC5798AF715EF6BDC5398A7314E629CC5798A35554D6E25462D6DC6DC49D49C6DD6DD491291A92913925412484C20192913252269489C9AA00000CCA4686003086933DD241000662C649270B894A816AE2D50840495B528AAC6A470A02BC5027A9FE2DE295FD68196BD0F42C001C135644E72F4C24455555";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "5546246138814A171310449AA804402A352470BB89128A952A5D00D4A2A54AB0589454AB00A94558489482460AAA24DA64E32715F1F1573E2AE5C66CB5716AC18081B0CB2132E95A61271F09002423A38C03529D311000000000D05FE67E8E88FD1D11BB87C65F28C269A30220B49B4A9B49B4F49B59ACC663359ACC663359AD54DA4DA54DA4DA56ED26D22402406C58CC66B3598CC66B3598CC66B3598CC66B3586936936953693691BB49B489009013662C66B3598DA509C4444446444448500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00AA00A0A800000002A800";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000001C001C3E00000000C10005D12020364000004A040540024752AA514A29400306099845449C140524924989A49274B1B1458400B028B500935696529A3B78C81B200380C40C822208000E240857DFB023C5801A0D1415402A86815633D0BA190C9594C251AE025026B2221158688905100580A241800C4300348019837424092C481BD41BE05420F8300006808C01FC17DA4A444000880A2080F082919A40401901019CA80DAE70158903014810080819404F410108B280E80829C480405D";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "A4A444A9224115D102FFFFFFFFFEA5DF52FE042FE7E8481208B0373D0018F00214D4316C0CE3800C5A02853708180CC14001982A18B606E463F2C40C1B131796200181830E6F180410639BF3C6C400D2114043550B6430217448071F8000C12051610142C5C1FC97810A00802840A1A085042821410A085042821410D04E502D06AA6D0EA0C232104E89B5F809176027D429129A601E99A1327CCB526169908425804250042580025000252820500C8059F5FF470D6821A0E1A32A20208020F838450A634912A6E0EAA0D4315B11830A000860705653280295B1183C383CC9210C410001480418CCF324927072481873206288E9C741C139300023481D2E280A";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "02D8A58A698AD8AED8AD8AE9D2BF4AE840105850040A0CF9AEE9AE9E319F7D74902141FFFD5E50F8E62F4E8009C4200068306F1E63D75BD0242FF5EBBEF4090AA31F89377F30C0008018662D054BC3E0C2402080102020222D06821783C1F5FC6AA1D8E1D4A90481109120C6AE047089444C6A90CCF5A2084B441033A9582082387ED543A9130402555FB550708EB2212211C3AFD6C10E4022357568D5D5A10904082624441520A9044904690385484C688A0E35758AA9921108E1D48904024481C3A952080470EA4482011C22427ED570A90309FB55C2240C2225714810446A897046A89702244BA891A25D40890812C93FD20D22368DA32F402FAE0387B27F";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "A41A446D1B465EA6C0A273E68924C084426257E257592104E5C24D211C24D3139709348472AF5C31D628C4880C6201800210682795AA82924867E9541C249208E126988E124989249C3873E6249243112AAA4346AAA94C8D555293020802634450C6AE8E2AA662482212A9EB8492612A9EB849A613D4AA0888EBF6249259EA55150EA54C01159557E9541C2B8C88418470EA44827ED541C22611C5E768AA08E1FA550A9847179DA2A82387E9542A611C5E768A208E1FA55089847179DA2882387E95422613F69183B4889D9D7EB60827A95415052A82A49D4AEB10647188B2BAC4591C623070E6BAC4091C6204AEB10247188121080100600405801016004030";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h00000000FFFFF8FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h3333332333332323;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h00000000FFFFEFCF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h00000000FFFFFFB3;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C000000AAFA928116802215070A0A01225D796DCD3DA7B736E6DCFE6D9A32DDDE9901BBBEBFC494ADAA7AA80D106025983802722A94AA8850484A6CCA838D0515515088AABAA82558074EA0063C40174BADBB5A5A6E69510D88F118941C194AA398D228A33C4160A0F070B080F76EE98C5826BB1AB68D5E2DE9F6AE91716B5E82D6883AA2DA9081AAC6F5755529581B5EB2E02A46029E02EB3F004A0001A1B2400A52C054D8AC0526B2A02B0E015AAC05CB9A0293002B32E90052";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "95812446895815376AFFFFFFFF95854AC2AE1EAF5B53ED5D1AA2D83E84A3A9ABB03347F1CC7D42514040EC0D91AA9910CDD32219A2F8A6ED8EF51CF1BFAC57A8BB6E9E27507F3B1D09D41BE7CEF863D0866D5D114975D4E97029BAB7F95F6BB560D195611516FC7408C80C90064C1B9C74E3A71D38E9864C3261930CCC2D1D4C354C930099F3C35D42DB4A6CFC9484C688EF8E5D11AE1B9B74DC26AA349374C633406334063340033400335436CD1C70EC43555D15B26623A0BC0313A522642CE810004D71F038B3E7080E00C82D06070244E40832AE1C130C82D06A6C1B124A9C92A44A9A69000A280124E40C0014C00051489451A0E1328022682C00BF8004";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "000E10E130E10E130E10E13098426130913492254D348294181418528051451529539072AAA2380A309B7A48013000021411CA010F9B4E3CCC9903CDAB8F3326CD1BC1F1925B4699898B2AEA289004034084A0113010602AEA994520080703D70601F0F07041594C8B083C7060787841A5870600D87710400E208040E08590A83C3B8C00E08232281A0EF300784115699141E0E123015B2283832C8E0CB2D84C300A838207883C41E301E301E3C20D87040D0B8301434134C8A0F07041523C20F1E0E082A458783820A91E1E106C3B8C784002A0EE31E1000A83830300150706432A706432A38219651C10CB2A4C001509A77117121C571A5A092B8F03C3934E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "E22E2438AE34B41424AC38720180A5522838323832A1817861E0603E1E060361878180F879A71E0822C458B5B5AD6EBB78498083971810180BC3B8C01E0602A0F0301F0F0301F0301A3C387280C0561C19646C706591B0E0CB236C98602838206870600D0D06C6E49140E0E3C0C0540E0E3C0C0541DC60430438580602A0EE3030038208AC8A0683B8C01E10455B2150783820AC3B8C01E10541E0E5C410B0F0EE3004150783971042C3C3B8C010541E0E5C410B0F0EE3004150783971042C3C3B8C010541DE6142F304960709180A83B8C03007180602070411428208A1410450A082284078710450F082287841142C208A16140A1E0280780A016028058140";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "B8301434580D07710400E208040E08590A83C3B8C00E082A0E081A3DA71E7047823022C08F022C08F050F0180B01E02C0F0683BCC01E18655B2150726591C9965B0986028338C24CB7E8619194CA328CA328CA328CA328CA328CA328CB5C7BC38701C1C78638607FB0CB06F32C0C320DE4B0A1BCA86794B7914143794A30CB06F32C0C320DE4A70A1BCA68C3AB28C3AB28C3AB2875A3596A504A090A504A090A504A09000440049510BDFBBCC0281E48440B68F305B47982CC05A8FB879211028F3051E60A205A8F7107FDC441FFAC595658EA3EEB94030100A04A63BFD9B2619018C6802820820830C30C20830C30C30C30C0D9A80810004092000000000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "0000000000F9953F64AC99804040200000188120000188120006409000640982400080002403848C0912C8CAB3904120209000412C82400080002403848C0910250252C8CAB3104841304800100004807091812204A04A6AC813590250253026502650264CCB318B162CCAC3332466648CCC97599377C45CACB2CF72E5CB972E5CB972E59DCB2CB2CB3D62B1F58AC7C9A4210CB014421160002A1044234A200912E89A68DAC6A3468D1A34688108A743468DAC684034ED0842108421082842108631B1E535FD76B1F5D35DAC6B29DAC7D75D76B1ACA36B1F564ACFAC42002002048124D8C64527E36026464866A24ACC19225234FE16028E6230019219A24864";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "8C905983244A469E02052F01000440A24BF2A8A414BF081452092FF6180814821033063674F584002002054490420660C6869F60C514824904224C82929D91118B42458101209241089320A434F500C8B4048B408048959AA8100912B355002850A1414141691045AA0050A142828282D2208A514D6759974FA842845F18A09208A6208889E0414425084A10942128425084A1094213C425084A108C20A0B06028609609609609609609609830408B048D8200B05301408B0495608058246C90014A046C1022241140537BCB894A230257751F34E608000338191534B58DCC1663194F02499339848139E10B4156FB2CE1D475D94B6D2D6330529F7C3739B30C";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "CB3194F29642300948093046409329598C36F96D91CE183060C14873860C18290E70C18290E70C190E70C86526599293C62EB170D8D70D9AE1B35E92019C0C77A2A55B8C141E3880141C00A0628200186492C8000C503400000000C4A7CA8283950507095C6561E81A08632E4B20120412012004978BC5E2F178BC5E2F178BC46490090209009020400000000000003C5E2F178BC5E2F178BC5E2F178BC5E2F178A092402408240240810000000000000001E2F178BC4A40180000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAA8000000000008";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "377004FE91010F7B8600F70C002E1D110082C7BDC02E1D020DDC022DAE6F70E9875075C1D7074C1D300030080700E00C031FD7B9C01632C91220106CE591B3964B1186008678E2B91FBDCB2B25926499264992649926499264992649930972C73705C39582B8603FE5964EE72E19641DCFB023B9C96B047733484773A265964EE72E19641DCFA3023B9E099B86499B86499B86497027D95E5C8B810E5C8B810E5C8B8000840080157557FFB9C0481CC8440248E701247380A41C42FFA73211008E7011CE0284442EF002FBC040BE99324CA8A0BBEB84024000211A92FF53A7CFB47394806EBAEBAEAAAAAABAAAAAAAAAAAAAA8B9792244891212452949249249";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "2492424492F0127FCCA99300000000000000456000000456000022B000022B0AC0008010AF4B95812B03989AA601056082B00105600AC0008010AF4B95812B08AC8AC3989AA6815A05615800100215E972B025611591584B9457728AC8AC28AC48AC48AC7D9F652A54A9CB9476448EC891D9127B331F841EE9769FA74E9D3A74E9D3A74EB69D75D75D754BA5D52E97C92CE739B404CE7368100E52CEE702640142C8B2CA96CE224C89122449A339264A44896CF9DB51BF39CE739CE72979CE739EF7F7A465F965B3E592596CFB4996CF965965B3ED265B3E76CEDF3DEA48A448902404FBDE9C4FE3CC86E0206D4849DD3A211251FE3CC88EDBB908081B4848E8";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "9D10BBA744224A7C48912E24489148E84BE2BA0644BE291D03212F7EBB2240C83A221E7EF1DFAEC8A44891D019074443CFDE3DC8EF40C84BAEF440C8923F31ADDE487724203212EBBD10322451F7A5DD242DD241D2DD1D98883A5BA3B3110889122444444459BCEDA211122448888888B379DA504366D9FD1E3DEBDECF1DE0C322ACF4D6EB626BDD691AD235A46B48D691AD235A46B48D691AD23ADC35B5BAE88875B75B75B75B75B75B75B8B06A8B066D7628AE93295A2B063160D458336B31294AD16C1AE886454DC9EFAB8042048A95FDBB04CE00040F7C7811242D9D9C0ECE733F46693271B54579C313C157F32FF7E5F9F942590F676556B5F40678767D";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "976733F0FCC0711A4C8964D4C492693B3993F86F819E183060C10867860C18210CF0C18210CF0C110CF08B612CBB2E27D5AEAD71D9D71DBAE3B75C0407BE3CF700A14B8C041CF300041C002060820032C891900019443400000011E0AFFB8783F70F063A5DFC61F81E18472C4B6DA49536DA490DB7AFD7EBF5FAFD7EBF5FAFD66DB6D24A9B6D24A9524924924924923D7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAE1B6DB492A6DB492A54924924924924811EBF5FAFD6AA4380000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAA1";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C001C7C000001488000099A0022068212000264D5296C844488125248484A448A12555419266C00000810004101340510280502112272202ED08080C0002883410E00155400915E154B854A26CDA1181060140A1406403202010055A0740A054C4A7820B202113DA362314618D800003B06A00800005D0AB4855D0DE0028CCA6C6B0C02E08000B0DA1200A8F4916D558338325A9E000890009800A09900444401A0620008098050B7A4054022A008CF0071440182980083200E72AB0058";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "33832404880C052702FFFFFFFFBD85DEC2EC22AE5D400519DCB8D43F6014B400B01029EA0C45B00A70022C0406AA08A44081148814F506C452E0A56A0F02970528ABAD41087F381C20421BE7CE8803D08422171141617429F0002E974485E8147104912CA586FC1222482498924249C926493249924C926493249924C48D152D4404094580591149005E012A1C160046F5071206281A10801D940A681436502105021050010500105000053416C004792C23555D05B2649BA2BC07B224226686E800004973EC7A1BE7060F80D8ED6307C240C70435AE1F090D8ED63A6D8D820A1882840A1861C002080020C7060004600010478410A1F8908E3E48CC033721C0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "020E94E958E94E958E94E9589A526958103082050C30E2845A845AD08051451421431C16AAA03E020831FA0303628C010405FA008E9B4D3C4C90834DAB4F13240B39D2E7F44B4943128B2AEA066C140B41092024E884E42AEA8030D8281603D6EE0070B170E818CC871D0C6EE03858E86386EEC038F7B8600F70C002E1D110082C7BDC02E1D022087F5EE70058EBA448104163E177001B0083772C8DDCB2588C30008377019D0CE862E862E862C74386EE010377004FE8248820B170E8120C743162E1D0241858B8740906163A1C7BDD58EC0021EF7563B000837703600106EEE3226EEE32237719691BB8CB484C200109AF7B17B11ED7B64A092F2B02C7335E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "F62F623DAF6C9436A4A072E4057411201C37723772218038F5615D061615D063D58574185BAE563D74CE9815318C6A327801C00787B8185741C7BDC01615D020B0AE870B0AE870AE862C72E482BA0E1BB9640C6EE59030DDCB206C1860083770186EE0033FA0C4E01042E1CAC2BA042E1CAC2BA043DEE06224F85815D021EF70300B874088821FD7BDC0163AE912201058B8740C7BDC0163A04165E1EE3A70B1EF700E81059787B8E9C2C7BDC03A04165E1EE3A70B1EF700E81059787B8E9C2C7BDC03A043DCC740E624761F0BB80087BDC03007B80600170EBA40875D2043AE9021D7480058E7AE9031D74818EBA40C75D20604000600801802006008018040";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h0000000000000070;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "201500000302C04020E08041C1028003016200205702800188000020A0001400C0180060018006001808190C81903206018000205710000000602C402CB100B2CA2924E16024B00004000000000000000000000000000000000000000140020001405004020A54100001A0816B40018100A400200000000405300040000001A0816B40018100864002004000A80000A80000A80015015509D03A0009D03A0009D03A005C2C142C14000100205016101A1D000081400040A0050000000406874008140102800E000000824003A0900000000A28000000018000004002200100000000002000000000000000000000000000000000000810204080000000000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "0000000000200020040000703C381E1C73880001C73880001CE20000E72000400321A0440000000400800800008E40032001C64004400321A044000000040080000000080000500040080064340880000000801000000000000000000000000000000000000000000000400100002000040003001004040800000400000000000000000000000000000000000000004000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000221020441008000000400002002080022000000004000820002080000408200220002";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "000200000008001002040001020442820100A080101008504008040000081002000020000000000221020504004000040000100080100200000000020000100101020081080080000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800000000100A00080000000000000000400080010002000400080010002000400580050000200002400400400400400400400805008050080040000040008050100A0002804002400004414002001000000000000000028440010080448240048100000001008000000000000020800029152201541A6800000080000000000042044014010000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "000000100040020001000000080000000000082899028A1428500040A2850A00081450A00081450008140000000000020000000806008040100800812002400000000009011000120100080800200040020004890000000000015004A200000000000000000441000000000000000000000000000008040201008040201008040000000000000000000000000000000040201008040201008040201008040201008000000000000000000000000000000000020100804000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004000040000000080000000000000000912010008000000220000042B82000000000000AA00010042B8282A4900000000000000000000000000000400004000000080008000100010000000060000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "000800801080080108008010800200100000000000000200000000400041041000000012AAA0000000004004000410000000000000920010000000490004000000198000000026A04C48A2000000201001362600004920A2000000004020000402A0188014000809818000402A0C400000C402900C04020E08041C102800301620020570280006060000815C4000000030B1002B02600A606201658805965149270162000000000000000000020000C400000201500000001858801400060600010028000C0C400A00030310000602054001C05808150007016201514E00C402816040281602000B2810005940C90E00C9604004001004000F002008020012C0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "8008002008001E0000C2000080000006062016201609200C01000003100000300400000C40A01000004008101084020012196860040A80000060205710000018800001880000180000200000200003100B2C04402CB01080596029924E16200000402A000000404C30B0280200000B0280200000B0102A00400AD3000018081515C0A00001858000205710000000602C400A00060205710000310001000018800815C000C40004000062002057000310001000018800815C000C40004000062002057000301009008040148158130060205715040AE2A08140001020000810000408000210400000045800022C00011600008B01010B21642C8590B21642C0B0";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h00000000FFFFFDDD;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h0C3F55550C3FFFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N14
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h0000000000000222;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "335510AEC306CA6AA2E2D545C52A9D430362BD35572A9D0D8CD4082ABB6954ECCF78F663D98F663D981798FC798F31E67995DD355715FBEC48606C66ACB59AB2DA3924E36764B2948FBDEFBFB3D8F63D8F63D8F63D8F63D8F63D8F63D94572BDB54D52D576AA541EF7DDACD56BDDF6B9ABA48F35635A91E6A3391E6AE8F7DDACD56BDDF6B9AB8648F35463DAAF63DAAF63DAAF63558FF739DE3BC819DE3BC819DE3BC85C2C942C94342BED3550265A8A1D0922D544916AA2750D22ED16A287422D5445AA884E522EA4937A93A4DEBDFB3EEA68BB5A70CA7B2A86D90F7D7B756D505BD620BAEBAEBAEBAEBAEBAEBAEBAEBAEBAFA8AE993264C991000004924924";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "92490132496AB57DEF3D7AB3DC59EE0C3394E548C3394E548CE572A467572A6A8321A04EABAA554AAA11DFD4F556654332A8C6654A6A8321A04EABAA554AAA1CA9CA91DFD4F51950654D50643409D5754AA9554395395213DE547BCA9CA91CAA1CAA1CAA17D5F7A74E9D73D95F612BEC257D86AFB16FAD4AED5ED7B76EDDBB76EDDBB76EB6DD75D75D7769B5DDA6D6ED9EF7BD90D1EF7B21C00F7A0EF548F5081062D964C6848B162C58B16283BD8B13162C685D4935BBBDEF7BDEF7BD1DEF7BDEF7772D66ACB1A126CB2C685B62C6849B2CB1A16D8B1A1276CEDD3DEBA623264C8321BBDECD2FBDE86E8249EB86457D7B1E5135F7DE868E8B20C0927A8645EC";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "3D822FAF63CA26BDA64D16D3264C468645EEA1A0345EC8D0D019175EFA9934067B10342EB5D7BEA623264D0C80CF620685D6BDEEE8340647BEF63C068EB7BFA5D1426481190191EFBD8F01A335D7B17D908FD90BD8FD8D12217B1FB1A244222448911111111FADEC88444891222222223F5BD8410344D12F5E3DEBDED5DD4A501A9EF7D2C8C0E8DDEC5BD8B7B16F62DEC5BD8B7B16F62DEC5BD8BBD574743A0222740740740740740740740FA52BFA522D344BA6C84921BA52BF4A57D29169A269290D694A86A03524DAED7A7908907ECEFDBBF2E848804A24D144918D09D08BEF7B5D03C7AF68F5E56F673AFDD5B6A95AB2ACB3190C6342F4F3AEF6A7415F57";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "D5F7B5BE1EF1E23B2108F7DE888F48AFBDB5DF29F9D28A1428504174A2850A082E9450A082E945082E9442411EAFA697F48FA47147471468E28D1C9425126847089103F9111CA912310C09887E2201FBEE81D0891DD7E200000155C4A3E88283D10506EB2F5D49E81A085B15C5000004000000000F8FC7E3F1F8FC7E3F1F8FC66000000200000020400000000000003C7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8E000000008000000810000000000000001E3F1F8FC7200180000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000003FFFC00FE363228B799D83073FFB67CDF7B6C1DDFBBF1DE3BC63E8C5CB4CCCEDB6D3FFFFFD9A1EDDADAC1E0CF0DB61B81BFFF43C37B0D9BDB6F066C183F5555555522406000000751E3C3A7FFF7E170BBFF3FF8FCFE0B8D1DE3B1D8BEB58BBF3BFCBFFFFFFFFF4EFFFBFBE1FCFEEFC9FC17FE1FC00FE76E1DF577DFBB70D7EC2FDDA736EFF6B73AB76E1FE1FFDB2D1CB7E0217E023E026FAF011E1C04FDF6E023FFC04EDEFC040FBFE023DF013BEC04EFBE023BE02776FF011F";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "FDB2D1FA43FC1877780000000003B581DAC0DFC1FE3BEAEFBF36EFC25DFF03EBB6E7FE1FEA7D2EFF91DEEDB985EABDFBBFD7BF73FF0FF43FFC1FF8FFF09FE0FFC37F1FFE5F4007982117D00000F8F30D5A1DFE222E1FE2C6093FFC603BDFBFABBFDD6E7DF9B70227E220225F51AD464102081040820410208104082000835FF9746EFE453FBADB1F76A77FC67DE21DEC6DEFFC1C0FFCDF3FEFD800FBBDBF602100021000010000100000007DB91FF82FC663701D470A200BA8E0AEB0A10A2002EC09B341CB12600BAC3F798F9AEBE7FCD62C630DE7EAF359F9AEBE7E299FB0C28C30A1428A28C52820930C630F2D50ECB5410F9040F9D99A06AE206A45AE22F5";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "222C86C87AC86C87AC86C87AD21B487A851430A1451462303AB03AC60ECB2CB318518C1FFFF5E64819BAFA874B54BC591045F9418EB3615C441B8359A0571104C19B806556037FE37E79E669FFFC361B7EDF208E6986E666687FFFF86C3703566AA0D8AF54E849898D9D1866AA6C57E8C6C66A906CA6AA2E2D545C52A9D430262BD35572A9D086365774D55C57EFB12031315EAB76604A63633565ACD596D1C927026335031D18E8C668C668C2BF46C66A040335510AE8921898AF54E8463674615EA9D08C6C57AA74231B15FA36535557E9C0D94D555FA7036335514E06C66AA16966AA168B350B2C59A85964C90E04CF6A6AB6AB5AB6AE1B08E5AAEABDBED4";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "D56D56B56D5C3636A38A5BB69D343466363356B35689206CB55F4D1B15F4D1B2D57D346C52BB55BDF65EC83794A53E99321968E506AA88D34365355715F4D0D8AFA68D8AFA68D9A68C2BDBB6269A1B19AB2C2566ACB092CD596129924E3633502166AA042BA2524C3132A96ABE9A132A96ABE9A1329AAA2160AAD334D0D94D5515CAA742218995DD355715FBEC48604C57AA74365355715FA1B15741AA3A98AF4D55CE84C55D06A8EA62BD35573A1315741AA3A98AF4D55CE84C55D06A8EA62BD35573A1329AAF10D560F4955BB3036535571516AAE2A2954EFB12277D8913BEC489DF625157B7BEC4D9DF626CEFB13677D89B1102FB1F63EC7D8FB1F63ECFB0";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h00000000FFFFECFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h0A5F33330A5FFFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N26
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h0000000000001030;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h00000000FFFFFBF3;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018003800383FC0001FB00C0CDD7006617C78C000183000491E130260720E41CE071A2433333A002C0A28A061E123F71BC0F306249D43C00003C3C80E0600000798BE3CE0000000099BE9FEBBFD7A7CF8FDFBF6547E3F3FFBFFDE9ECFF9E3FC7E3F17B6B3E767FD84000000000A10003030F7BE3FEBE01EFBCE38271C0FCFF7EE3BB07E3FE18DFFFFE0FCFFF7E3DEF9C7DC96BBFD29FCF7FD6F7FD37FD7BD7FE9FFFFAEFFFFFD37DFFAFF9EFFA7EFBBFD2FBFEBFFFFAFFF7FD3FFFD7DFFBFE96";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "BBFD2805BFDFFE7FF4FFFFFFFF3FFF1FFF8F3B87DC3EFDC77E0FC001BFB61FBFFFCF6CFB13FEDFDB1FFFFFF07BB7E3B73E7C76E7B67D88EED87DB1DB67FEC3ED9EEE3B6C7B9FF771FF9EE3FFFCFFEE06A5EBDCCC5C7DC58C77FBB8C3D7F73BF73EFF9C7BB07E03C00DD35D3EAE1AB83EF9F7CFBE7DF3EF9F7CFBE7DF0F6FB771BBFFDCFE7B3F3DFD8FD7EF87FFC1FFF87F7FE8FBF7B9F67ACDF17CEC7677C7DEFE7DEFE7FEFE7FEFE7FFFE7676BDB353C0D42540B2BE22B0165C7191610E22AC0280E1C4B4FC9AB0530B061C4D2906E30E1C602B12AB8C3744D2906A3C3B30C28C30A1428A280A18610B0C602C18B1C862C51890C3B2237210F221252E9E8B3E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "98A23223322322332232233248C92332851430A145140610C010C0421E492493185180F6AAA11818528141C0343081D6B198032B21D80E30442954EC0B8C110BC49F89988218001C81B86603954942A02B40E1F19631216602E6AA92854154A026199650B3214D3CE964330261CB28219CB0264CCB1191C7A3238F4D66449CA59408CC3D664293A5A922330F282491219D2CA16112394F3A58133CE04CF3F87CF3CA5812666433219821982199410CB024CCC813073521924E9650B32143A590CCA16642874B285990A1D2CA086588CC2824F2962330A093CA58130F2796B0264F390264F3881279E44093CF227CE794BDF119719646719A1E68288509409BE2";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "32E32C8CE3343CC220A989126010A453A58133813387994B10A00432CA00432C428010CB29810A0492724CBF9CE73F9939CFF698919873010A588CC3CA004296500219650021960219940912180852C099E6670267999A04CF333CF9E7A58126660260CCD48672679DAD6621400852D6621400852C4661CE8F5851C042962330F0F5990A24ED6A488CC3CA092449396B285990A588CC3CA0852CA02464C896502330F214B28091932259408CC3C852CA02464C896502330F214B28091932259408CC3C852C465172328F946B0891CB588CC3F0D1987E1A6B32490E1924870C9243864921CD28109243D64921EB2490F592487AD0CA7ACF59EB3D67ACF59EB7AC";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "8130735249CCB1191C7A3238F4D66449CA59408CC3D66429604999958116B324B936925A496925A49653967B39672CE5B96A488CC3CA092449394B02679C099E7F0F9E7A5933FC003404249492489224892248922489224892248922491209408B3ACC428759F371124B92333FA4924464A2888CA2B5B11199F5111948924B92333FA4924464A22888CA22458122458122458122B089532B4368685B4368685B43686A0F078307B10105008CC6658668FC6922331C91198E44C00C00819A3F1A2331C466380780C11032C4418CB064C93259230021D1872B458C68C2A0899220C088420004104104104104004104104104104458840C183060D0308420000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000800003980A22684C9B5FDDAFFEDB7BA882EDB7DA882EDEEC4176FEC41906311903504D1A0AD41504C4E13BEC83F641EDEC82D906311903504D1A0AD41510510504C4E13720DC8320C623206A09A3415A82A20A20A18488309105105110611061106204810891224E84B812170242E04874092145CC804804C50A142850A142850A1094208208208221020884176921084841121090850210842106891083123492640728D1224489122048489191A240724000204842108421084242108421090E09A04901CDA4D2407212240736924901C848901CD022040842103718306D1A2C8420004142232475D26A342044916F00283422362409471D749A34124";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "2481C08922DE0053030709818306E3A34319E8E11C319C74708D0C02480C1C234911039202009203718307468469222072405024251C234092122C23804098804BB711DB8D08D024848B08E0022092049090490A490480EA214920901D442664C993131313209124884CC9932626262641224841003A0E84298420420A84B1B08C8212402199210084210842108421084210842108421086A108484C9090886675109109109109109109109C18D9C18D00122602482508C18D9831B20C6800901508460636232119000100C1DB184E2245408192261C2C319C08449180E44C3021082209409938C0883BF102117E7B3E3C731CCB190460391056054271380120";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "4810821E0261116120A812024581284084020F28CC4E78F1E3C745139E3C78E8A273C78E8A273C78A273C5250240800A002001061E1061C20C38433218CE07308891187810131880301103800E0001C925824808040AA0000000120DE602000004000181122543004000310B42249248924924849A190C86432190C86432190D04924924492492448924924924924850C86432190C86432190C86432190C864321809249249124924912249249249249240286432190D8109C0000000000009600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h00770F77F077FF77;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N20
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h000000000000002A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C1F07A1614491288C01031F796140A0000184308E04C0B80048854A088880048820000190949528001408A01000001BD8810025041811200000000015540000000400000000460204E258827E130820922C8808A0B10398733913231221E2114AE42108D460E43034340848005A5A01782114008A56204A7D4542F10DAEC2844A51625A43610629A02A04EA00D000D40278C02240204000118C8045DC4202001000C0450004895400210002220000D260008800404160004";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "EA1041F122A0085000000000000200010802C14002094FA8E01E2A8378EB162000C45615A239BC74198E00B06E401147304228E2280A103BAC095915E01D004A1590228C14000400300540000070800D5946A022660A0648051600808F10153E8695BA0540B10225634036471BA46E6DB36D9B6CDB66DB36D9B6CDB600C24281C66006672303800416F40002012318004188649E2E000620C1004880A00400B5A4035A4005A4001A40002440A791736EC30040000400001000818C8000000004050891010A0A401048027043063F921830200080C0FE60C13063F9282A490000000000000000216104B00000856742459D0820C208AD8410491004C0C1062020";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "6208808810880881088088108202081000000000000012A23022305440D34D3400000216AAA4C14100114004CA019249020830C000930110000600498044000080198004400024044008220000000000153020089630202200000000000080A4221014C192A00C2C41540242210A60A010A422480A8481010902020B254088153042440B254011156510910260A2800088A98321D3100F11521134C844D3502CB0805210405402A014201420130500A420808211042CA0004414C192A001055009832540020A60C9500082982805424460A4201509118290805211092102A4220930422093021049A010824D062CA100ABB84894881214800E402C8C03049770";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "9129102429001CB000A148905C100011052113211305900A918304029830402A460C100A60891814506A0C1D18C62B1039459414048842C10054244098304014C182014C18201582013048901608029089A60642269818844D303C596105210405422080B280606288AB2523060802B2523060802A12210948C878B040550910902C95000445594424409828A001102A60C95005424409828029810120A814C109102A00A6040482A053042440A8029810120A814C109102A00A6040482A053042440A802A12298091481E590E98805424409084881210592A28081514040A8A020545010860828A021545010AA2808551404280802284508A1142284508A228";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "211042CA0880A8481010902020B254088153042440B2540548410130893392A0A5145051414505141401142A1142284511594424409828A001102A422699089A6A0596105532CA001410A282814050140501405014050140501405014110030499264A4603C96211514218913CB4507120F20624018C20C481840C4800514218913CB4507120C3206240014C85014C85014C850190055F4AC258400AC258400AC258410282428211100514244405520884400091100048881884040414822110091101222061404081B642060D9074681A112301182259A0BA120002A02951240049480410410410410410510410410410410300820000000000100000000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "0000000000A890A2A5142800A0005000000C24000000C24000031200003120680402820A80A85044A0814B4050C824001200002406680402820A80A85044A0848048014B40504900240D0080504150150A08941090090001424028480480048004800480114452850A145144450088A0111403229114070E64464491224489122448912202441041040321900C8641400A5294A000A529400115280852005010008000000E00000810204080029400000010E01400121294A5294A529414A5294842420401100380010010E018010E0004104380600438003006021084806000004000A10844040A80080000802001102008001282A800480584000020200080";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "1000220401000250800000400000C0800105A00000105810000004282000000020001008500A08006000010000040002010A10828200000208401800024216010420B2140000008210060000122A03100209002100900C00042012018000800000000000001200800100000000000000240100842F01C005281085084250080000084101601080884030806100C20184030806100C20184030806104C040200001400400400400400400400B8400B8400C0031800130001840170801C2006001C000006100400000004904182421B012054C016080245008004000001C01004884212200A20420B0242D51878FD51AE9122088A000200700405685419400C411";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "044212104850C09004404188020400221092283CB102489122440040922448800812448800812440081203000822020A300180010100102002040080040020001102000C203080004020200104042220800100103049404924932A00A2200808401010600106E9010020880080000000000000240209048241209048241209040400000000000000000000000000081048241209048241209048241209048241208480000000000000000000000000000440824120904000184444444444441800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h00000000FFFFECFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h0F550FFF335533FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h0000000000000222;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h00000000FFFFEFCF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h082A5D7F5D7F5D7F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N56
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h000000000000020A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h111BB1BB555FF5FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N32
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h0000000000001300;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000A00804100037BBC03063F58439557B00280100A0040288448854A499991065100820912949100100A1570D9241849D88500000210351000880102E55100145220A00001544376EC60348C544220A00208080820A5531C63309BAB0A93C11048441305D2EAC572343601386E46DA01108098004C306EC0341C29C330D68C84D9C306634B638D58876C8D4BA3F10890003A8002000253B011000046CA46002808000C864000825A0201001108400A6A00018800214D9010D";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "4B93F1180AE81C45300000000017A08BC84D41863C180683FD3860807841060034C402E0AA443C22A18C0CB186EA282F308505E2057154D7046A0920C738A35150B4245802400408000050000088810C4842E820066E8004F11E10438602181A2E08C804298302206020021500800004102080000000410208000000040E1B404220B6012211130D106250001D601800000240880E240C208E884038953A000000000000000000000000001D1310600E4673755C47B2002388FC8780010200A0E4018341F7E87A83873E6E42C32907173224600CB3EA5CD92C32907C281F90428C10A0428A280528209104600F27D0E49F410C9040A865920020200EE23E8105";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "200E10E138E10E138E10E138D843613881141021451402304830484600C30C3108518037FFF4B94819097800E33082089051DAE18EB26C3C401B93592B0F3004431F80E3B20B32316499E660066C442316726B5A23026B66600030D88847133626B0D0BEF66049880D0C18626B685F60C68626C04837934D0F269A41ECC480202F9B8D69ECC090201B06F35A5F61912081017DEBB2004A2203137DCC4DF7D04822020312430C1860C220C220C2FB048624840313550360824080BEF660403430617DECC080485F7B30201217D8241B8D5F6480806E357D920203135B64040626CB78626CB783125BEC1892DF660824040B637947971C471C1A00E18BE2F996C6";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "F28F2E388E38340403881832150034722430373037810068217D401A17D4012085F5004859B317882244483594A52E9930490081871AD2500341B8D697D40080BEA00D0BEA00D0A00C2F9832028012181BEE24606FB890C0DF7128904420302431606A860D0250448101EC62FA80101EC62FA80100DC6B4A457AF01400806E35B5A7B20204080681B8D697D0444900405F7B20341B8D697D01017261C49090BE6E35A40405C987124242F9B8D6901017261C49090BE6E35A40405C987124242F9B8D690100DE4960F245D40F5D100201B8D6B5871AD6B20F641102020881010440808220405F310440908220684110342088121006B39632EE58CBB9632CE900";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "303558344804037134D0E269A41EC8480202F9B8D69EC8080C090C2FB30EF6448230234089023408D0159CBE5DCB39774D0681BCD697D864490040626FB989BEFA090442032880841788619990C8320C8320C8320C8320C8320C8320C90072F98F63D8C5F67B403E30CF06F3780C322DE4E085BCA0E3903795450B796830CF06F3780C322DE4E6085BCA64C7AB24C7AB24C7AB24F5937139402808094028080940280908804084902025E1BCD4205E58454920F3549079AA700108E1979611520F3541E6A860100E3422F8D168BE0C1906702A3863B048113E8281463C59B2E190B8CE00E820820830C30C20830C30C30C3082D03A8102240801108424924924";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "9249093249E9863C65AC9986404320010414C52010414C52010562900856299A4402821DA44B94C22930CACAB3500520029010052A9A4402821DA44B94C22918A58A50CACAB36148053348805043B4897298452314B14A0ACC53598A58A518A618A618A606C1B18B162CDAC09B201344026882CD1057A54A88188F62C58B162C58B162C5958B2CB2CB344221D108861B863188F0D06319E1813B18443348301810E1B8E0C8DE87061C387060858C87232E4C0DECC8208D8C63108421082842108631B1A02DBC7037ECC31C0DE320C0DFB31C70378C87037E4668CC2C46A2712040D00198C60107894006444047A00668110A0120F2B4008C46B4C11011A00440";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "08804D022140241CA0401E502240E28007E6A020007E5C5010001F141081040019000EF420CD06227120410080032001DECC1C42E50C000586321C000C111581CAC0D55A890001618C87000320CD826C9016C900C16C81BA20182D9037440460C1830303032D90608808C183060606065B24C041086F1BE60E2846840C58A8B000142081A9C04144240848109021204240848109A21204240848108DA0A0B06463609609609609609609609AB450A3450902502009002803459068A11A284892D021404D14212000241961E3A908B4160C711950E6680057F838408081BDCCD363180C0EA5933894C53D658A6DD4D6A870F03C98093C206FB0F70D7087399B06";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "C1A180923452B2882000B1464A0B20CD0CA0C92BA98EDAB56AD54063B6AD5AA80C76D5AA80C76D580C76C160140D0083D42E21725857258AE4B15C142BFC1DF700810B88101C7900101C2080720222504480889008814249249264C0A3CA8A8B951516483C6749E91A28CA1CA704104410410404968B45A2D168B45A2D168B456482082208208220C9249249249248745A2D168B45A2D168B45A2D168B45A2D168A092082088208208832492492492492443A2D168B44A109C4444444444441700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAA0000000000000000";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h00770F77F077FF77;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h000000000000020A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "0030005040000111040022080006004001414088C0060001000800158104300080100040010004001010100801002004010A008CC00A082008000002659009964B0186014138C0D69400208080401004010040100401004010041104410401408B02C04282186830104002332C04100464B0008C80A100119170211911104002332C04100464A30108CA00458100458100458100B001594B4028000B4028000B4028000000000010A4AD008CC01406485C012033009019804229A000C19217000330006601001A001103C04400F004080200600021800000008040090009922280880000400000001041040041041041041000505058B162C58098C632492400";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "0004080000322520008081B01C180E0033848020033840020CE54010675001084402820C040190900100000A035640232010064022084402820C040190900120060060080A03100840210880504180803210002400C00C08080301005004000400040004000000081020C803000060200C0402009274044E04004C50A142850A142040810102082082000200000800420200808000210900011109421000101000040000004A10205081028404801400080004A0A92404000008421080A00000021090A900400012C1001004A100004B001000128004012C0020000024162B162C0B00C0006924000360460826160004080040A4822036024096C18209160000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "0000000000081490162C080B162C56B60300AD80B0300AD6C0580C000058B01609100A50040802162B162D6C02C122014A48900025B0160082100016008010804B0211815805802084000580A4080A0000500000050000880000A00011005542850A0A0A0A00120000A881020404040400200000082208EE480424421804A2805800104025842500000000000000000000005000000000000000084C129281710000D00D00D00D00D00D00D01140811480820010000005811410228008A4041000002C04503640B2169B00818000004206400120260800055C28049000944C002108400C009130100039A103015653AC204010C90110802500422F4000380000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "0010041020401000000000004000200080A4002E084E183060C10013860C18200270C18204270C1042708122020084D2002001001E1001C20038409002AE14B00080080C00105800101020800000220820800008001010492492100CA6130D08261A101010A56111043084082292492240000016C2090482412090482412090416C9249120000002ADB6DB4924936850482412090482412090482412090482412086D92492448000000AB6DB6D24924DB4428241209048509C4444444444441E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000A000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC0000000000003A44A4BFF51288CF356389246BD052257480909482925ACAA5481444454202154D70D0A0A0012158A8454D20C02C00054171816509C92542279AB7400401552A94CBAB301F01832B9263B552693751758AD6D7588C8490984490145189BBAE3F5EEF369BA20DA8E8CD04D4AE0875A243EEB6F75D0319F16E4B6818044A0D991E903A76A1BAB46D195CB68B3F4E05200B7A009A00EF9F01461401A4F4C00BBFC052A0A4012D0EA0284D0079C805649A00B1E00F74AB014B";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "68A3655843D0113362FFFFFFFFB2B0D9506306A8EF73E2DCAE90353ED151AB491636A308C65168AB411C450C050A84B0FA90961B5685A21346868CC898BAD435BB4599634B3F3E9500D28BE7CEA0D2D8487DCB314F1CB4EF093B56D4D8C2EB8B5B484D1CB481FE72A8680499C2CF0B8C3441230D1048C3441230D104C80215745502FB01B4E01B53702F77EE95F4112A8C218E4D1F72C1B53DC426DB9DB7544213402134021340013400136D1D5ACE7E6A00254002B22000005C01800002200000000000B0F0180003080602422D06030024200812EE0C118422D0282C0B51448451224482080000200104200C0400C01000008040C021180022000400160004";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "000210213021021302102134484121348B045122C104028000000050005145150810801AAAA21808302B40000230A0000000120100990C700402004C8B1C0100021F8082A008000000C8220310000000100020800000202202C4820000000000260010503020490C01040002600828208080260008119040032080006044001414088C006040001429023300282000200000A06103004B0000032C800CB2580C300140020000000000000000014000800400000300050012000050300040040000A06000800828180020020A0004088C280000102230A00001400303000080064320006432000219600010CB000C000809E11181180641900A00288501409342";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "2302300C8320140000A0081000106CC0440132013201800810A004020A0040204280100829810A0410420830148402011801800081981001004088C00A004050500201050020100200140810000800009964040265901004CB202C18601401200002600014824260000160214008021602140080A046604204185800400022303001800020050A0088C00A000008000028180004088C00A000A0A02044001050223000028280811000414088C0000A0A02044001050223000028280811000414088C0000A0464140320416030818000088C03001180600030000A0000050000028000014022800002800001400000A0000050000020000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h00F077770FFF7777;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h0000010001000100;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h5554555555505555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "B8160064000806608200C104001A88800C02BB30501A88200E04102AB608D44002002000800200480064008040080100400C83345015D860000180722CB1C8B2CA3104044328809C8C28618180C0300C0300C1304C1304C1304C0300C14D02BB05415185726A4011A08004C16808202983A9153044C202A607380A6080208004C16808202983969153054082B20082B20482B20456135109DC3B8109DC3B8109DC3B802010081014243B0B305054581A1D0000C1400060A01209220B160687400C140182804012206007418001D088100404E882C26098481A04D02B61D120437890CC006820820830C30C20C30C30C30820C6C12ED93066C9831084249249B6";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "DB698DBB6DEAB56361AC18723C391E5C738C4105C738C4115CE3208AE73208420723234C230204560882CAC2B0CE410B2085C64106420723234C230204460888208222C2C2B05041410840E464698460408AC1110410406A8411508208202820482048204E83A10204081A833A0463608C6C1B8D916C0F0AAC3AC42040810204081830608CC10410410D40A0350280C9043188B440631968912B100621112211824090C28084062448B162C5C50C16020408084CCDB529884218C6210C0C62108631210D45A86021058608084A008084161860212C020211562AC1AC638663264C430590844DAC396364060861360CEC983843B58496264C2624C18210268E60";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "CC121D93070866B1B66C30D3064CC6860D0DA18430D0D8D0C218345410D9B0961822AC243515060663264D0C10D3045584C6B166C0B0960D863070961EA585118122C4911821A341081C21873515826C0016C000C16C111002982D822200044081020202020D8E40108A850A141414141A1880020045113F58AC62C6539C4A425A062089880040442008401080210042008401080210042008401085202038000072072072072062062062002520025209014820000805A252004A421290480A68102D494816C4B614DA8B426001916286C50260E146934626B500020109C2876211538FAD022194412D0B527BD49EE8C0802094200C004232E3AEC797051B0E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "83A115201613AA080001A344281A119D08B5102939C28A1428500870A2850A014E1450A010C145010C140844341D1696060030084640844810890005A3135840000000480010251A20002100100023D04218C68D0CD6C6492492010CA2189E98313D3088025C490902289A31AC000000092492000B8DC6E371B8DC6E371B8DC640000000049249308924926DB6DA4C5E6F379BCDE6F379BCDE6F379BCDE6F371B8C40000000012492482249249B6DB692462E371B8DC7B58DC44444444444405000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008AAA8000AAAAAAAAAAA80000";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFE0000040001000000002008000048000080020000000000002000020108000004800000000040000000020000800000024000000000000000108000040000000000440000140020081010000008080400000000000000000000040200000000000000000000001000000000000000000000000009000000000000000000000100000040000000400000800000000020000000000000000000002000000000000000000000000080000004000000000000000000000000000000";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "0000000000000000010000000000002000100000008000000040000000004000000000000000000000000000000000000000000000000100000002000000000000004000000000020020040001000000000000008000001000000100000000000000008002000000100080000000000000000000000000000000000000100000000000000000000000000000000800010000000000000000000201000000000000800008000080000000000000000080134070010700440820E18202842044020D1D1A09C108200864A4698684EBE294D0608701A0AAD341E84EBE2C6BC902081082040C1441C16000B02087056340458D00078000DC5818061C4028C0A720C0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "620C80C814C80C814C80C810D2034811102082440828E2201820184408C30C3021021C1FAAA6A64021BAC28F41003C09004418C080B26050888F005920142220095DE401104066A24C0AAA886AB410087DB62E884148A8AA88195568201180D7028110AED4410888000820702808574142870280886608200C104001A88800C02BB30501A8820000320CD1405741800102015CAD32010A014391658E45965188200C4391040C20610321032102BB088722080B91600661000000AED461000030815DA8C20000576A30800015D844334557400250CD155D000943816140100702A160702A1603810B289C08594408001003266086081A06804A11A30AF2BB064C";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "C10C10340D009414469030601190C8805439163916010108715C642A15C642A1C57190A850B6158C304608901084020010010103168A08190843345015C64250AE32150AE3215030142BB06140C0401C0B2C44702CB110E0596228104040381041702C08190440400000A8C2B8C04A0A8C2B8C04A1982821602B50060350CD141406A30800000CC3345015D860000180576A30803345015D84A152C5A21810AECD140610854B16886142BB3450184A152C5A21850AECD140612854B16886042BB345018421982F02C160350569900C03305014068A02800D461800030C00010400008200005761860050C3002841001420800A2A088A1002284008A100228800";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h050FC5CF353FF5FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h0000000000000222;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "2B53258A93415C4AAAE89555D172351340AB062147723112AA9486B08D719189544A44AD12B44A912A282B0582B0560A82B1162547582AA992681556A4915A924B1BAEE8ED7DF4DE8FB18A2A251344D1344D124491244D1344D12449130D7306B114475602C8F51FD555A8952F5554912ABC0225450C0244A308044A915555A8952F5554912A93C12255015C9D455C9C415C9C419315D9CA4909200A4909202A4909207D3D1D3D10A4BBEE21421E908824200485080242840769A2EE442209084850890A110E9A2FC10B7F05A2DE912248AEE0BB9841C598650E172F7D23450E48C3580912CB2CB2DB6DB6CB2CB2CB2CB6DB2D604010A3408120108420000092";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "49208C8924BAA57F88112200008000A0800020520800020420001029000102208C0607020A60431082011910440020541022082040208C0607020A60430082240A40811110440814A0441180C0E0414C086210408108102152042A40A40A040824082408315456244891411044400CA841150222326F9C8E414417972E5C3870E1CB972F321E79E79E722915C8A4169048D6B1C922AD6B9225146A18D685465080812410260950881224489446355488891260950DA5B235AC6B58D635158D6B1AC65609681249822820926090542608A48249824550982222C41D11AC343A14080240EB5A89AFA0A8488002A804811522100025F60A84AAAD829020AA0400A8";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "15002234420014BD0408060A340874A481EAE900A01E0E948050074AAA102004AA00984885D22AB43A140949028540130950BDACA820040228C4200400B6B2B55050B008520500AA3108050025DAA39548195495119148055022322900AA044081022222221228A8040A850A14545454255510008A00806E5F15AD1897514640133AD55B6068A8B95952B2A5654ACA9595292A5254A4AB5952B2AB5444442A000A56056046046056056046030322B832A8A50D14848E613832B70645C19545A82E630940C88480267492EE58421049723AB83A00A912290C4264AA00081112288D6A5F89022460A120699D639577132D0300C0E42016030456462EF644444451";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "5446A5B02AC048521220569AA10540223125D82E81522850A14282548A1428500891428400A914200A91030208A234D7E28F947181871030E2041C2086213087044003CEC0DC8449A0CCF106601BBAA288015224551490DB6DB601C0E7E1393BC25256B20F9463E31CB2D0052124924C892492401F1F8FC7E3F1F8FC7E3F1F8F6012492644924904C924926DB6DA4C78FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7EBF5EC0249249912492453249249B6DB692563D7EBF5FAF118DD55555555555415000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008AA02A80AA0000000002A000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFE03D6B2F44336BBA1B7E355D42875EB6DCC01C03E07C0D8C7FDFA76DDDC1DB59D041071B9AD8E860DADDD75B6A339F5557358034F1F5FED6EE0DBF7557FFFFF198A8EF06573D0E1C1EBDFBFEAF579D79DBC747657E71FEBF1F83D318EBB1EEDFD7EF7BEDF6DEFB9BDA1BC75DF48DC3BDE0DC306E33E1FBDB3DD99F4776C077FEB33E76F3B3597760EE3B5DF9B1EF7B0217B023B023DFB803F1E0077BFF007AEE007DA7600477DD0037D801F7E007BFB023FF023EFDD803B";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "5DF9B1549DEE08FFF90000000059FF8CFFC06DD0EEBF7B679F73E7C11F5B51DFFF63B61DB87E8FAD81F7FFDB80DFEFD99EBDFB31DB0EDD156C0EDAEDB0FB6076C1371DB67FC0038B003FF40000FC710B68A5EE229E9EE1D003BDDD0849FB9DED9F7F76FDDB9F006FE816813F009C02020810408204102081040820412803FBBB1AF7EE041D9ECE8EB3B3F5D7BEE25F7D27BBF59A23DC7B1D66FA49F59A9BEC84244042440424C002440024FBD98ED805F457601D2400000BA48048A000100002E88488010802000BE880111512AD42088802123344AEA225D12AD4282D090824424952A141348A94510882123410A140428412A8A2D392591408116129860880";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "90C824825082482548248250C0930250488A4952228A4688B280F2D0105145140080089EAAA04410622AFA023840A9A4A185E0282E9B015C221D174D80570884025DA46444035BE33E49A26A0000140B680F268668CE66A26A800000281797C56A287AC191A81ADDB2B50D56A2BD60A86BD54A143DC42AAE88555D172311340AB0621477231126CAC458951D608AA6483455822757689B6DEAB5248AD49258DD7740EAB521B50DA86D686D486B0443D54A4342A5325888249A2AC1918816CAC4358323102D9560C8C40B6558220EE25460A9D17B895182A745EAB5350E89556A252254A25232A5292115294908DD4E8159EC4204211284A42F206EAC1306B3D8";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "8408422509485E6081B2E2C5A8B459A6CAAB522B522BA8BDD582290F5822D0F75608A43D628D583144C89850318C42225A9BEB2E0428A98A45EE25475822917AC11483AC11487B1686B062C5EC5A2555A9240C56A49034AD49206DBAEECAAA521A54A6416220C4ED365623AB04522F623AB04522F710A2A42289DB62907B895151DC8D44C9B2B1562547582AA992681560C8D40AE2547582A27585810A633AC18851D889D61604298DEB062147622F585810A633AC18851D889D61604298DEB062147622F7128500942257B13A3B40AE2547514428EA28B918A254AC512A56AA952B554A9660D628957B144ABDAAA55ED552AF6F450F60AC3D82B0F60AC3D054";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h005FCC5F335FFF5F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N20
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h0000000000000700;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h00000000FFFFF8FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "AB575820820C424220848441090A81020C62B925540A85208AD11C2AB348542840490420109042010860080400801002008411255415CA2800410454AABD52AAFE202480604C029EB90528A0A2501405114450044110401104410040115722B9AD4B50D57B2A4455145020857841048128EC102500422204A182204A00145020857841048108D6D102116412B86012B96012B9645701F34A504A106A504A106A504A1270389C38B5B52F41255462128A8550009554024AAA012D2E4154A2A1540955492AA94852E4243750902DD4050A22826B94C248B00400448029C8CB944930925624E29A68A29A69A29A39A68A28A69A7C24ACD122448D0098C6249249B6";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "DB69892249E227EA28210A040142000104310D40104210D4010846A008046A0280202144A80A07102A00505084008D4046A8108D500280202144A80A07102A01AA1A8050508443510D4050040428950140E205403543542250D44A1A81AA11A801A821A80E1384A952A54210384203280065030CB25D0E08893895366C99B364C99B364CBC996596596C6A24B128D249009425BC8028437971294B4285011610207490C2828C120D08112241842592020C0828C5E92780A5094A1094A5A1294210841429E5A860A325860828C261828C920860A30D860A3344E8D8A10B247224691A008A10A93D0328408490282480E10A1080A7A232944AAEA0812482340228";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "41021CB0421004F4344904922468E4B40141ED0124149C969092053282D124340200A462E78C22A472246968048040148C1CF428A9203480A084003400F0B0B55224D51212090008A1000900A78428615942158414254101128284282022101028508080A084200A54822458B1111151084014A68040107E7AA50A5096910610D002945BAD852D130846108C21184230846308C6118C210846108A151686AA55424694695694695694695698230B82302D3552A6A4D2090230B046161181692A80004868C2A401A0069BD302408C0166A3913908894281426295AA480119528729427A8F00A070970D7F0DE221E81A38C18A22808498814606E72F920545184E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "5384A7C032C10A8693501430AA80401C21A7883B83528A952A540244A2A54A804A9454A900A9454848944146029C34DE86A435205052050A40A14824A13148C24008910B2134655A61291B092026230208825295251E800000004189E68ACEC9159D929E08C64B5C4B6CD6052124924E9B6DB6F6DE5F2F97CBE1F0F87C3E1F0F769249274DB6DB564000002492492072F97CBE5F2F97C3E1F0F87C3E1F0F87CBE5EEDA49249D36DB6D59000000924924904397CBE5F2F2509E6664444444448D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A0A2828A8A2AAAAAA820A00";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180038003C1FC0000FA01CD83B4C8003F4D0C002BC7A0000333FE3FC5F9BF33902100880001C6D86079E78E46003B7CF80800C800784600008C07B832E02000000FA6872A8000A82EA08ABA10133FEFCF97DFFFE7F3F9FF1FF8FCFE5F9D7DEFB3DBFFFF9F7F3BFC0080080100920047C3CFFDFBFFFF21E7FE73C379E0EE7DF673BF8777DF9CFFFDB74EE7FFF73EFF8E7FE3FFFB64BDEFEFD2FEFD7EFD2F877F9EFDFE7DF6EFF3FFDFE6FDFDFE3FFFEFF3FF7F9BEDFE6FBEFD3BEFD37EFF7F9F";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "FFB648AB6FFDFE777CFFFFFFFF3FB59FDADF9FD7FE3BECE77B0EE001FDFF5FFBB6E7FE7FC9FDFEFF8FDEEDB87FF3F1FF9F7E3FF3FF3FE5FFFC7FFBFFF3BFE3FFCFFF3FFE5F4FF3FBDF97D7FFFDFBFF06975FFE44EE7FE6CE3D7FFCEBBFDF9FB39FDD8EBBF87701C80BE5FE1FFF0FFC3DF1EF8F7C7BE3DF1EF8F7C7BE18FF1FF8F76EFE7B3F9F3BFFCEC37FC7FDE9BDED7DEFBD7DDFFCDF3FE7DB2DFE7F7F6F7BDA7FBDAFFBDA7FFDA7FFDA7E3E1FF8FBC4467548052100A940A302A0220100AA50058B014300E2A940A0401430118980000210210C538000C301189C3804C92146191200011408C05164901022C008B300228068A250C00C1000112808A62C00";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "0288A48A488A48A488A48A48D2934A4D428A1942A09204A89AA89A95109249A69C28C08F55560054623B90A00155A00028149A0A24D26856223916692A15800C031D89433411000300092240000152A9280020006000E02640000202A55316B54AA198AE54098C8900812854AA4C5709C4456A90CC24A20848441090A81020C62B925540A8120442104495505708A00120115CAF96410E4422B555EA9557F101240862A4470128094149416942B94C45688E0AA5758209001108AE5409840204A15CA8130804572A04C20115C26212155729020848555CA40822B5714810454A897956A89792B44BAC95225D60890810C9324204209284A22F4029AAE2B9A264";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "8408412509445E8680A21A3481B48884422B572A578921AC255C6D3115C693109571B4C452B355A514728CD818C7030012110921142A821A4861255415C69208AE34988AE3498836942B9A3420DA4315ABAE6754AEB99CA95D73391248422B447056AE8E08A472482011A86AB8DA411A86AB8D241090AA08082BF206921849551502A14841118451255415C208004104572A04C21215415C24115645288A08AE49550290455914A22822B925540A4115645288A08AE49550290455914A22822B925540A41092819294089D857C320C21215415242A82A58540821220410910A28488514250573420848810424428A12214509121080100200400801002004010";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h0707F70707F7F7F7;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N32
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N9
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h0000000000000070;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200C0FC16393445368AA0080354042250406C4000000800002100C2624C10000430010410706809100400001081B480694055D010064B016090C0800404E9816B1451030004211110304C808215422501821990E0E650E00608C4684042808830CDAD08419CCE100704B4B18060591B58170008420420900B98303080802314060A4369016E2D762B760222009592332530015B0263000C408035F400122050040280024010006E0C40047000103C0032200254600208450020";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "09400356438000485000000000695814A011204008973060152100019100598EABA70010008CC8808B14AA297006C1088C18211381084000010000A000E02800410014107180030B10BC0000001861286A158064969801C008F1810828A004C18E4816CB094800A40916913D489D2220810408204102081040820410305028838B98002E38002080D902004605A371010110D4C33180C0380082ED26D3E264D6B6416B6C06B6C00B64003692501CC01C3463709F45080043E8A1263002100100F8052B0145102103E4AE084890290884240050842CAA109909029088280309414A500281481024C5146096209442020108082002088045914002340A8026D401";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "0D4F4EF4F4F46F470F46F470DD1B7475408240128618128209120951485061061021821602A2210908393AA0E745A30B9301C8618F93401C201D83C9A0070806019D8973340340018019226810000403C0002000302060666844A8800C0783F66AB15DE0566980A150CD3A64AB0EF04950666A988E2E23091D461298ACD0288778135548ACD305431264D552F049A201281BC1AE345100503725651CD5940129848C733405493A49D249D269D7834866480A8B3570A26990150DE05669850334EBC0AC930A06F02B24C281BC12431315F069220C4C57C1A48837257949106E4A8169E6A81697240B2C39205964A98918E1226226229AA6A80A1429BE0781B244";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "C44C45354D501406D0B31A34D534C005433254B3540C310E37C14D31BC1492189F0534C6F2A37C2D240480C00024020013140D311EAAC0534D713154BC14D30DE0A490DE0A490CA69D781A34329A63B92B2C75E6ACB195C959632B53490333405564AE0A8926000A2818AC6F8292418AC6F829A418B8AB00806B8294921C5D559522B24C0151C4993154BC1A68805106F02B34C313154BC1241BC445881A0DE04C5526906F11162068378131549A41BC445881A0DE04C5526906F111620483781315492418989102C48015CD71A28831715495AEAA92B4C564921972490CB9A6861CD3433AF02524860C92430669A18334D0C1818C0181700605C01807006038";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "B2570A26E68862E23091C461298AC90288778135548ACD30CC901578A34856486B4D3430D0C243090C400C0600C0180300C4993554BC1A48805106E6ACA392B280253090726E889697AD69A5A0D02449024491340D1340D02449024491447F81A56158DF0A2B461FA49024D5684D34A9A8AD0531204250A629020A6240249024D5684D34ABA896C157114096BA4496BB4096BB44D793536A504A102A504A102A504A10723A1E3A16A42DE93550435AAA051000D540026AA011A924E956AA81440D5401AA8149124F20167C80259E8D1A0482683E4A42100C909084081D53246B3892DC24ABBAABAABAEAAEBEEBEBBEFAEFAEA8A47891A24489001084249B6D24";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "DB690DA26D6A27BF6C2D5200200011000000014000041014000400A000C00A1280202141281225004A20D090B518814040A00081501280202141281225104A202A0280D890B56051014250040428250244A0094005005422D8145302A028002A002A002A04D125A34689C2D81262066C40498209B277E4288D109776CD9BB66ED9BB66ECB5D9659659746835D1A0D6D954A5A9DCCA6B53B9F13A5256B7A42610B1E1B15480A4520C1AB06AC1C529160A2C480A4949A6A92D4A5AD6A5AD294A5296B535093CB8A8293D8EBA0A426480A4F62AA8290996029244E8DD296EA562B54B52C3D2D4C937A1684684904AA4004D1A009026FC36844E8AA4810492A48068";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "49020923401214DF2448071A2448C4A481F1A921A41F989480D207569A9120241A00AD26A4DDA6A46234494906834015A49C9D68C924248126A620248095B1A592245512100D0069A9880D2026DDA0C9CB0498B0D04DC151169A09382A228116245880A08089226A41822C48B10141011240D4202054152C6F2D6ED6979912009006B4D2A9114975286A70D4E1A94353AEE70DCE1B9C37386A70D295A4A4BA444376D66D66D66D7497497498A90A8A9029355026C4D2890A90315214548149AA8204484A40A401200493790A0420204684713F00E96AC166A2B500CA4149D2C24A524F0B0122488505C00D665154A02841886290A48E9052B4842D7E0E451244";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "D13524E116892AAA13542656AA435409AD26D0A985D2CA14285084E4B2850A00DC9650A109E96500DE9605468489A4DBD48EA474C0C74418E8811E80B3515A47C41883CB313E615A412C18096026269A6802D2952D128000124840C0A7C88E8B911D171A8EC5E1F81A68F60701B6D2489B6D24E49F9BCDE6F37DBEDF6FB79BCC64DB69244DB692742490002490004C7EDF6F379BCDE6FB7DBEDF6F379BCDE6FB7DAC936DA49136DA49D09240009240002463F6F379BCD2109E644666444444850000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088882222828AAAAAAA208880";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N15
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h00000000FFFFFF8F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h0353A3F30F5FAFFF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N44
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h0000000000150000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N27
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h00000000FFFFFF8F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h082A5D7F5D7F5D7F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N2
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N39
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h0000000000130000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000B24081D2A292AA8B67C955D30525AA65ACBB9776AFD5D2D66F38B0DDCDC1144C71C70CC4A82A1C49A95571A05A56B50089453D36C90DB50AB5B7E7A279B34A68AB8AB055038FFFC9C05400084430510488141203A75DEBB1D03D310E2B0E24104EE73E1F0C8F990D203594B6008420DA008100432C7424834C1967D774F1756872C22DD2559F407E415E11D73D9018231980198235BBC00A2B002619A8032C7005932300912498006DC00F47004B9B826A9801C9884015";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "E11450ABECA9089538FFFFFFFF771D1B8A8C2C87EEA849069032C6804D5800482340B06C39C126AC14D50891CC89ACC11295982058361DF4617AC22C33B30BD600234586CDCF108A081353F3C580112233C0A6448C6A60027D944D23C14189241F3F4064C39601C74080180744011010488244122091048824412209202C913B4475CC15059232F2CE91E582AE22AD5C37A86120CA587305627001F66349A818C0818C0800C0800C080000FB2082588D044FE75F8C2703ABE597EC80002344EAF8054ACB0E53CEABF8A0F03B0B13931804382061C253E011B0B1393E3BFED024025812250C101940E3A5005063441865106088C1E6C1001C31FE63601D8F281E";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "029CA3CA09CA3CA09CA3CA09C2870A290212110206920CE9A6F9A69C399F5DF488A0019FFD5EC0FCC713FE800E1C00206015E60E2FD6285C44791FEB0E37111E201F80766813C00380096669110357ABC800E1807020E0266C008896AF571FCE22E108CF14818481009028E02E046781404E06B084D706184F0C3012290020C233EF85C229030402651BE17067A2908162119F2ED0C18EC02301754C05D5F10B0C0827000414288146218621833C084E000A0F11708C815A3008CF14A1844240819E29030884678A50C22119E0426F8D67830309BE359E8C0C23117358104E268155E0681547000AEE38805771831810433DF86F053E4F1E6F01EE8CE33E967B";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "F0DE0A7C9E3CDE3047A269C28C00C00C427115F115086104C19F043119F00213067C10C461BD1994522A44C8885787C596300826978B80C10826FC5C19F00308CF80108CF82109821433E1D2260061188AAA46602AA918C455533B061802710050E22E0E32046958601329A33E0841329A33E084137E2E0080CBA6300309AF171708A50C41009906FC5C19E8A420C184678A40C26F85C19E861193A7E02908CFBF170A18464E9F8084233EFC5C2061193A7E02108CFBF170818464E9F8084233EFC5C206137C1083E080099976860826BC5C17278B82E0914A21122510891288448944225267C2884489442244A2112251089101081102204408811022044110";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "F01708CA06084D786184F0C3012290020C233EF85C2294309C401433BD31148045285225088422548860881408811022089906F85C19E08420C184622EA980BABE216184242C004A3BF0A21293085250C5250C5250C5250C5350C5350D597B3E994E5346738A445FD10C29D1785442B3A0ED167421AD7ACE08802CE057510C29D1785442B180D6C763017908BD1908BD0908BD0917B4E0F0D11A20E0D31A30E0D11A36F1793D79758197FE605042702B0514A18140D2C0A151208AFE4C0AC14018140302810808AFC0277F002BDF94A10A42AABF99101E8D2C0408055F29D10648C100205455045555141455145155151051114844008100042091CC30410482";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "0820088104A8107F801428884004200208133C10208023C10204DE001009E0303030316394396214E0E3094451303C801E40003C81303030316394396204E0C78478430144510F203C862606062C72872C429C9CF0CF0D6143C2207847842786478547855B06C2950A5441406C3609A4C1B493369B3FCE0A646E07D3874E9C3874E9C3A6534CB2C30C330381CC0E4784D84290E800A529D02134281A4010521880244CA424214409508000144610C08089424214A013F294A5290A42141485294A424224730419083245344219042420CD14D1086010908230660D1084103810214840E90A448FF4A00A0400808081B0A90400117E4A10FA41121120A81080A4";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "148236942080123E000007881020709001FBE400801F0E12004207C828000000A980B10A11F20810381021200205301621023FA1A00400020A522000823E828340602000400400A21488042091FA0930010F00150CF00C5440211E018A8A031424400800081E0284D0862848801000103C0548228314C5173F14854A4770D760063A414040C0A0AA4074A0E90BD283A407080E101C203A4074A0E145D250680303C24C00D24D00C24C00D2498B1098B1989147125EC60018B1031621C58CC40A646000C2C40040020241FE191100C032FEFC9E098546916882C5A8108C43428DA5211F0D531E3122BC3F8CE0B5FD287D9B1084A58D012A10602793FE14156D1B";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "06D291F48A514A147B004288288411B69011F21081028A162C51A0C0A2858B34081450B301814518081482068A368245F02F817511175922EB265E34B4416207CC5013CB011EC05A210D1B0862232620840302851444A0048048C1CBE7F3090BE61217A10F064BE05C31E00740820820082082104B4D86D361B4D86D361B4D87104104100410410029A20869A208685A6C369B0DA6C369B0DA6C369B0DA6C369B0CA0904104010410440A68821A688253442C369B0DA61189C4446444664453500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0A0A0A0A0A2AAAAAA828281";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h00770F77F077FF77;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N8
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 64'h0000000000000222;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[1]~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000007FFC0000000048D35010000802001824000CAA750108060280500B016103060A5E545414B100000032F2A112A2120010901603019555654004132848B080800817CF08682F44020002415947CFB8A84615502C0592D916E6E5022190F219061D1042A1B2CA390685A251790881B18085E06F19DA05430CF6867B956D9D383CD8AFF403E66C2BD95343E7C084377C744A009E472420094A02D20080F900572401302160092880144130010E28D00C288053780138D00099600A414C8064";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "A029E7524B0A0188E200000000F6085B143C04FFAF5B3A7001D1577C101AA18481F7357D1C5C080CC300217EC0874FC9CC09F93B99BE4FE46BF0D4CD1B533F8661209993BCE00B0500CFB80002B860DB0A05013311F019E13861831F88E04CE9D121179BCECAFC1BA80A81BC40DD0380040020010008004002001000F80CA9AC88B94D28B8D60E6863AA253D05D4501692388700019281B93484835319B2140001C0001C0001C0001C0001A8595C8C0CA805255522B054AAB0483992469612AAAAC42840ACAA92AABE847C17C81281FE1E0E1023F2517874FC812814105580204800420101300B38419C10303331F1F6C7C410C0C25B824C108011456D162810";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "B280B20B180B20B180BA0B9842E90B9D0090414020020630A2A8A2C61E8B2CA110A8408D7DF6F0506392AB001CB080A438D5730A2B612C68642015B08B1A190BC03992BCC35A7C42F2A86238854954AA407922CE5420A02638228A12AD5415418248025F91C02C1A303C091824C12FE00C1182244180049081092107238B440097C0448723C168C0EF3011212FE78ED84404BE24E088848808C1346344D1201A484408C0B33801C04D80CDA0897E0011A16460C12B1DC075A2025F91C028C0E004BF23C051812FC8F014604BF000C0442FE211030110BF084408C125108011A21517182151E0D0A8A18605450D12508819380800818000042FA06485E17C8270";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "1001030000085F724190C08238D019A8808C138D1303480190BE30104BE3010642F8C0412D990B98E16C0C1E5CE6F36F54A3020C4009258D040C00484BE301025F1A0825F18083180897C0820C60004608A60318229888304530123490808D0B231A254077803C91460723217C6020723217C682060224949389246348030012521C8F05CA303BCC00484BF1C3B688012FC8E000C04484BF0004B3100178025F01121E0012CC4005C0097C044870004B3100178025F01121E0012CC4005C0097C0448700060211B810939D312784400C04485240090A48391E70040E3802071C01038E00842F839C01038E0081C70040E3802060444048090120240480901406";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 64'h00000000FFFFEFCF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|decode5|eq_node[0]~1_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\inst7|clockgen_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(gnd),
	.ena1(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~DUPLICATE_q ,
\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "m68kdebugmonitor.mif";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_89j1:auto_generated|altsyncram_qtk2:altsyncram1|ALTSYNCRAM";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 16384;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "0C12B1DC5444180849081092107238B440097C04487238102342C897993591C416027209882720988202024120240480A03B8C04484BF9E3B688011A268C609A240349080E09866B2ABCC70F05826398E6398A6398E6398E6298E6298B31597C991E4642FBC8C16AF3C41E313838F05C604B738CFD8CE47188864719F573C41E313838F05C6070B538CF258D9725CD97358D9735B297B520C2180460C0184060C21802A050A85033D1C2AC984B208C2824B6FC612BA43094E074CAACE30A092DC612B0C25390CCAB9C61AE70186AF8314C6126ABB0E1C01C430ABBB15538F384C469CB525875875971875971D7596186596197D95264C9932643442109249249";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "2492425492801055C118F98501C281A0842128B20844128B2108145108C545396048010300307032C4AB8BC86200A834541208A820396048010300307022C48510514B83C8624A0DA8270C09002060060E065814A24A2C61828838516512B5176510651453C4E30E1C3891C0CE0619E68338D1A7012ADFEA644E4A81224409122448910242041049241303814C8E4480EC6318A24CE63944C817388C6227708051AC0A3A162130C1D327040C2318F0C940D1621892513F1CE7318E631C58C7398C63F3A4511515885071D1621819162145D745886460588432060518C4991C99330CC3398C144AAAE39E4114C5190D38312AA3D154CE398435832045B1198EC4";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "9C81A78725547A2A99323BCC993239198EBE4640CCEBC72330663A6E7064C819B9A2990E51531E191C99323303273453218229E244C8190F9E6254191E2797188AC5B142E60643E798950647D15B1538EA2B8E218AB80C45D6B1578188B88ED99B26C7C747571EE5F19DB3364D8F8E8EAE3988E62310C4031518C58C49881010600E73CD6242E2CC7418ED31D063A0C6418C831906320C7418C831C46171108A80312212312212312212212B08A8B08AC4D10B985E8A66708A161151845626887AF333222A19C0CE7948AEB0EA1B1D8642AC0374411A292C826CB9346C40CA29C73915449E0531322C3D09C6E8BDFE31237C9DB8E3479B10D16386A5C32C4F13";
defparam \inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "84E311330E03E87D3231E1CE211F3027189159B8248A2950A54286228A54294084514A85484514AC845107223C271A65632B195511155122AA24573496413215DD625ABA800B9249301593D048000079C311C2049CC74E208208AD4949730102E602056177074AB454102CBA8F492491249249092F2F97CBE5F2F97CBE5F2F9729249248924924891A4DA4DA4DA4DA397CBE5F2F97CBE5F2F97CBE5F2F97CBE5F2E124924922492492246936936936936E11CBE5F2F960E43A020020020201280000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008888888888AAAAAAA222220";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h0303CFCF55FF55FF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h0000000000000700;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h00000000FFFFFDDD;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h028A57DF57DF57DF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N44
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h6660666000000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .lut_mask = 64'h000C000C55555555;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00FF00AA03FC02A8;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0000000000110011;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h0E000E00E000E000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N53
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0010001000000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'hEE00EE0000000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h333C222800000000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N59
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0880202002082000;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 .lut_mask = 64'h4400440000220022;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h00C832FA00003232;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 64'h111111111B1BBBBB;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'hC502C50200220022;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h03020302CF8ACF8A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'hD000D00000080008;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datad(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h03CF03CF028A028A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0F0A0F0A3F2A3F2A;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N8
dffeas \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\inst16|inst1|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0505050555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hBBBFBBBFBBBBFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y32_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \Can0_RX~input (
	.i(Can0_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Can0_RX~input_o ));
// synopsys translate_off
defparam \Can0_RX~input .bus_hold = "false";
defparam \Can0_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \Can1_RX~input (
	.i(Can1_RX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Can1_RX~input_o ));
// synopsys translate_off
defparam \Can1_RX~input .bus_hold = "false";
defparam \Can1_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \miso_i~input (
	.i(miso_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\miso_i~input_o ));
// synopsys translate_off
defparam \miso_i~input .bus_hold = "false";
defparam \miso_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \IRQ2_L~input (
	.i(IRQ2_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRQ2_L~input_o ));
// synopsys translate_off
defparam \IRQ2_L~input .bus_hold = "false";
defparam \IRQ2_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \IRQ4_L~input (
	.i(IRQ4_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRQ4_L~input_o ));
// synopsys translate_off
defparam \IRQ4_L~input .bus_hold = "false";
defparam \IRQ4_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \TraceRequest_L~input (
	.i(TraceRequest_L),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TraceRequest_L~input_o ));
// synopsys translate_off
defparam \TraceRequest_L~input .bus_hold = "false";
defparam \TraceRequest_L~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \RS232_RxData~input (
	.i(RS232_RxData),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RS232_RxData~input_o ));
// synopsys translate_off
defparam \RS232_RxData~input .bus_hold = "false";
defparam \RS232_RxData~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \SCL~input (
	.i(SCL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SCL~input_o ));
// synopsys translate_off
defparam \SCL~input .bus_hold = "false";
defparam \SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y54_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
