library ieee;
use ieee.std_logic_1164.all;

entity and2 is
	port(A,B: in std_logic;
			output: out std_logic);
end and2;

architecture behavAnd2 of and2 is
	process
	begin
	if (A and B){
		output <= '1'
	}
	else{
		output <= '0'
	}
	
end behavAnd;