INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignZeroExtend.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/RegSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PCSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/JumpOp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpOp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InsMemRW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMemRW
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/DataSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALUSrcSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSrcSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SingleStyleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleStyleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Computer Organization/Experiment/SingleCycleCpu/SingleCycleCpu/SingleCycleCpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
