Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 15 14:30:38 2021
| Host         : LAPTOP-RGVKIBK7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_ibert_7series_gtp_0_control_sets_placed.rpt
| Design       : example_ibert_7series_gtp_0
| Device       : xc7a50t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   354 |
|    Minimum number of control sets                        |   354 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   517 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   354 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     8 |
| >= 16              |   236 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2661 |          580 |
| No           | No                    | Yes                    |             173 |           63 |
| No           | Yes                   | No                     |            1420 |          304 |
| Yes          | No                    | No                     |            5096 |         1473 |
| Yes          | No                    | Yes                    |             157 |           33 |
| Yes          | Yes                   | No                     |            1072 |          291 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                          Enable Signal                                                                                         |                                                                                    Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_ibert_core/inst/bscan_inst/UPDATE                             |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |         1.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |         1.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                          |                1 |              1 |         1.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                        |                1 |              1 |         1.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                   |                1 |              1 |         1.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                   |                1 |              1 |         1.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                 |                1 |              2 |         2.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                   |                1 |              2 |         2.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                 |                1 |              2 |         2.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                 |                1 |              2 |         2.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                   |                1 |              2 |         2.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/in0                                                                                                 |                1 |              2 |         2.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                   |                1 |              2 |         2.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                1 |              2 |         2.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              3 |         3.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                   |                1 |              3 |         3.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                                  |                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                       |                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__14_n_91                                                                                             |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__12_n_91                                                                                             |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_11                                                                                                                |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_7                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__2_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__1_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__10_n_91                                                                                             |                1 |              4 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[2]                                                                                                                                                  |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__8_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__9_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__5_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__4_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_2                                                                                                                  |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_91                                                                                               |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__6_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                            |                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_10                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_3                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                2 |              4 |         2.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                    |                1 |              4 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                             |                1 |              4 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                         |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_6                                                                                                                  |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/hold_clk[3]_i_1__0_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/hold_clk[3]_i_1__13_n_91                                                                                              |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                   |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                    |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_1                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_0                                                                                                                  |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_5                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_4                                                                                                                  |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_9                                                                                                                 |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_8                                                                                                                  |                1 |              4 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                   |                1 |              4 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg[0]                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                2 |              5 |         2.50 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_2[0]                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                2 |              5 |         2.50 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              5 |         5.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_0[0]                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              5 |         5.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1_n_91                                                                                               |                1 |              6 |         6.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                2 |              6 |         3.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ram_empty_i_reg_1[0]                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__5_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__2_n_91                                                                 |                1 |              6 |         6.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[1]                                                                                                                                                  |                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__3_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__1_n_91                                                                 |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |         3.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1_n_91                                                                                               |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2__1_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1__0_n_91                                                                 |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |         3.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__0_n_91                                                                                            |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_2_n_91                                                                            | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_7bit/bit16.p7_16/prbs[6]_i_1_n_91                                                                    |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                2 |              6 |         3.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[13]_i_1__1_n_91                                                                                            |                2 |              6 |         3.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_91                                                                                                                       |                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                               |                1 |              6 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__12_n_91                                                              |                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__19_n_91                                                              |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                            |                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__26_n_91                                                              |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[3]                                                                                                                                                  |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                           |                3 |              7 |         2.33 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[0]                                                                                                                                          |                3 |              7 |         2.33 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_7bit/bit16.p7_16/prbs[6]_i_1__5_n_91                                                               |                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_do[13]_i_1_n_91                                                                                                 |                2 |              7 |         3.50 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in_reg[17][0]   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                          |                1 |              8 |         8.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_0[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                1 |              8 |         8.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2                                                                                                              |                2 |              8 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[0]                                                                                                                       |                3 |              9 |         3.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[12]                                                                                                                      |                2 |              9 |         4.50 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[3]                                                                                                                       |                4 |              9 |         2.25 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[6]                                                                                                                       |                3 |              9 |         3.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[9]                                                                                                                       |                4 |              9 |         2.25 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_1__2_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/SR[0]                                                                                                                      |                4 |             10 |         2.50 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_1__0_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_1_n_91                                                                                                    | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/SR[0]                                                                                                                      |                5 |             10 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/FSM_onehot_rh_state[9]_i_1__1_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/SR[0]                                                                                                                      |                3 |             10 |         3.33 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/iTARGET_CE                                                                                                                                                      | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                   |                2 |             10 |         5.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                |                                                                                                                                                                                        |                8 |             11 |         1.38 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[1] |                4 |             12 |         3.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[1] |                2 |             12 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__3_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__1_n_91                                                              |                3 |             14 |         4.67 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1_n_91                                                                 |                2 |             14 |         7.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__1_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__0_n_91                                                              |                2 |             14 |         7.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_2__5_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_15bit/bit16.p15_16/prbs[14]_i_1__2_n_91                                                              |                4 |             14 |         3.50 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__8_n_91                                                            |                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__13_n_91                                                           |                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__18_n_91                                                           |                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_15bit/bit16.p15_16/prbs[14]_i_1__3_n_91                                                            |                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]_0                                                                                    |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_0[0]                                                                                                                        |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_3                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_7                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_1                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_5                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_5                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_2                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_0                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_2                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_4                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_5                                                                                          |                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_4                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_0                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_4                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_2                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_6                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_3                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_1                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_3                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]_0                                                                                          |                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_4                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_0                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_1                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_1                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_0                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_2                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_4                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_0                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_0                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_5                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_5                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_0                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]_0                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_0                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_1                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_3                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_1                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_4                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_3                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_6                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_7                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_4                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_5                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_2                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_1                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_1                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_3                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_4                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_2                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_4                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_0                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_6                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_5                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_4                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_0                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_1                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_3                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_0                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_7                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_1                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_1                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_5                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_3                                                                                          |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_4                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_3                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_1                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]_0                                                                                          |                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_0                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_4                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_2                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_5                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_4                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_0                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_5                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_1                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_4                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]_0                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_0                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_2                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_3                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_4                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_1                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]_1                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_7                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_1                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_5                                                                                          |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_4                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_3                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_0                                                                                          |                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_2                                                                                          |                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_6                                                                                          |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]_0                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]_5                                                                                          |                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_2                                                                                          |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                 |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                           |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg_n_91_[3]                                                                                                            |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_0                                                                                            |                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_2                                                                                            |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_3                                                                                            |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_1                                                                                            |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]_4                                                                                            |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                                   |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__3_n_91                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_0                                                                                                                  |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                   |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_91                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                    |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__6_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_3                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__5_n_91                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_2                                                                                                                  |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__10_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_7                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__9_n_91                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_6                                                                                                                  |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__14_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40_11                                                                                                                |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__13_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_TXUSRCLK_FREQ_COUNTER/testclk_div40_10                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                          |                4 |             16 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in_reg[17]_0[0] |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__4_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_1                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                5 |             16 |         3.20 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/shift_reg_in_reg[17]_2[0] |                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                             |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                          |                3 |             16 |         5.33 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__0_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1_n_91                                                                                                |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__8_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_5                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__7_n_91                                                                                                   | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_4                                                                                                                  |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__2_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__1_n_91                                                                                             |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__8_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__7_n_91                                                                                             |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__6_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__4_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__12_n_91                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40_9                                                                                                                 |                5 |             16 |         3.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__11_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40_8                                                                                                                  |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__3_n_91                                                                                             |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__5_n_91                                                                                             |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/init_r1                                                                                                    |                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__10_n_91                                                                                           |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__9_n_91                                                                                             |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__12_n_91                                                                                           |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_91                                                                                                  | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                                   |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/refclk_cnt[0]_i_1__14_n_91                                                                                           |                4 |             16 |         4.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_91                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                                    |                5 |             16 |         3.20 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__13_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt[0]_i_1__11_n_91                                                                                            |                4 |             16 |         4.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                            | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                5 |             17 |         3.40 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                             | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                5 |             17 |         3.40 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[0] |                5 |             17 |         3.40 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]_0[0] |                5 |             18 |         3.60 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_91                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                6 |             18 |         3.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                3 |             18 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__3_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__1_n_91                                                              |                5 |             22 |         4.40 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__5_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91                                                              |                5 |             22 |         4.40 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2__1_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91                                                              |                4 |             22 |         5.50 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_2_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_23bit/bit16.p23_16/prbs[22]_i_1_n_91                                                                 |                3 |             22 |         7.33 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__2_n_91                                                            |                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__0_n_91                                                            |                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__6_n_91                                                            |                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_23bit/bit16.p23_16/prbs[22]_i_1__4_n_91                                                            |                                                                                                                                                                                        |                5 |             23 |         4.60 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                        |                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  u_ibert_core/inst/u_bufr/DRCK_IN                                | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[4]                                                                                                                                                  | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                4 |             28 |         7.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_91                                                                                                                      | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |                5 |             28 |         5.60 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__3_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91                                                              |                5 |             30 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__5_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91                                                              |                5 |             30 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2_n_91                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1_n_91                                                                 |                4 |             30 |         7.50 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_2__1_n_91                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patgen16/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91                                                              |                5 |             30 |         6.00 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                              |                5 |             31 |         6.20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                              |                4 |             31 |         7.75 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1_n_91                                                               |                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__0_n_91                                                            |                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                              |                7 |             31 |         4.43 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__1_n_91                                                            |                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_31bit/bit16.p31_16/prbs[30]_i_1__2_n_91                                                            |                                                                                                                                                                                        |                7 |             31 |         4.43 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/all_one_or_zero                                                                                              |                8 |             31 |         3.88 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]_0[0]                                                                                                               |               17 |             38 |         2.24 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               10 |             48 |         4.80 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      |                                                                                                                                                                                        |               19 |             48 |         2.53 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               10 |             48 |         4.80 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               13 |             48 |         3.69 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               20 |             48 |         2.40 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               19 |             48 |         2.53 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               16 |             48 |         3.00 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      |                                                                                                                                                                                        |               19 |             48 |         2.53 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      |                                                                                                                                                                                        |               13 |             48 |         3.69 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               18 |             48 |         2.67 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      |                                                                                                                                                                                        |               15 |             48 |         3.20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/E[0]                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               11 |             48 |         4.36 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               19 |             96 |         5.05 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               17 |             96 |         5.65 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               19 |             96 |         5.05 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               14 |             96 |         6.86 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               18 |             96 |         5.33 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/rst_sync2                                                                                                   |               18 |             96 |         5.33 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               17 |             96 |         5.65 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/rst_sync2                                                                                                   |               18 |             96 |         5.33 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/den                                                                                                                         |                                                                                                                                                                                        |               29 |            128 |         4.41 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                                |                                                                                                                                                                                        |               52 |            277 |         5.33 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                                |                                                                                                                                                                                        |               50 |            277 |         5.54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                                |                                                                                                                                                                                        |               42 |            277 |         6.60 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                                |                                                                                                                                                                                        |               54 |            277 |         5.13 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[0] |                                                                                                                                                                                                |                                                                                                                                                                                        |               97 |            472 |         4.87 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                       |                                                                                                                                                                                        |              152 |            560 |         3.68 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                       |                                                                                                                                                                                        |              177 |            560 |         3.16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                       |                                                                                                                                                                                        |              165 |            560 |         3.39 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/den                                                                                                                       |                                                                                                                                                                                        |              155 |            560 |         3.61 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                                |                                                                                                                                                                                        |              277 |           1134 |         4.09 |
+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


