<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="cortex__m_2cmsis_8h" kind="file" language="C++">
    <compoundname>cmsis.h</compoundname>
    <includes local="no">soc.h</includes>
    <includes refid="nvic_8h" local="no">arch/arm/aarch32/cortex_m/nvic.h</includes>
    <includedby refid="arm__mpu__v8m_8h" local="no">include/arch/arm/aarch32/mpu/arm_mpu_v8m.h</includedby>
    <incdepgraph>
      <node id="1">
        <label>include/arch/arm/aarch32/cortex_m/cmsis.h</label>
        <link refid="cortex__m_2cmsis_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>arch/arm/aarch32/cortex_m/nvic.h</label>
        <link refid="nvic_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>devicetree.h</label>
        <link refid="devicetree_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="15" relation="include">
        </childnode>
        <childnode refid="16" relation="include">
        </childnode>
        <childnode refid="17" relation="include">
        </childnode>
        <childnode refid="18" relation="include">
        </childnode>
        <childnode refid="19" relation="include">
        </childnode>
        <childnode refid="20" relation="include">
        </childnode>
        <childnode refid="21" relation="include">
        </childnode>
        <childnode refid="22" relation="include">
        </childnode>
        <childnode refid="23" relation="include">
        </childnode>
        <childnode refid="24" relation="include">
        </childnode>
      </node>
      <node id="16">
        <label>devicetree/clocks.h</label>
        <link refid="clocks_8h"/>
      </node>
      <node id="19">
        <label>devicetree/dma.h</label>
        <link refid="devicetree_2dma_8h"/>
      </node>
      <node id="21">
        <label>devicetree/fixed-partitions.h</label>
        <link refid="fixed-partitions_8h"/>
      </node>
      <node id="17">
        <label>devicetree/gpio.h</label>
        <link refid="devicetree_2gpio_8h"/>
      </node>
      <node id="15">
        <label>devicetree/io-channels.h</label>
        <link refid="io-channels_8h"/>
      </node>
      <node id="23">
        <label>devicetree/ordinals.h</label>
        <link refid="ordinals_8h"/>
      </node>
      <node id="24">
        <label>devicetree/pinctrl.h</label>
        <link refid="devicetree_2pinctrl_8h"/>
      </node>
      <node id="20">
        <label>devicetree/pwms.h</label>
        <link refid="pwms_8h"/>
      </node>
      <node id="18">
        <label>devicetree/spi.h</label>
        <link refid="devicetree_2spi_8h"/>
      </node>
      <node id="22">
        <label>devicetree/zephyr.h</label>
        <link refid="devicetree_2zephyr_8h"/>
      </node>
      <node id="7">
        <label>sys/util.h</label>
        <link refid="util_8h"/>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="11" relation="include">
        </childnode>
        <childnode refid="12" relation="include">
        </childnode>
        <childnode refid="13" relation="include">
        </childnode>
      </node>
      <node id="9">
        <label>sys/util_internal.h</label>
        <link refid="util__internal_8h"/>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="10">
        <label>util_loops.h</label>
        <link refid="util__loops_8h"/>
      </node>
      <node id="8">
        <label>sys/util_macro.h</label>
        <link refid="util__macro_8h"/>
        <childnode refid="9" relation="include">
        </childnode>
      </node>
      <node id="12">
        <label>zephyr/types.h</label>
        <link refid="include_2zephyr_2types_8h"/>
        <childnode refid="13" relation="include">
        </childnode>
        <childnode refid="14" relation="include">
        </childnode>
      </node>
      <node id="11">
        <label>stdbool.h</label>
        <link refid="stdbool_8h"/>
      </node>
      <node id="14">
        <label>stdint.h</label>
        <link refid="stdint_8h"/>
      </node>
      <node id="6">
        <label>devicetree_fixups.h</label>
      </node>
      <node id="5">
        <label>devicetree_unfixed.h</label>
      </node>
      <node id="2">
        <label>soc.h</label>
      </node>
      <node id="13">
        <label>stddef.h</label>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="1">
        <label>include/arch/arm/aarch32/cortex_m/cmsis.h</label>
        <link refid="cortex__m_2cmsis_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>include/arch/arm/aarch32/mpu/arm_mpu_v8m.h</label>
        <link refid="arm__mpu__v8m_8h"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" prot="public" static="no">
        <name>CPACR_CP10_Pos</name>
        <initializer>20U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="27" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1aae47418d3f6f6596d74427d671db4568" prot="public" static="no">
        <name>CPACR_CP10_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" kindref="member">CPACR_CP10_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="28" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1ab98d9a7803e01c9419a1b3db46ea1add" prot="public" static="no">
        <name>CPACR_CP10_NO_ACCESS</name>
        <initializer>(0UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" kindref="member">CPACR_CP10_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="29" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="29" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1aae2814998733c5960397fe122e1fd171" prot="public" static="no">
        <name>CPACR_CP10_PRIV_ACCESS</name>
        <initializer>(1UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" kindref="member">CPACR_CP10_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="30" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a92b527c3d4f14132baac8726ab4df091" prot="public" static="no">
        <name>CPACR_CP10_RESERVED</name>
        <initializer>(2UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" kindref="member">CPACR_CP10_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="31" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a9206df98746982fe6644162f551d7dfa" prot="public" static="no">
        <name>CPACR_CP10_FULL_ACCESS</name>
        <initializer>(3UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" kindref="member">CPACR_CP10_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="32" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="32" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" prot="public" static="no">
        <name>CPACR_CP11_Pos</name>
        <initializer>22U</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="35" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a48424c4ebf99120abe4887ca5f6445eb" prot="public" static="no">
        <name>CPACR_CP11_Msk</name>
        <initializer>(3UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" kindref="member">CPACR_CP11_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="36" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a8994c5fdf0730b06c7a11846151eaa5f" prot="public" static="no">
        <name>CPACR_CP11_NO_ACCESS</name>
        <initializer>(0UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" kindref="member">CPACR_CP11_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="37" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1abcb053930af36f899c8d079fa80cbb6a" prot="public" static="no">
        <name>CPACR_CP11_PRIV_ACCESS</name>
        <initializer>(1UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" kindref="member">CPACR_CP11_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="38" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a8318babac72e1f7ee52b60cbf0c5975d" prot="public" static="no">
        <name>CPACR_CP11_RESERVED</name>
        <initializer>(2UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" kindref="member">CPACR_CP11_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="39" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a45e50725e2027dda6cbc5ca350d5d177" prot="public" static="no">
        <name>CPACR_CP11_FULL_ACCESS</name>
        <initializer>(3UL &lt;&lt; <ref refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" kindref="member">CPACR_CP11_Pos</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="40" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a0f672d65f1fbc62a75e066048264c0f4" prot="public" static="no">
        <name>SCB_UFSR</name>
        <initializer>(*((__IOM <ref refid="stdint_8h_1a5debae8b2a1ec20a6694c0c443ee399e" kindref="member">uint16_t</ref> *) &amp;SCB-&gt;CFSR + 1))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="42" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1ace52c3f875852a67eee92a6c73337df0" prot="public" static="no">
        <name>SCB_BFSR</name>
        <initializer>(*((__IOM <ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref> *) &amp;SCB-&gt;CFSR + 1))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="43" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="cortex__m_2cmsis_8h_1a3d8004f5f65396c796982f2778607ace" prot="public" static="no">
        <name>SCB_MMFSR</name>
        <initializer>(*((__IOM <ref refid="stdint_8h_1a3cb4a16b0e8d6af0af86d4fd6ba5fd9d" kindref="member">uint8_t</ref> *) &amp;SCB-&gt;CFSR))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="44" column="9" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8" prot="public" static="no" strong="no">
        <type></type>
        <name>IRQn_Type</name>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a" prot="public">
          <name>Reset_IRQn</name>
          <initializer>= -15</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30" prot="public">
          <name>NonMaskableInt_IRQn</name>
          <initializer>= -14</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85" prot="public">
          <name>HardFault_IRQn</name>
          <initializer>= -13</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237" prot="public">
          <name>SVCall_IRQn</name>
          <initializer>=  -5</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c" prot="public">
          <name>DebugMonitor_IRQn</name>
          <initializer>=  -4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2" prot="public">
          <name>PendSV_IRQn</name>
          <initializer>=  -2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7" prot="public">
          <name>SysTick_IRQn</name>
          <initializer>=  -1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm/aarch32/cortex_m/cmsis.h" line="51" column="1" bodyfile="include/arch/arm/aarch32/cortex_m/cmsis.h" bodystart="51" bodyend="67"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>CMSIS interface file. </para>
    </briefdescription>
    <detaileddescription>
<para>This header contains the interface to the ARM CMSIS Core headers. </para>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017<sp/>Nordic<sp/>Semiconductor<sp/>ASA</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_M_CMSIS_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_M_CMSIS_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;soc.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="nvic_8h" kindref="compound">arch/arm/aarch32/cortex_m/nvic.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CP10<sp/>Access<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="cortex__m_2cmsis_8h_1a65fa7b1d26e122d7466d09d023dd03f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>20U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="cortex__m_2cmsis_8h_1aae47418d3f6f6596d74427d671db4568" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>CPACR_CP10_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="cortex__m_2cmsis_8h_1ab98d9a7803e01c9419a1b3db46ea1add" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_NO_ACCESS<sp/><sp/><sp/><sp/>(0UL<sp/>&lt;&lt;<sp/>CPACR_CP10_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="cortex__m_2cmsis_8h_1aae2814998733c5960397fe122e1fd171" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_PRIV_ACCESS<sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CPACR_CP10_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="cortex__m_2cmsis_8h_1a92b527c3d4f14132baac8726ab4df091" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_RESERVED<sp/><sp/><sp/><sp/><sp/>(2UL<sp/>&lt;&lt;<sp/>CPACR_CP10_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="cortex__m_2cmsis_8h_1a9206df98746982fe6644162f551d7dfa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP10_FULL_ACCESS<sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>CPACR_CP10_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>CP11<sp/>Access<sp/>Bits<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="cortex__m_2cmsis_8h_1aedc603d4d2e20473426cf237efdf0a0f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_Pos<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>22U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="cortex__m_2cmsis_8h_1a48424c4ebf99120abe4887ca5f6445eb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_Msk<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>CPACR_CP11_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="cortex__m_2cmsis_8h_1a8994c5fdf0730b06c7a11846151eaa5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_NO_ACCESS<sp/><sp/><sp/><sp/>(0UL<sp/>&lt;&lt;<sp/>CPACR_CP11_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="cortex__m_2cmsis_8h_1abcb053930af36f899c8d079fa80cbb6a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_PRIV_ACCESS<sp/><sp/>(1UL<sp/>&lt;&lt;<sp/>CPACR_CP11_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39" refid="cortex__m_2cmsis_8h_1a8318babac72e1f7ee52b60cbf0c5975d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_RESERVED<sp/><sp/><sp/><sp/><sp/>(2UL<sp/>&lt;&lt;<sp/>CPACR_CP11_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40" refid="cortex__m_2cmsis_8h_1a45e50725e2027dda6cbc5ca350d5d177" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_CP11_FULL_ACCESS<sp/><sp/>(3UL<sp/>&lt;&lt;<sp/>CPACR_CP11_Pos)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="cortex__m_2cmsis_8h_1a0f672d65f1fbc62a75e066048264c0f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_UFSR<sp/><sp/>(*((__IOM<sp/>uint16_t<sp/>*)<sp/>&amp;SCB-&gt;CFSR<sp/>+<sp/>1))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43" refid="cortex__m_2cmsis_8h_1ace52c3f875852a67eee92a6c73337df0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_BFSR<sp/><sp/>(*((__IOM<sp/>uint8_t<sp/>*)<sp/>&amp;SCB-&gt;CFSR<sp/>+<sp/>1))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="cortex__m_2cmsis_8h_1a3d8004f5f65396c796982f2778607ace" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCB_MMFSR<sp/>(*((__IOM<sp/>uint8_t<sp/>*)<sp/>&amp;SCB-&gt;CFSR))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Fill<sp/>in<sp/>CMSIS<sp/>required<sp/>values<sp/>for<sp/>non-CMSIS<sp/>compliant<sp/>SoCs.</highlight></codeline>
<codeline lineno="47"><highlight class="comment"><sp/>*<sp/>Use<sp/>__NVIC_PRIO_BITS<sp/>as<sp/>it<sp/>is<sp/>required<sp/>and<sp/>simple<sp/>to<sp/>check,<sp/>but</highlight></codeline>
<codeline lineno="48"><highlight class="comment"><sp/>*<sp/>ultimately<sp/>all<sp/>SoCs<sp/>will<sp/>define<sp/>their<sp/>own<sp/>CMSIS<sp/>types<sp/>and<sp/>constants.</highlight></codeline>
<codeline lineno="49"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__NVIC_PRIO_BITS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8" refkind="member"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="52" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a" kindref="member">Reset_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-15,</highlight></codeline>
<codeline lineno="53" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30" kindref="member">NonMaskableInt_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-14,</highlight></codeline>
<codeline lineno="54" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85" kindref="member">HardFault_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-13,</highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>MemoryManagement_IRQn<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-12,</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BusFault_IRQn<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-11,</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>UsageFault_IRQn<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-10,</highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_ARM_SECURE_FIRMWARE)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>SecureFault_IRQn<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/>-9,</highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_ARM_SECURE_FIRMWARE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_ARMV7_M_ARMV8_M_MAINLINE<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237" kindref="member">SVCall_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/><sp/>-5,</highlight></codeline>
<codeline lineno="64" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c" kindref="member">DebugMonitor_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/><sp/>-4,</highlight></codeline>
<codeline lineno="65" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2" kindref="member">PendSV_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/><sp/>-2,</highlight></codeline>
<codeline lineno="66" refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7" kindref="member">SysTick_IRQn</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=<sp/><sp/>-1,</highlight></codeline>
<codeline lineno="67"><highlight class="normal">}<sp/><ref refid="cortex__m_2cmsis_8h_1a7e1129cd8a196f4284d41db3e82ad5c8" kindref="member">IRQn_Type</ref>;</highlight></codeline>
<codeline lineno="68"><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_CPU_CORTEX_M0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM0_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M0PLUS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM0PLUS_REV<sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM1_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM3_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM4_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM7_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM23_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM33_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M55)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__CM55_REV<sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight><highlight class="preprocessor">#error<sp/>&quot;Unknown<sp/>Cortex-M<sp/>device&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__MPU_PRESENT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__MPU_PRESENT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0U</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__NVIC_PRIO_BITS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>NUM_IRQ_PRIO_BITS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__Vendor_SysTickConfig<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0<sp/></highlight><highlight class="comment">/*<sp/>Default<sp/>to<sp/>standard<sp/>SysTick<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>__NVIC_PRIO_BITS<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>__NVIC_PRIO_BITS<sp/>!=<sp/>NUM_IRQ_PRIO_BITS</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight><highlight class="preprocessor">#error<sp/>&quot;NUM_IRQ_PRIO_BITS<sp/>and<sp/>__NVIC_PRIO_BITS<sp/>are<sp/>not<sp/>set<sp/>to<sp/>the<sp/>same<sp/>value&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101"><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal">}</highlight></codeline>
<codeline lineno="104"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_CPU_CORTEX_M0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm0.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M0PLUS)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm0plus.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm1.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm3.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm4.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm7.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M23)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm23.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M33)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm33.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122"><highlight class="normal"></highlight><highlight class="preprocessor">#elif<sp/>defined(CONFIG_CPU_CORTEX_M55)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;core_cm55.h&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight><highlight class="preprocessor">#error<sp/>&quot;Unknown<sp/>Cortex-M<sp/>device&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_ARCH_ARM_AARCH32_CORTEX_M_CMSIS_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/arch/arm/aarch32/cortex_m/cmsis.h"/>
  </compounddef>
</doxygen>
