// Seed: 3619266862
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire  module_0
);
  wire id_4;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  assign id_0 = id_2 ^ id_2 < id_3;
endmodule
module module_2 ();
  tri1 id_2;
  assign id_1 = (id_2);
  assign id_2 = 1;
  wire id_3;
endmodule
module module_3 ();
  initial begin : LABEL_0
    id_1 <= id_1;
    fork
      id_1 <= 1;
      cover (1 && 1);
    join
  end
  assign id_2 = id_2;
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
