
1st_project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c20  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f64  08007f64  00009080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007f64  08007f64  00008f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f6c  08007f6c  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f6c  08007f6c  00008f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007f70  08007f70  00008f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08007f74  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000084c  20000080  08007ff4  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008cc  08007ff4  000098cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015efc  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003009  00000000  00000000  0001efac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  00021fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001094  00000000  00000000  000234d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a332  00000000  00000000  00024564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d68  00000000  00000000  0003e896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1127  00000000  00000000  000575fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f8725  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006340  00000000  00000000  000f8768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000feaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007da8 	.word	0x08007da8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08007da8 	.word	0x08007da8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <LCD_init>:
#include "clcd.h"

uint8_t lcdData = 0;
I2C_HandleTypeDef *phLcdI2C;

void LCD_init(I2C_HandleTypeDef *phI2C) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
	phLcdI2C = phI2C;
 80005d4:	4a18      	ldr	r2, [pc, #96]	@ (8000638 <LCD_init+0x6c>)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	6013      	str	r3, [r2, #0]

	HAL_Delay(50);
 80005da:	2032      	movs	r0, #50	@ 0x32
 80005dc:	f001 fc9c 	bl	8001f18 <HAL_Delay>
	LCD_cmdMode();
 80005e0:	f000 f89a 	bl	8000718 <LCD_cmdMode>
	LCD_writeMode();
 80005e4:	f000 f8b8 	bl	8000758 <LCD_writeMode>
	LCD_sendData(0x30);
 80005e8:	2030      	movs	r0, #48	@ 0x30
 80005ea:	f000 f849 	bl	8000680 <LCD_sendData>
	HAL_Delay(5);
 80005ee:	2005      	movs	r0, #5
 80005f0:	f001 fc92 	bl	8001f18 <HAL_Delay>
	LCD_sendData(0x30);
 80005f4:	2030      	movs	r0, #48	@ 0x30
 80005f6:	f000 f843 	bl	8000680 <LCD_sendData>
	HAL_Delay(1);
 80005fa:	2001      	movs	r0, #1
 80005fc:	f001 fc8c 	bl	8001f18 <HAL_Delay>
	LCD_sendData(0x30);
 8000600:	2030      	movs	r0, #48	@ 0x30
 8000602:	f000 f83d 	bl	8000680 <LCD_sendData>
	LCD_sendData(0x20);
 8000606:	2020      	movs	r0, #32
 8000608:	f000 f83a 	bl	8000680 <LCD_sendData>
	LCD_sendByte(LCD_4BIT_FUNC_SET);
 800060c:	2028      	movs	r0, #40	@ 0x28
 800060e:	f000 f85f 	bl	80006d0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_OFF);
 8000612:	2008      	movs	r0, #8
 8000614:	f000 f85c 	bl	80006d0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_CLEAR);
 8000618:	2001      	movs	r0, #1
 800061a:	f000 f859 	bl	80006d0 <LCD_sendByte>
	LCD_sendByte(LCD_ENTRY_MODE_SET);
 800061e:	2006      	movs	r0, #6
 8000620:	f000 f856 	bl	80006d0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_ON);
 8000624:	200c      	movs	r0, #12
 8000626:	f000 f853 	bl	80006d0 <LCD_sendByte>
	LCD_backLightOn();
 800062a:	f000 f865 	bl	80006f8 <LCD_backLightOn>
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000a0 	.word	0x200000a0

0800063c <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
	LCD_cmdMode();			// RS pin Low
 8000646:	f000 f867 	bl	8000718 <LCD_cmdMode>
	LCD_writeMode();		// R/W pin Low
 800064a:	f000 f885 	bl	8000758 <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	4618      	mov	r0, r3
 8000652:	f000 f83d 	bl	80006d0 <LCD_sendByte>
}
 8000656:	bf00      	nop
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}

0800065e <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data) {
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
 8000664:	4603      	mov	r3, r0
 8000666:	71fb      	strb	r3, [r7, #7]
	LCD_charMode(); 		// RS pin High
 8000668:	f000 f866 	bl	8000738 <LCD_charMode>
	LCD_writeMode(); 		// R/W pin Low
 800066c:	f000 f874 	bl	8000758 <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f82c 	bl	80006d0 <LCD_sendByte>
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <LCD_sendData>:
void LCD_sendData(uint8_t data) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]
	LCD_enableHigh();		// E pin High
 800068a:	f000 f875 	bl	8000778 <LCD_enableHigh>
	HAL_Delay(2);			// LCD need delay
 800068e:	2002      	movs	r0, #2
 8000690:	f001 fc42 	bl	8001f18 <HAL_Delay>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 8000694:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <LCD_sendData+0x4c>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	b25b      	sxtb	r3, r3
 800069a:	f003 030f 	and.w	r3, r3, #15
 800069e:	b25a      	sxtb	r2, r3
 80006a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a4:	f023 030f 	bic.w	r3, r3, #15
 80006a8:	b25b      	sxtb	r3, r3
 80006aa:	4313      	orrs	r3, r2
 80006ac:	b25b      	sxtb	r3, r3
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <LCD_sendData+0x4c>)
 80006b2:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80006b4:	f000 f880 	bl	80007b8 <LCD_sendDataToInterface>
	LCD_enableLow();		// E pin Low
 80006b8:	f000 f86e 	bl	8000798 <LCD_enableLow>
	HAL_Delay(2);			// LCD delay
 80006bc:	2002      	movs	r0, #2
 80006be:	f001 fc2b 	bl	8001f18 <HAL_Delay>
}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	2000009c 	.word	0x2000009c

080006d0 <LCD_sendByte>:

void LCD_sendByte(uint8_t data) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send upper data
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4618      	mov	r0, r3
 80006de:	f7ff ffcf 	bl	8000680 <LCD_sendData>
	data = data << 4;		// 4bit data shift (move to upper bit)
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	011b      	lsls	r3, r3, #4
 80006e6:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send lower data
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffc8 	bl	8000680 <LCD_sendData>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <LCD_backLightOn>:
void LCD_backLightOn() {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_BL);
 80006fc:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <LCD_backLightOn+0x1c>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	f043 0308 	orr.w	r3, r3, #8
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b03      	ldr	r3, [pc, #12]	@ (8000714 <LCD_backLightOn+0x1c>)
 8000708:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800070a:	f000 f855 	bl	80007b8 <LCD_sendDataToInterface>
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	2000009c 	.word	0x2000009c

08000718 <LCD_cmdMode>:
void LCD_backLightOff() {
	lcdData &= ~(1 << LCD_BL);
	LCD_sendDataToInterface();
}

void LCD_cmdMode() {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RS); // 0 bit low
 800071c:	4b05      	ldr	r3, [pc, #20]	@ (8000734 <LCD_cmdMode+0x1c>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	f023 0301 	bic.w	r3, r3, #1
 8000724:	b2da      	uxtb	r2, r3
 8000726:	4b03      	ldr	r3, [pc, #12]	@ (8000734 <LCD_cmdMode+0x1c>)
 8000728:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800072a:	f000 f845 	bl	80007b8 <LCD_sendDataToInterface>
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	2000009c 	.word	0x2000009c

08000738 <LCD_charMode>:

void LCD_charMode() {
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_RS); // 0 bit high
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <LCD_charMode+0x1c>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	b2da      	uxtb	r2, r3
 8000746:	4b03      	ldr	r3, [pc, #12]	@ (8000754 <LCD_charMode+0x1c>)
 8000748:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800074a:	f000 f835 	bl	80007b8 <LCD_sendDataToInterface>
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	2000009c 	.word	0x2000009c

08000758 <LCD_writeMode>:

void LCD_writeMode() {
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RW); // 1 bit low
 800075c:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <LCD_writeMode+0x1c>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	f023 0302 	bic.w	r3, r3, #2
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4b03      	ldr	r3, [pc, #12]	@ (8000774 <LCD_writeMode+0x1c>)
 8000768:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800076a:	f000 f825 	bl	80007b8 <LCD_sendDataToInterface>
}
 800076e:	bf00      	nop
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	2000009c 	.word	0x2000009c

08000778 <LCD_enableHigh>:

void LCD_enableHigh() {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_E); // 2 bit high
 800077c:	4b05      	ldr	r3, [pc, #20]	@ (8000794 <LCD_enableHigh+0x1c>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	f043 0304 	orr.w	r3, r3, #4
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4b03      	ldr	r3, [pc, #12]	@ (8000794 <LCD_enableHigh+0x1c>)
 8000788:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800078a:	f000 f815 	bl	80007b8 <LCD_sendDataToInterface>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000009c 	.word	0x2000009c

08000798 <LCD_enableLow>:

void LCD_enableLow() {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_E); // 2 bit low
 800079c:	4b05      	ldr	r3, [pc, #20]	@ (80007b4 <LCD_enableLow+0x1c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	f023 0304 	bic.w	r3, r3, #4
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <LCD_enableLow+0x1c>)
 80007a8:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80007aa:	f000 f805 	bl	80007b8 <LCD_sendDataToInterface>
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	2000009c 	.word	0x2000009c

080007b8 <LCD_sendDataToInterface>:


void LCD_sendDataToInterface() {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(phLcdI2C, LCD_DEV_ADDR << 1, &lcdData, 1, 100);
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <LCD_sendDataToInterface+0x20>)
 80007c0:	6818      	ldr	r0, [r3, #0]
 80007c2:	2364      	movs	r3, #100	@ 0x64
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	2301      	movs	r3, #1
 80007c8:	4a04      	ldr	r2, [pc, #16]	@ (80007dc <LCD_sendDataToInterface+0x24>)
 80007ca:	214e      	movs	r1, #78	@ 0x4e
 80007cc:	f002 fc34 	bl	8003038 <HAL_I2C_Master_Transmit>
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200000a0 	.word	0x200000a0
 80007dc:	2000009c 	.word	0x2000009c

080007e0 <LCD_writeString>:

void LCD_writeString(char *str) {
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++) {
 80007e8:	2300      	movs	r3, #0
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	e009      	b.n	8000802 <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	687a      	ldr	r2, [r7, #4]
 80007f2:	4413      	add	r3, r2
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff ff31 	bl	800065e <LCD_writeCharData>
	for (int i = 0; str[i]; i++) {
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	3301      	adds	r3, #1
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	687a      	ldr	r2, [r7, #4]
 8000806:	4413      	add	r3, r2
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d1ef      	bne.n	80007ee <LCD_writeString+0xe>
	}
}
 800080e:	bf00      	nop
 8000810:	bf00      	nop
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	460a      	mov	r2, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8000828:	79bb      	ldrb	r3, [r7, #6]
 800082a:	f003 030f 	and.w	r3, r3, #15
 800082e:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = ((0x40 * row) + col);
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	b2da      	uxtb	r2, r3
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	4413      	add	r3, r2
 8000842:	73fb      	strb	r3, [r7, #15]
	uint8_t command = (0x80 + lcdRegAddr);
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	3b80      	subs	r3, #128	@ 0x80
 8000848:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 800084a:	7bbb      	ldrb	r3, [r7, #14]
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fef5 	bl	800063c <LCD_writeCmdData>
}
 8000852:	bf00      	nop
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str) {
 800085a:	b580      	push	{r7, lr}
 800085c:	b082      	sub	sp, #8
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	603a      	str	r2, [r7, #0]
 8000864:	71fb      	strb	r3, [r7, #7]
 8000866:	460b      	mov	r3, r1
 8000868:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800086a:	79ba      	ldrb	r2, [r7, #6]
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	4611      	mov	r1, r2
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff ffd1 	bl	8000818 <LCD_gotoXY>
	LCD_writeString(str);
 8000876:	6838      	ldr	r0, [r7, #0]
 8000878:	f7ff ffb2 	bl	80007e0 <LCD_writeString>
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a23      	ldr	r2, [pc, #140]	@ (8000920 <HAL_UART_RxCpltCallback+0x9c>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d117      	bne.n	80008c6 <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8000896:	4b23      	ldr	r3, [pc, #140]	@ (8000924 <HAL_UART_RxCpltCallback+0xa0>)
 8000898:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800089c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008a0:	d20c      	bcs.n	80008bc <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 80008a2:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <HAL_UART_RxCpltCallback+0xa0>)
 80008a4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80008a8:	1c5a      	adds	r2, r3, #1
 80008aa:	b291      	uxth	r1, r2
 80008ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000924 <HAL_UART_RxCpltCallback+0xa0>)
 80008ae:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 80008b2:	461a      	mov	r2, r3
 80008b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <HAL_UART_RxCpltCallback+0xa4>)
 80008b6:	7819      	ldrb	r1, [r3, #0]
 80008b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <HAL_UART_RxCpltCallback+0xa0>)
 80008ba:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 80008bc:	2201      	movs	r2, #1
 80008be:	491a      	ldr	r1, [pc, #104]	@ (8000928 <HAL_UART_RxCpltCallback+0xa4>)
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f005 f97c 	bl	8005bbe <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a18      	ldr	r2, [pc, #96]	@ (800092c <HAL_UART_RxCpltCallback+0xa8>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d122      	bne.n	8000916 <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 80008d0:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a17      	ldr	r2, [pc, #92]	@ (8000934 <HAL_UART_RxCpltCallback+0xb0>)
 80008d6:	7811      	ldrb	r1, [r2, #0]
 80008d8:	4a17      	ldr	r2, [pc, #92]	@ (8000938 <HAL_UART_RxCpltCallback+0xb4>)
 80008da:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a15      	ldr	r2, [pc, #84]	@ (8000938 <HAL_UART_RxCpltCallback+0xb4>)
 80008e2:	5cd3      	ldrb	r3, [r2, r3]
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	2b0d      	cmp	r3, #13
 80008e8:	d10b      	bne.n	8000902 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 80008ea:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a12      	ldr	r2, [pc, #72]	@ (8000938 <HAL_UART_RxCpltCallback+0xb4>)
 80008f0:	2100      	movs	r1, #0
 80008f2:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80008f4:	4b11      	ldr	r3, [pc, #68]	@ (800093c <HAL_UART_RxCpltCallback+0xb8>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80008fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	e004      	b.n	800090c <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	3301      	adds	r3, #1
 8000908:	4a09      	ldr	r2, [pc, #36]	@ (8000930 <HAL_UART_RxCpltCallback+0xac>)
 800090a:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 800090c:	2201      	movs	r2, #1
 800090e:	4909      	ldr	r1, [pc, #36]	@ (8000934 <HAL_UART_RxCpltCallback+0xb0>)
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f005 f954 	bl	8005bbe <HAL_UART_Receive_IT>
    }
}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40011400 	.word	0x40011400
 8000924:	200000dc 	.word	0x200000dc
 8000928:	200000db 	.word	0x200000db
 800092c:	40004400 	.word	0x40004400
 8000930:	200004e0 	.word	0x200004e0
 8000934:	200000da 	.word	0x200000da
 8000938:	200000a8 	.word	0x200000a8
 800093c:	200000a4 	.word	0x200000a4

08000940 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000948:	1d39      	adds	r1, r7, #4
 800094a:	230a      	movs	r3, #10
 800094c:	2201      	movs	r2, #1
 800094e:	4807      	ldr	r0, [pc, #28]	@ (800096c <__io_putchar+0x2c>)
 8000950:	f005 f8aa 	bl	8005aa8 <HAL_UART_Transmit>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d101      	bne.n	800095e <__io_putchar+0x1e>
        return ch;
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	e001      	b.n	8000962 <__io_putchar+0x22>
    return -1;
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000962:	4618      	mov	r0, r3
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20000668 	.word	0x20000668

08000970 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000976:	f001 fa5d 	bl	8001e34 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800097a:	f000 f86d 	bl	8000a58 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800097e:	f000 fab1 	bl	8000ee4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000982:	f000 fa5b 	bl	8000e3c <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000986:	f000 f8d1 	bl	8000b2c <MX_ADC1_Init>
	MX_TIM1_Init();
 800098a:	f000 f985 	bl	8000c98 <MX_TIM1_Init>
	MX_TIM3_Init();
 800098e:	f000 fa07 	bl	8000da0 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 8000992:	f000 fa7d 	bl	8000e90 <MX_USART6_UART_Init>
	MX_I2C1_Init();
 8000996:	f000 f91b 	bl	8000bd0 <MX_I2C1_Init>
	MX_SPI1_Init();
 800099a:	f000 f947 	bl	8000c2c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 800099e:	4822      	ldr	r0, [pc, #136]	@ (8000a28 <main+0xb8>)
 80009a0:	f004 f95e 	bl	8004c60 <HAL_TIM_Base_Start_IT>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <main+0x3e>
		Error_Handler();
 80009aa:	f000 fcc3 	bl	8001334 <Error_Handler>
	// LCD
	LCD_init(&hi2c1);
 80009ae:	481f      	ldr	r0, [pc, #124]	@ (8000a2c <main+0xbc>)
 80009b0:	f7ff fe0c 	bl	80005cc <LCD_init>
	LCD_writeStringXY(0, 0, "hello lcd");
 80009b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a30 <main+0xc0>)
 80009b6:	2100      	movs	r1, #0
 80009b8:	2000      	movs	r0, #0
 80009ba:	f7ff ff4e 	bl	800085a <LCD_writeStringXY>

	// RFID
	MFRC522_Init(); // RC522 초기화
 80009be:	f000 fd85 	bl	80014cc <MFRC522_Init>
	uint8_t version = MFRC522_ReadRegister(0x37);  // VersionReg
 80009c2:	2037      	movs	r0, #55	@ 0x37
 80009c4:	f000 fcf6 	bl	80013b4 <MFRC522_ReadRegister>
 80009c8:	4603      	mov	r3, r0
 80009ca:	71fb      	strb	r3, [r7, #7]
	printf("RC522 Version: 0x%02X\r\n", version);
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	4619      	mov	r1, r3
 80009d0:	4818      	ldr	r0, [pc, #96]	@ (8000a34 <main+0xc4>)
 80009d2:	f006 f947 	bl	8006c64 <iprintf>
	printf("카드를 인식해주세요\r\n");
 80009d6:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <main+0xc8>)
 80009d8:	f006 f9ac 	bl	8006d34 <puts>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		room_status_display();
 80009dc:	f000 fc14 	bl	8001208 <room_status_display>
		user_authentication();
 80009e0:	f000 fc38 	bl	8001254 <user_authentication>

		// 10초 경과 확인
		if (authentication_flag == 1 && (tim3Sec - auth_start_time >= 10)) {
 80009e4:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <main+0xcc>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d11a      	bne.n	8000a22 <main+0xb2>
 80009ec:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <main+0xd0>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a14      	ldr	r2, [pc, #80]	@ (8000a44 <main+0xd4>)
 80009f2:	6812      	ldr	r2, [r2, #0]
 80009f4:	1a9b      	subs	r3, r3, r2
 80009f6:	2b09      	cmp	r3, #9
 80009f8:	d913      	bls.n	8000a22 <main+0xb2>
			authentication_flag = 0;
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <main+0xcc>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
			auth_start_time = -1;
 8000a00:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <main+0xd4>)
 8000a02:	f04f 32ff 	mov.w	r2, #4294967295
 8000a06:	601a      	str	r2, [r3, #0]
			printf("인증시간 초과, 인증 해제됨\r\n");
 8000a08:	480f      	ldr	r0, [pc, #60]	@ (8000a48 <main+0xd8>)
 8000a0a:	f006 f993 	bl	8006d34 <puts>
			sprintf(line2, "%s", "Time Over");
 8000a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a4c <main+0xdc>)
 8000a10:	490f      	ldr	r1, [pc, #60]	@ (8000a50 <main+0xe0>)
 8000a12:	4810      	ldr	r0, [pc, #64]	@ (8000a54 <main+0xe4>)
 8000a14:	f006 f996 	bl	8006d44 <siprintf>
			LCD_writeStringXY(1, 0, line2);
 8000a18:	4a0e      	ldr	r2, [pc, #56]	@ (8000a54 <main+0xe4>)
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f7ff ff1c 	bl	800085a <LCD_writeStringXY>
		}

		room_status_set();
 8000a22:	f000 fb4f 	bl	80010c4 <room_status_set>
		room_status_display();
 8000a26:	e7d9      	b.n	80009dc <main+0x6c>
 8000a28:	20000620 	.word	0x20000620
 8000a2c:	2000052c 	.word	0x2000052c
 8000a30:	08007dc0 	.word	0x08007dc0
 8000a34:	08007dcc 	.word	0x08007dcc
 8000a38:	08007de4 	.word	0x08007de4
 8000a3c:	20000770 	.word	0x20000770
 8000a40:	20000754 	.word	0x20000754
 8000a44:	20000014 	.word	0x20000014
 8000a48:	08007e04 	.word	0x08007e04
 8000a4c:	08007e2c 	.word	0x08007e2c
 8000a50:	08007e38 	.word	0x08007e38
 8000a54:	2000073c 	.word	0x2000073c

08000a58 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b094      	sub	sp, #80	@ 0x50
 8000a5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a5e:	f107 0320 	add.w	r3, r7, #32
 8000a62:	2230      	movs	r2, #48	@ 0x30
 8000a64:	2100      	movs	r1, #0
 8000a66:	4618      	mov	r0, r3
 8000a68:	f006 fa66 	bl	8006f38 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a6c:	f107 030c 	add.w	r3, r7, #12
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	4b28      	ldr	r3, [pc, #160]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a84:	4a27      	ldr	r2, [pc, #156]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a8c:	4b25      	ldr	r3, [pc, #148]	@ (8000b24 <SystemClock_Config+0xcc>)
 8000a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a98:	2300      	movs	r3, #0
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	4b22      	ldr	r3, [pc, #136]	@ (8000b28 <SystemClock_Config+0xd0>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a21      	ldr	r2, [pc, #132]	@ (8000b28 <SystemClock_Config+0xd0>)
 8000aa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <SystemClock_Config+0xd0>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000abc:	2310      	movs	r3, #16
 8000abe:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000ac8:	2310      	movs	r3, #16
 8000aca:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000acc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ad0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ada:	f107 0320 	add.w	r3, r7, #32
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fe04 	bl	80036ec <HAL_RCC_OscConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <SystemClock_Config+0x96>
		Error_Handler();
 8000aea:	f000 fc23 	bl	8001334 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000aee:	230f      	movs	r3, #15
 8000af0:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af2:	2302      	movs	r3, #2
 8000af4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000afa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000afe:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000b04:	f107 030c 	add.w	r3, r7, #12
 8000b08:	2102      	movs	r1, #2
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f003 f866 	bl	8003bdc <HAL_RCC_ClockConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <SystemClock_Config+0xc2>
		Error_Handler();
 8000b16:	f000 fc0d 	bl	8001334 <Error_Handler>
	}
}
 8000b1a:	bf00      	nop
 8000b1c:	3750      	adds	r7, #80	@ 0x50
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40007000 	.word	0x40007000

08000b2c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */
	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000b32:	463b      	mov	r3, r7
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */
	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000b3e:	4b21      	ldr	r3, [pc, #132]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b40:	4a21      	ldr	r2, [pc, #132]	@ (8000bc8 <MX_ADC1_Init+0x9c>)
 8000b42:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b44:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b4a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8000b52:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000b58:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b5e:	4b19      	ldr	r3, [pc, #100]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b66:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b6e:	4a17      	ldr	r2, [pc, #92]	@ (8000bcc <MX_ADC1_Init+0xa0>)
 8000b70:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b72:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8000b78:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b7e:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000b8c:	480d      	ldr	r0, [pc, #52]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000b8e:	f001 f9e7 	bl	8001f60 <HAL_ADC_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_ADC1_Init+0x70>
		Error_Handler();
 8000b98:	f000 fbcc 	bl	8001334 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000ba8:	463b      	mov	r3, r7
 8000baa:	4619      	mov	r1, r3
 8000bac:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_ADC1_Init+0x98>)
 8000bae:	f001 fb49 	bl	8002244 <HAL_ADC_ConfigChannel>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_ADC1_Init+0x90>
		Error_Handler();
 8000bb8:	f000 fbbc 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */
	/* USER CODE END ADC1_Init 2 */

}
 8000bbc:	bf00      	nop
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	200004e4 	.word	0x200004e4
 8000bc8:	40012000 	.word	0x40012000
 8000bcc:	0f000001 	.word	0x0f000001

08000bd0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_Init 0 */
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */
	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000bd6:	4a13      	ldr	r2, [pc, #76]	@ (8000c24 <MX_I2C1_Init+0x54>)
 8000bd8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8000bda:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000bdc:	4a12      	ldr	r2, [pc, #72]	@ (8000c28 <MX_I2C1_Init+0x58>)
 8000bde:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000be0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000be6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bec:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000bee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bf2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c00:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c06:	4b06      	ldr	r3, [pc, #24]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000c0c:	4804      	ldr	r0, [pc, #16]	@ (8000c20 <MX_I2C1_Init+0x50>)
 8000c0e:	f002 f8cf 	bl	8002db0 <HAL_I2C_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8000c18:	f000 fb8c 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */
	/* USER CODE END I2C1_Init 2 */

}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	2000052c 	.word	0x2000052c
 8000c24:	40005400 	.word	0x40005400
 8000c28:	000186a0 	.word	0x000186a0

08000c2c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000c30:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c32:	4a18      	ldr	r2, [pc, #96]	@ (8000c94 <MX_SPI1_Init+0x68>)
 8000c34:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c36:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c3c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c3e:	4b14      	ldr	r3, [pc, #80]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c44:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c4a:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c5c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c60:	2210      	movs	r2, #16
 8000c62:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c64:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c70:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000c76:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c78:	220a      	movs	r2, #10
 8000c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000c7c:	4804      	ldr	r0, [pc, #16]	@ (8000c90 <MX_SPI1_Init+0x64>)
 8000c7e:	f003 f9cd 	bl	800401c <HAL_SPI_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_SPI1_Init+0x60>
		Error_Handler();
 8000c88:	f000 fb54 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20000580 	.word	0x20000580
 8000c94:	40013000 	.word	0x40013000

08000c98 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b092      	sub	sp, #72	@ 0x48
 8000c9c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */
	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c9e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
 8000cb8:	615a      	str	r2, [r3, #20]
 8000cba:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f006 f938 	bl	8006f38 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */
	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000cc8:	4b33      	ldr	r3, [pc, #204]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cca:	4a34      	ldr	r2, [pc, #208]	@ (8000d9c <MX_TIM1_Init+0x104>)
 8000ccc:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 84 - 1;
 8000cce:	4b32      	ldr	r3, [pc, #200]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cd0:	2253      	movs	r2, #83	@ 0x53
 8000cd2:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b30      	ldr	r3, [pc, #192]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 20000 - 1;
 8000cda:	4b2f      	ldr	r3, [pc, #188]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cdc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000ce0:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cee:	4b2a      	ldr	r3, [pc, #168]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000cf4:	4828      	ldr	r0, [pc, #160]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000cf6:	f004 f815 	bl	8004d24 <HAL_TIM_PWM_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_TIM1_Init+0x6c>
		Error_Handler();
 8000d00:	f000 fb18 	bl	8001334 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d04:	2300      	movs	r3, #0
 8000d06:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8000d0c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d10:	4619      	mov	r1, r3
 8000d12:	4821      	ldr	r0, [pc, #132]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000d14:	f004 fda4 	bl	8005860 <HAL_TIMEx_MasterConfigSynchronization>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8000d1e:	f000 fb09 	bl	8001334 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d22:	2360      	movs	r3, #96	@ 0x60
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d36:	2300      	movs	r3, #0
 8000d38:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8000d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d42:	2200      	movs	r2, #0
 8000d44:	4619      	mov	r1, r3
 8000d46:	4814      	ldr	r0, [pc, #80]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000d48:	f004 f92c 	bl	8004fa4 <HAL_TIM_PWM_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 8000d52:	f000 faef 	bl	8001334 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d56:	2300      	movs	r3, #0
 8000d58:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d6e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	4619      	mov	r1, r3
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000d7a:	f004 fddf 	bl	800593c <HAL_TIMEx_ConfigBreakDeadTime>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8000d84:	f000 fad6 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */
	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000d88:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <MX_TIM1_Init+0x100>)
 8000d8a:	f000 fe61 	bl	8001a50 <HAL_TIM_MspPostInit>

}
 8000d8e:	bf00      	nop
 8000d90:	3748      	adds	r7, #72	@ 0x48
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200005d8 	.word	0x200005d8
 8000d9c:	40010000 	.word	0x40010000

08000da0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */
	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000db4:	463b      	mov	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */
	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8000e38 <MX_TIM3_Init+0x98>)
 8000dc0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 84 - 1;
 8000dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dc4:	2253      	movs	r2, #83	@ 0x53
 8000dc6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 8000dce:	4b19      	ldr	r3, [pc, #100]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dd0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dd4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd6:	4b17      	ldr	r3, [pc, #92]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ddc:	4b15      	ldr	r3, [pc, #84]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000de2:	4814      	ldr	r0, [pc, #80]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000de4:	f003 feec 	bl	8004bc0 <HAL_TIM_Base_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_TIM3_Init+0x52>
		Error_Handler();
 8000dee:	f000 faa1 	bl	8001334 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000df8:	f107 0308 	add.w	r3, r7, #8
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480d      	ldr	r0, [pc, #52]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000e00:	f004 f992 	bl	8005128 <HAL_TIM_ConfigClockSource>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM3_Init+0x6e>
		Error_Handler();
 8000e0a:	f000 fa93 	bl	8001334 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000e16:	463b      	mov	r3, r7
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4806      	ldr	r0, [pc, #24]	@ (8000e34 <MX_TIM3_Init+0x94>)
 8000e1c:	f004 fd20 	bl	8005860 <HAL_TIMEx_MasterConfigSynchronization>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8000e26:	f000 fa85 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */
	/* USER CODE END TIM3_Init 2 */

}
 8000e2a:	bf00      	nop
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000620 	.word	0x20000620
 8000e38:	40000400 	.word	0x40000400

08000e3c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_Init 0 */
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */
	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e42:	4a12      	ldr	r2, [pc, #72]	@ (8000e8c <MX_USART2_UART_Init+0x50>)
 8000e44:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e4c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e62:	220c      	movs	r2, #12
 8000e64:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000e72:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e74:	f004 fdc8 	bl	8005a08 <HAL_UART_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000e7e:	f000 fa59 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
	/* USER CODE END USART2_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000668 	.word	0x20000668
 8000e8c:	40004400 	.word	0x40004400

08000e90 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART6_Init 0 */
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */
	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000e96:	4a12      	ldr	r2, [pc, #72]	@ (8000ee0 <MX_USART6_UART_Init+0x50>)
 8000e98:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8000e9a:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000e9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ea0:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8000ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8000eae:	4b0b      	ldr	r3, [pc, #44]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eba:	4b08      	ldr	r3, [pc, #32]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8000ec6:	4805      	ldr	r0, [pc, #20]	@ (8000edc <MX_USART6_UART_Init+0x4c>)
 8000ec8:	f004 fd9e 	bl	8005a08 <HAL_UART_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_USART6_UART_Init+0x46>
		Error_Handler();
 8000ed2:	f000 fa2f 	bl	8001334 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */
	/* USER CODE END USART6_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200006b0 	.word	0x200006b0
 8000ee0:	40011400 	.word	0x40011400

08000ee4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08a      	sub	sp, #40	@ 0x28
 8000ee8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b5a      	ldr	r3, [pc, #360]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a59      	ldr	r2, [pc, #356]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b57      	ldr	r3, [pc, #348]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0304 	and.w	r3, r3, #4
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	4b53      	ldr	r3, [pc, #332]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a52      	ldr	r2, [pc, #328]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b50      	ldr	r3, [pc, #320]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	4b4c      	ldr	r3, [pc, #304]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a4b      	ldr	r2, [pc, #300]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b49      	ldr	r3, [pc, #292]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b45      	ldr	r3, [pc, #276]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a44      	ldr	r2, [pc, #272]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b42      	ldr	r3, [pc, #264]	@ (8001068 <MX_GPIO_Init+0x184>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2110      	movs	r1, #16
 8000f6e:	483f      	ldr	r0, [pc, #252]	@ (800106c <MX_GPIO_Init+0x188>)
 8000f70:	f001 fee0 	bl	8002d34 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, ESP_RST_Pin | RC522_RST_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2105      	movs	r1, #5
 8000f78:	483d      	ldr	r0, [pc, #244]	@ (8001070 <MX_GPIO_Init+0x18c>)
 8000f7a:	f001 fedb 	bl	8002d34 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2180      	movs	r1, #128	@ 0x80
 8000f82:	483c      	ldr	r0, [pc, #240]	@ (8001074 <MX_GPIO_Init+0x190>)
 8000f84:	f001 fed6 	bl	8002d34 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000f88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f8c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f8e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f92:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f98:	f107 0314 	add.w	r3, r7, #20
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4835      	ldr	r0, [pc, #212]	@ (8001074 <MX_GPIO_Init+0x190>)
 8000fa0:	f001 fd2c 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin
	 BUTTON4_Pin BUTTON5_Pin BUTTON6_Pin DHT_Pin */
	GPIO_InitStruct.Pin = BUTTON0_Pin | BUTTON1_Pin | BUTTON2_Pin | BUTTON3_Pin
 8000fa4:	f240 437f 	movw	r3, #1151	@ 0x47f
 8000fa8:	617b      	str	r3, [r7, #20]
			| BUTTON4_Pin | BUTTON5_Pin | BUTTON6_Pin | DHT_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	482e      	ldr	r0, [pc, #184]	@ (8001074 <MX_GPIO_Init+0x190>)
 8000fba:	f001 fd1f 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4825      	ldr	r0, [pc, #148]	@ (800106c <MX_GPIO_Init+0x188>)
 8000fd6:	f001 fd11 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pins : ESP_RST_Pin RC522_RST_Pin */
	GPIO_InitStruct.Pin = ESP_RST_Pin | RC522_RST_Pin;
 8000fda:	2305      	movs	r3, #5
 8000fdc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	481f      	ldr	r0, [pc, #124]	@ (8001070 <MX_GPIO_Init+0x18c>)
 8000ff2:	f001 fd03 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pin : PIR_Pin */
	GPIO_InitStruct.Pin = PIR_Pin;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ffa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ffe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	4619      	mov	r1, r3
 800100a:	4819      	ldr	r0, [pc, #100]	@ (8001070 <MX_GPIO_Init+0x18c>)
 800100c:	f001 fcf6 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001010:	2380      	movs	r3, #128	@ 0x80
 8001012:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001014:	2301      	movs	r3, #1
 8001016:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101c:	2300      	movs	r3, #0
 800101e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	4813      	ldr	r0, [pc, #76]	@ (8001074 <MX_GPIO_Init+0x190>)
 8001028:	f001 fce8 	bl	80029fc <HAL_GPIO_Init>

	/*Configure GPIO pins : PA9 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 800102c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001030:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800103e:	2307      	movs	r3, #7
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	4808      	ldr	r0, [pc, #32]	@ (800106c <MX_GPIO_Init+0x188>)
 800104a:	f001 fcd7 	bl	80029fc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	2007      	movs	r0, #7
 8001054:	f001 fc09 	bl	800286a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001058:	2007      	movs	r0, #7
 800105a:	f001 fc22 	bl	80028a2 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800105e:	bf00      	nop
 8001060:	3728      	adds	r7, #40	@ 0x28
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40020000 	.word	0x40020000
 8001070:	40020400 	.word	0x40020400
 8001074:	40020800 	.word	0x40020800

08001078 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//1ms 마다 호출
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	static int tim3Cnt = 0;
	tim3Cnt++;
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	3301      	adds	r3, #1
 8001086:	4a0c      	ldr	r2, [pc, #48]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001088:	6013      	str	r3, [r2, #0]
	if (tim3Cnt >= 1000) { //1ms * 1000 = 1Sec
 800108a:	4b0b      	ldr	r3, [pc, #44]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001092:	db0a      	blt.n	80010aa <HAL_TIM_PeriodElapsedCallback+0x32>
		tim3Flag1Sec = 1;
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001096:	2201      	movs	r2, #1
 8001098:	601a      	str	r2, [r3, #0]
		tim3Sec++;
 800109a:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3301      	adds	r3, #1
 80010a0:	4a07      	ldr	r2, [pc, #28]	@ (80010c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80010a2:	6013      	str	r3, [r2, #0]
		tim3Cnt = 0;
 80010a4:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
	}
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000774 	.word	0x20000774
 80010bc:	20000750 	.word	0x20000750
 80010c0:	20000754 	.word	0x20000754

080010c4 <room_status_set>:

void room_status_set() {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++) {
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	e076      	b.n	80011be <room_status_set+0xfa>
		button_state[i] = HAL_GPIO_ReadPin(GPIOC, button_pins[i]);
 80010d0:	4a3f      	ldr	r2, [pc, #252]	@ (80011d0 <room_status_set+0x10c>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d8:	4619      	mov	r1, r3
 80010da:	483e      	ldr	r0, [pc, #248]	@ (80011d4 <room_status_set+0x110>)
 80010dc:	f001 fe12 	bl	8002d04 <HAL_GPIO_ReadPin>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4619      	mov	r1, r3
 80010e4:	4a3c      	ldr	r2, [pc, #240]	@ (80011d8 <room_status_set+0x114>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if (last_button_state[i] == 0 && button_state[i] == 1
 80010ec:	4a3b      	ldr	r2, [pc, #236]	@ (80011dc <room_status_set+0x118>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d157      	bne.n	80011a8 <room_status_set+0xe4>
 80010f8:	4a37      	ldr	r2, [pc, #220]	@ (80011d8 <room_status_set+0x114>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d151      	bne.n	80011a8 <room_status_set+0xe4>
				&& authentication_flag == 1) {
 8001104:	4b36      	ldr	r3, [pc, #216]	@ (80011e0 <room_status_set+0x11c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d14d      	bne.n	80011a8 <room_status_set+0xe4>
			switch (i) {
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2b05      	cmp	r3, #5
 8001110:	d84a      	bhi.n	80011a8 <room_status_set+0xe4>
 8001112:	a201      	add	r2, pc, #4	@ (adr r2, 8001118 <room_status_set+0x54>)
 8001114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001118:	08001131 	.word	0x08001131
 800111c:	08001145 	.word	0x08001145
 8001120:	08001159 	.word	0x08001159
 8001124:	0800116d 	.word	0x0800116d
 8001128:	08001181 	.word	0x08001181
 800112c:	08001195 	.word	0x08001195
			case 0:
				printf("button : %d\r\n", i);
 8001130:	6879      	ldr	r1, [r7, #4]
 8001132:	482c      	ldr	r0, [pc, #176]	@ (80011e4 <room_status_set+0x120>)
 8001134:	f005 fd96 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "IN        ");
 8001138:	4a2b      	ldr	r2, [pc, #172]	@ (80011e8 <room_status_set+0x124>)
 800113a:	492c      	ldr	r1, [pc, #176]	@ (80011ec <room_status_set+0x128>)
 800113c:	482c      	ldr	r0, [pc, #176]	@ (80011f0 <room_status_set+0x12c>)
 800113e:	f005 fe01 	bl	8006d44 <siprintf>
				break;
 8001142:	e031      	b.n	80011a8 <room_status_set+0xe4>
			case 1:
				printf("button : %d\r\n", i);
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	4827      	ldr	r0, [pc, #156]	@ (80011e4 <room_status_set+0x120>)
 8001148:	f005 fd8c 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "LEC       ");
 800114c:	4a29      	ldr	r2, [pc, #164]	@ (80011f4 <room_status_set+0x130>)
 800114e:	4927      	ldr	r1, [pc, #156]	@ (80011ec <room_status_set+0x128>)
 8001150:	4827      	ldr	r0, [pc, #156]	@ (80011f0 <room_status_set+0x12c>)
 8001152:	f005 fdf7 	bl	8006d44 <siprintf>
				break;
 8001156:	e027      	b.n	80011a8 <room_status_set+0xe4>
			case 2:
				printf("button : %d\r\n", i);
 8001158:	6879      	ldr	r1, [r7, #4]
 800115a:	4822      	ldr	r0, [pc, #136]	@ (80011e4 <room_status_set+0x120>)
 800115c:	f005 fd82 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "VAC       ");
 8001160:	4a25      	ldr	r2, [pc, #148]	@ (80011f8 <room_status_set+0x134>)
 8001162:	4922      	ldr	r1, [pc, #136]	@ (80011ec <room_status_set+0x128>)
 8001164:	4822      	ldr	r0, [pc, #136]	@ (80011f0 <room_status_set+0x12c>)
 8001166:	f005 fded 	bl	8006d44 <siprintf>
				break;
 800116a:	e01d      	b.n	80011a8 <room_status_set+0xe4>
			case 3:
				printf("button : %d\r\n", i);
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	481d      	ldr	r0, [pc, #116]	@ (80011e4 <room_status_set+0x120>)
 8001170:	f005 fd78 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "MTG       ");
 8001174:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <room_status_set+0x138>)
 8001176:	491d      	ldr	r1, [pc, #116]	@ (80011ec <room_status_set+0x128>)
 8001178:	481d      	ldr	r0, [pc, #116]	@ (80011f0 <room_status_set+0x12c>)
 800117a:	f005 fde3 	bl	8006d44 <siprintf>
				break;
 800117e:	e013      	b.n	80011a8 <room_status_set+0xe4>
			case 4:
				printf("button : %d\r\n", i);
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	4818      	ldr	r0, [pc, #96]	@ (80011e4 <room_status_set+0x120>)
 8001184:	f005 fd6e 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "BRK       ");
 8001188:	4a1d      	ldr	r2, [pc, #116]	@ (8001200 <room_status_set+0x13c>)
 800118a:	4918      	ldr	r1, [pc, #96]	@ (80011ec <room_status_set+0x128>)
 800118c:	4818      	ldr	r0, [pc, #96]	@ (80011f0 <room_status_set+0x12c>)
 800118e:	f005 fdd9 	bl	8006d44 <siprintf>
				break;
 8001192:	e009      	b.n	80011a8 <room_status_set+0xe4>
			case 5:
				printf("button : %d\r\n", i);
 8001194:	6879      	ldr	r1, [r7, #4]
 8001196:	4813      	ldr	r0, [pc, #76]	@ (80011e4 <room_status_set+0x120>)
 8001198:	f005 fd64 	bl	8006c64 <iprintf>
				sprintf(current_room_status.room_status, "%s", "OUT       ");
 800119c:	4a19      	ldr	r2, [pc, #100]	@ (8001204 <room_status_set+0x140>)
 800119e:	4913      	ldr	r1, [pc, #76]	@ (80011ec <room_status_set+0x128>)
 80011a0:	4813      	ldr	r0, [pc, #76]	@ (80011f0 <room_status_set+0x12c>)
 80011a2:	f005 fdcf 	bl	8006d44 <siprintf>
				break;
 80011a6:	bf00      	nop
			}

		}

		last_button_state[i] = button_state[i];
 80011a8:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <room_status_set+0x114>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011b0:	490a      	ldr	r1, [pc, #40]	@ (80011dc <room_status_set+0x118>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 6; i++) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3301      	adds	r3, #1
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b05      	cmp	r3, #5
 80011c2:	dd85      	ble.n	80010d0 <room_status_set+0xc>
	}
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	08007f0c 	.word	0x08007f0c
 80011d4:	40020800 	.word	0x40020800
 80011d8:	200006f8 	.word	0x200006f8
 80011dc:	20000710 	.word	0x20000710
 80011e0:	20000770 	.word	0x20000770
 80011e4:	08007e3c 	.word	0x08007e3c
 80011e8:	08007e4c 	.word	0x08007e4c
 80011ec:	08007e38 	.word	0x08007e38
 80011f0:	20000000 	.word	0x20000000
 80011f4:	08007e58 	.word	0x08007e58
 80011f8:	08007e64 	.word	0x08007e64
 80011fc:	08007e70 	.word	0x08007e70
 8001200:	08007e7c 	.word	0x08007e7c
 8001204:	08007e88 	.word	0x08007e88

08001208 <room_status_display>:

void room_status_display() {
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

	sprintf(line1, "%d - %s", ROOM_NUMBER, USER_NAME);
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <room_status_display+0x34>)
 800120e:	2265      	movs	r2, #101	@ 0x65
 8001210:	490b      	ldr	r1, [pc, #44]	@ (8001240 <room_status_display+0x38>)
 8001212:	480c      	ldr	r0, [pc, #48]	@ (8001244 <room_status_display+0x3c>)
 8001214:	f005 fd96 	bl	8006d44 <siprintf>
	//sprintf(line2, "%s", "LEC");
	sprintf(line2, "%s", current_room_status.room_status);
 8001218:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <room_status_display+0x40>)
 800121a:	490c      	ldr	r1, [pc, #48]	@ (800124c <room_status_display+0x44>)
 800121c:	480c      	ldr	r0, [pc, #48]	@ (8001250 <room_status_display+0x48>)
 800121e:	f005 fd91 	bl	8006d44 <siprintf>

	LCD_writeStringXY(0, 0, line1);
 8001222:	4a08      	ldr	r2, [pc, #32]	@ (8001244 <room_status_display+0x3c>)
 8001224:	2100      	movs	r1, #0
 8001226:	2000      	movs	r0, #0
 8001228:	f7ff fb17 	bl	800085a <LCD_writeStringXY>
	LCD_writeStringXY(1, 0, line2);
 800122c:	4a08      	ldr	r2, [pc, #32]	@ (8001250 <room_status_display+0x48>)
 800122e:	2100      	movs	r1, #0
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff fb12 	bl	800085a <LCD_writeStringXY>
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	08007e94 	.word	0x08007e94
 8001240:	08007e9c 	.word	0x08007e9c
 8001244:	20000728 	.word	0x20000728
 8001248:	20000000 	.word	0x20000000
 800124c:	08007e38 	.word	0x08007e38
 8001250:	2000073c 	.word	0x2000073c

08001254 <user_authentication>:

void user_authentication() {
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af02      	add	r7, sp, #8
	if (MFRC522_Check(cardID) == MI_OK) {
 800125a:	4828      	ldr	r0, [pc, #160]	@ (80012fc <user_authentication+0xa8>)
 800125c:	f000 fa8a 	bl	8001774 <MFRC522_Check>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d147      	bne.n	80012f6 <user_authentication+0xa2>
		sprintf(uid_str, "%02X%02X%02X%02X", cardID[0], cardID[1], cardID[2], cardID[3]);
 8001266:	4b25      	ldr	r3, [pc, #148]	@ (80012fc <user_authentication+0xa8>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <user_authentication+0xa8>)
 800126e:	785b      	ldrb	r3, [r3, #1]
 8001270:	4618      	mov	r0, r3
 8001272:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <user_authentication+0xa8>)
 8001274:	789b      	ldrb	r3, [r3, #2]
 8001276:	461a      	mov	r2, r3
 8001278:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <user_authentication+0xa8>)
 800127a:	78db      	ldrb	r3, [r3, #3]
 800127c:	9301      	str	r3, [sp, #4]
 800127e:	9200      	str	r2, [sp, #0]
 8001280:	4603      	mov	r3, r0
 8001282:	460a      	mov	r2, r1
 8001284:	491e      	ldr	r1, [pc, #120]	@ (8001300 <user_authentication+0xac>)
 8001286:	481f      	ldr	r0, [pc, #124]	@ (8001304 <user_authentication+0xb0>)
 8001288:	f005 fd5c 	bl	8006d44 <siprintf>
		printf("Card UID: %s\r\n", uid_str);
 800128c:	491d      	ldr	r1, [pc, #116]	@ (8001304 <user_authentication+0xb0>)
 800128e:	481e      	ldr	r0, [pc, #120]	@ (8001308 <user_authentication+0xb4>)
 8001290:	f005 fce8 	bl	8006c64 <iprintf>

		if (strcmp(uid_str, USER_CODE) == 0) {
 8001294:	491d      	ldr	r1, [pc, #116]	@ (800130c <user_authentication+0xb8>)
 8001296:	481b      	ldr	r0, [pc, #108]	@ (8001304 <user_authentication+0xb0>)
 8001298:	f7fe ffa2 	bl	80001e0 <strcmp>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d115      	bne.n	80012ce <user_authentication+0x7a>
			authentication_flag = 1;
 80012a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <user_authentication+0xbc>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	601a      	str	r2, [r3, #0]
			auth_start_time = tim3Sec;  // 현재 시간을 저장
 80012a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <user_authentication+0xc0>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <user_authentication+0xc4>)
 80012b0:	601a      	str	r2, [r3, #0]
			printf("인증성공!\r\n");
 80012b2:	481a      	ldr	r0, [pc, #104]	@ (800131c <user_authentication+0xc8>)
 80012b4:	f005 fd3e 	bl	8006d34 <puts>
			sprintf(line2, "%s", "Success!!");
 80012b8:	4a19      	ldr	r2, [pc, #100]	@ (8001320 <user_authentication+0xcc>)
 80012ba:	491a      	ldr	r1, [pc, #104]	@ (8001324 <user_authentication+0xd0>)
 80012bc:	481a      	ldr	r0, [pc, #104]	@ (8001328 <user_authentication+0xd4>)
 80012be:	f005 fd41 	bl	8006d44 <siprintf>
			LCD_writeStringXY(1, 0, line2);
 80012c2:	4a19      	ldr	r2, [pc, #100]	@ (8001328 <user_authentication+0xd4>)
 80012c4:	2100      	movs	r1, #0
 80012c6:	2001      	movs	r0, #1
 80012c8:	f7ff fac7 	bl	800085a <LCD_writeStringXY>
			printf("인증실패!\r\n");
			sprintf(line2, "%s", "Failed!!");
			LCD_writeStringXY(1, 0, line2);
		}
	}
}
 80012cc:	e013      	b.n	80012f6 <user_authentication+0xa2>
			authentication_flag = 0;
 80012ce:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <user_authentication+0xbc>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
			auth_start_time = -1;
 80012d4:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <user_authentication+0xc4>)
 80012d6:	f04f 32ff 	mov.w	r2, #4294967295
 80012da:	601a      	str	r2, [r3, #0]
			printf("인증실패!\r\n");
 80012dc:	4813      	ldr	r0, [pc, #76]	@ (800132c <user_authentication+0xd8>)
 80012de:	f005 fd29 	bl	8006d34 <puts>
			sprintf(line2, "%s", "Failed!!");
 80012e2:	4a13      	ldr	r2, [pc, #76]	@ (8001330 <user_authentication+0xdc>)
 80012e4:	490f      	ldr	r1, [pc, #60]	@ (8001324 <user_authentication+0xd0>)
 80012e6:	4810      	ldr	r0, [pc, #64]	@ (8001328 <user_authentication+0xd4>)
 80012e8:	f005 fd2c 	bl	8006d44 <siprintf>
			LCD_writeStringXY(1, 0, line2);
 80012ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001328 <user_authentication+0xd4>)
 80012ee:	2100      	movs	r1, #0
 80012f0:	2001      	movs	r0, #1
 80012f2:	f7ff fab2 	bl	800085a <LCD_writeStringXY>
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000758 	.word	0x20000758
 8001300:	08007ea4 	.word	0x08007ea4
 8001304:	20000760 	.word	0x20000760
 8001308:	08007eb8 	.word	0x08007eb8
 800130c:	08007ec8 	.word	0x08007ec8
 8001310:	20000770 	.word	0x20000770
 8001314:	20000754 	.word	0x20000754
 8001318:	20000014 	.word	0x20000014
 800131c:	08007ed4 	.word	0x08007ed4
 8001320:	08007ee4 	.word	0x08007ee4
 8001324:	08007e38 	.word	0x08007e38
 8001328:	2000073c 	.word	0x2000073c
 800132c:	08007ef0 	.word	0x08007ef0
 8001330:	08007f00 	.word	0x08007f00

08001334 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* USER CODE END Error_Handler_Debug */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <MFRC522_WriteRegister>:
#include "string.h"
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	460a      	mov	r2, r1
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	4613      	mov	r3, r2
 8001352:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = (addr << 1) & 0x7E;
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	b2db      	uxtb	r3, r3
 800135a:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800135e:	b2db      	uxtb	r3, r3
 8001360:	733b      	strb	r3, [r7, #12]
	data[1] = val;
 8001362:	79bb      	ldrb	r3, [r7, #6]
 8001364:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 8001366:	2200      	movs	r2, #0
 8001368:	2104      	movs	r1, #4
 800136a:	480f      	ldr	r0, [pc, #60]	@ (80013a8 <MFRC522_WriteRegister+0x64>)
 800136c:	f001 fce2 	bl	8002d34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 8001370:	2201      	movs	r2, #1
 8001372:	2104      	movs	r1, #4
 8001374:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <MFRC522_WriteRegister+0x64>)
 8001376:	f001 fcdd 	bl	8002d34 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // NSS = LOW
 800137a:	2200      	movs	r2, #0
 800137c:	2110      	movs	r1, #16
 800137e:	480b      	ldr	r0, [pc, #44]	@ (80013ac <MFRC522_WriteRegister+0x68>)
 8001380:	f001 fcd8 	bl	8002d34 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, 2, HAL_MAX_DELAY);
 8001384:	f107 010c 	add.w	r1, r7, #12
 8001388:	f04f 33ff 	mov.w	r3, #4294967295
 800138c:	2202      	movs	r2, #2
 800138e:	4808      	ldr	r0, [pc, #32]	@ (80013b0 <MFRC522_WriteRegister+0x6c>)
 8001390:	f002 fecd 	bl	800412e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // NSS = HIGH
 8001394:	2201      	movs	r2, #1
 8001396:	2110      	movs	r1, #16
 8001398:	4804      	ldr	r0, [pc, #16]	@ (80013ac <MFRC522_WriteRegister+0x68>)
 800139a:	f001 fccb 	bl	8002d34 <HAL_GPIO_WritePin>
}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40020400 	.word	0x40020400
 80013ac:	40020000 	.word	0x40020000
 80013b0:	20000580 	.word	0x20000580

080013b4 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
	uint8_t tx = ((addr << 1) & 0x7E) | 0x80;
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	b25b      	sxtb	r3, r3
 80013c6:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80013ca:	b25b      	sxtb	r3, r3
 80013cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80013d0:	b25b      	sxtb	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	73fb      	strb	r3, [r7, #15]
	uint8_t rx;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2110      	movs	r1, #16
 80013da:	480e      	ldr	r0, [pc, #56]	@ (8001414 <MFRC522_ReadRegister+0x60>)
 80013dc:	f001 fcaa 	bl	8002d34 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 80013e0:	f107 010f 	add.w	r1, r7, #15
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
 80013e8:	2201      	movs	r2, #1
 80013ea:	480b      	ldr	r0, [pc, #44]	@ (8001418 <MFRC522_ReadRegister+0x64>)
 80013ec:	f002 fe9f 	bl	800412e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 80013f0:	f107 010e 	add.w	r1, r7, #14
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	2201      	movs	r2, #1
 80013fa:	4807      	ldr	r0, [pc, #28]	@ (8001418 <MFRC522_ReadRegister+0x64>)
 80013fc:	f002 ffdb 	bl	80043b6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001400:	2201      	movs	r2, #1
 8001402:	2110      	movs	r1, #16
 8001404:	4803      	ldr	r0, [pc, #12]	@ (8001414 <MFRC522_ReadRegister+0x60>)
 8001406:	f001 fc95 	bl	8002d34 <HAL_GPIO_WritePin>
	return rx;
 800140a:	7bbb      	ldrb	r3, [r7, #14]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40020000 	.word	0x40020000
 8001418:	20000580 	.word	0x20000580

0800141c <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	460a      	mov	r2, r1
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff ffc0 	bl	80013b4 <MFRC522_ReadRegister>
 8001434:	4603      	mov	r3, r0
 8001436:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp | mask);
 8001438:	7bfa      	ldrb	r2, [r7, #15]
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	4313      	orrs	r3, r2
 800143e:	b2da      	uxtb	r2, r3
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	4611      	mov	r1, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff7d 	bl	8001344 <MFRC522_WriteRegister>
}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 8001452:	b580      	push	{r7, lr}
 8001454:	b084      	sub	sp, #16
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	460a      	mov	r2, r1
 800145c:	71fb      	strb	r3, [r7, #7]
 800145e:	4613      	mov	r3, r2
 8001460:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ffa5 	bl	80013b4 <MFRC522_ReadRegister>
 800146a:	4603      	mov	r3, r0
 800146c:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp & (~mask));
 800146e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001472:	43db      	mvns	r3, r3
 8001474:	b25a      	sxtb	r2, r3
 8001476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147a:	4013      	ands	r3, r2
 800147c:	b25b      	sxtb	r3, r3
 800147e:	b2da      	uxtb	r2, r3
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	4611      	mov	r1, r2
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff ff5d 	bl	8001344 <MFRC522_WriteRegister>
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8001492:	b580      	push	{r7, lr}
 8001494:	b082      	sub	sp, #8
 8001496:	af00      	add	r7, sp, #0
	uint8_t temp = MFRC522_ReadRegister(TxControlReg);
 8001498:	2014      	movs	r0, #20
 800149a:	f7ff ff8b 	bl	80013b4 <MFRC522_ReadRegister>
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f003 0303 	and.w	r3, r3, #3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d103      	bne.n	80014b4 <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(TxControlReg, 0x03);
 80014ac:	2103      	movs	r1, #3
 80014ae:	2014      	movs	r0, #20
 80014b0:	f7ff ffb4 	bl	800141c <MFRC522_SetBitMask>
	}
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <MFRC522_Reset>:

void MFRC522_Reset(void) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(CommandReg, PCD_RESETPHASE);
 80014c0:	210f      	movs	r1, #15
 80014c2:	2001      	movs	r0, #1
 80014c4:	f7ff ff3e 	bl	8001344 <MFRC522_WriteRegister>
}
 80014c8:	bf00      	nop
 80014ca:	bd80      	pop	{r7, pc}

080014cc <MFRC522_Init>:

void MFRC522_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
    // ① RST 핀으로 리셋 신호 제공
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 80014d0:	2200      	movs	r2, #0
 80014d2:	2104      	movs	r1, #4
 80014d4:	4815      	ldr	r0, [pc, #84]	@ (800152c <MFRC522_Init+0x60>)
 80014d6:	f001 fc2d 	bl	8002d34 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80014da:	2032      	movs	r0, #50	@ 0x32
 80014dc:	f000 fd1c 	bl	8001f18 <HAL_Delay>
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 80014e0:	2201      	movs	r2, #1
 80014e2:	2104      	movs	r1, #4
 80014e4:	4811      	ldr	r0, [pc, #68]	@ (800152c <MFRC522_Init+0x60>)
 80014e6:	f001 fc25 	bl	8002d34 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80014ea:	2032      	movs	r0, #50	@ 0x32
 80014ec:	f000 fd14 	bl	8001f18 <HAL_Delay>

    // ② 소프트웨어 초기화
    MFRC522_Reset();
 80014f0:	f7ff ffe4 	bl	80014bc <MFRC522_Reset>

    MFRC522_WriteRegister(TModeReg, 0x8D);
 80014f4:	218d      	movs	r1, #141	@ 0x8d
 80014f6:	202a      	movs	r0, #42	@ 0x2a
 80014f8:	f7ff ff24 	bl	8001344 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TPrescalerReg, 0x3E);
 80014fc:	213e      	movs	r1, #62	@ 0x3e
 80014fe:	202b      	movs	r0, #43	@ 0x2b
 8001500:	f7ff ff20 	bl	8001344 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegL, 30);
 8001504:	211e      	movs	r1, #30
 8001506:	202d      	movs	r0, #45	@ 0x2d
 8001508:	f7ff ff1c 	bl	8001344 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegH, 0);
 800150c:	2100      	movs	r1, #0
 800150e:	202c      	movs	r0, #44	@ 0x2c
 8001510:	f7ff ff18 	bl	8001344 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TxASKReg, 0x40);
 8001514:	2140      	movs	r1, #64	@ 0x40
 8001516:	2015      	movs	r0, #21
 8001518:	f7ff ff14 	bl	8001344 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(ModeReg, 0x3D);
 800151c:	213d      	movs	r1, #61	@ 0x3d
 800151e:	2011      	movs	r0, #17
 8001520:	f7ff ff10 	bl	8001344 <MFRC522_WriteRegister>

    // ③ 안테나 켜기
    MFRC522_AntennaOn();
 8001524:	f7ff ffb5 	bl	8001492 <MFRC522_AntennaOn>
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40020400 	.word	0x40020400

08001530 <MFRC522_Request>:


char MFRC522_Request(uint8_t reqMode, uint8_t *TagType) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af02      	add	r7, sp, #8
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
	char status;
	uint16_t backBits;

	MFRC522_WriteRegister(BitFramingReg, 0x07);
 800153c:	2107      	movs	r1, #7
 800153e:	200d      	movs	r0, #13
 8001540:	f7ff ff00 	bl	8001344 <MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	79fa      	ldrb	r2, [r7, #7]
 8001548:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2201      	movs	r2, #1
 8001554:	6839      	ldr	r1, [r7, #0]
 8001556:	200c      	movs	r0, #12
 8001558:	f000 f80f 	bl	800157a <MFRC522_ToCard>
 800155c:	4603      	mov	r3, r0
 800155e:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d102      	bne.n	800156c <MFRC522_Request+0x3c>
 8001566:	89bb      	ldrh	r3, [r7, #12]
 8001568:	2b10      	cmp	r3, #16
 800156a:	d001      	beq.n	8001570 <MFRC522_Request+0x40>
		status = MI_ERR;
 800156c:	2302      	movs	r3, #2
 800156e:	73fb      	strb	r3, [r7, #15]

	return status;
 8001570:	7bfb      	ldrb	r3, [r7, #15]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <MFRC522_ToCard>:

char MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen,
					uint8_t *backData, uint16_t *backLen) {
 800157a:	b590      	push	{r4, r7, lr}
 800157c:	b087      	sub	sp, #28
 800157e:	af00      	add	r7, sp, #0
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607b      	str	r3, [r7, #4]
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	4613      	mov	r3, r2
 800158a:	73bb      	strb	r3, [r7, #14]
	char status = MI_ERR;
 800158c:	2302      	movs	r3, #2
 800158e:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8001590:	2300      	movs	r3, #0
 8001592:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8001594:	2300      	movs	r3, #0
 8001596:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	2b0c      	cmp	r3, #12
 800159c:	d006      	beq.n	80015ac <MFRC522_ToCard+0x32>
 800159e:	2b0e      	cmp	r3, #14
 80015a0:	d109      	bne.n	80015b6 <MFRC522_ToCard+0x3c>
	case PCD_AUTHENT:
		irqEn = 0x12;
 80015a2:	2312      	movs	r3, #18
 80015a4:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 80015a6:	2310      	movs	r3, #16
 80015a8:	757b      	strb	r3, [r7, #21]
		break;
 80015aa:	e004      	b.n	80015b6 <MFRC522_ToCard+0x3c>
	case PCD_TRANSCEIVE:
		irqEn = 0x77;
 80015ac:	2377      	movs	r3, #119	@ 0x77
 80015ae:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 80015b0:	2330      	movs	r3, #48	@ 0x30
 80015b2:	757b      	strb	r3, [r7, #21]
		break;
 80015b4:	bf00      	nop
	}

	MFRC522_WriteRegister(CommIEnReg, irqEn | 0x80);
 80015b6:	7dbb      	ldrb	r3, [r7, #22]
 80015b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	4619      	mov	r1, r3
 80015c0:	2002      	movs	r0, #2
 80015c2:	f7ff febf 	bl	8001344 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(CommIrqReg, 0x80);
 80015c6:	2180      	movs	r1, #128	@ 0x80
 80015c8:	2004      	movs	r0, #4
 80015ca:	f7ff ff42 	bl	8001452 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(FIFOLevelReg, 0x80);
 80015ce:	2180      	movs	r1, #128	@ 0x80
 80015d0:	200a      	movs	r0, #10
 80015d2:	f7ff ff23 	bl	800141c <MFRC522_SetBitMask>

	MFRC522_WriteRegister(CommandReg, PCD_IDLE);
 80015d6:	2100      	movs	r1, #0
 80015d8:	2001      	movs	r0, #1
 80015da:	f7ff feb3 	bl	8001344 <MFRC522_WriteRegister>

	for (i = 0; i < sendLen; i++) {
 80015de:	2300      	movs	r3, #0
 80015e0:	827b      	strh	r3, [r7, #18]
 80015e2:	e00a      	b.n	80015fa <MFRC522_ToCard+0x80>
		MFRC522_WriteRegister(FIFODataReg, sendData[i]);
 80015e4:	8a7b      	ldrh	r3, [r7, #18]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	4413      	add	r3, r2
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	2009      	movs	r0, #9
 80015f0:	f7ff fea8 	bl	8001344 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 80015f4:	8a7b      	ldrh	r3, [r7, #18]
 80015f6:	3301      	adds	r3, #1
 80015f8:	827b      	strh	r3, [r7, #18]
 80015fa:	7bbb      	ldrb	r3, [r7, #14]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	8a7a      	ldrh	r2, [r7, #18]
 8001600:	429a      	cmp	r2, r3
 8001602:	d3ef      	bcc.n	80015e4 <MFRC522_ToCard+0x6a>
	}
	MFRC522_WriteRegister(CommandReg, command);
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	4619      	mov	r1, r3
 8001608:	2001      	movs	r0, #1
 800160a:	f7ff fe9b 	bl	8001344 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 800160e:	7bfb      	ldrb	r3, [r7, #15]
 8001610:	2b0c      	cmp	r3, #12
 8001612:	d103      	bne.n	800161c <MFRC522_ToCard+0xa2>
		MFRC522_SetBitMask(BitFramingReg, 0x80);
 8001614:	2180      	movs	r1, #128	@ 0x80
 8001616:	200d      	movs	r0, #13
 8001618:	f7ff ff00 	bl	800141c <MFRC522_SetBitMask>
	}

	i = 2000;
 800161c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001620:	827b      	strh	r3, [r7, #18]
	do {
		n = MFRC522_ReadRegister(CommIrqReg);
 8001622:	2004      	movs	r0, #4
 8001624:	f7ff fec6 	bl	80013b4 <MFRC522_ReadRegister>
 8001628:	4603      	mov	r3, r0
 800162a:	747b      	strb	r3, [r7, #17]
		i--;
 800162c:	8a7b      	ldrh	r3, [r7, #18]
 800162e:	3b01      	subs	r3, #1
 8001630:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8001632:	8a7b      	ldrh	r3, [r7, #18]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d00a      	beq.n	800164e <MFRC522_ToCard+0xd4>
 8001638:	7c7b      	ldrb	r3, [r7, #17]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b00      	cmp	r3, #0
 8001640:	d105      	bne.n	800164e <MFRC522_ToCard+0xd4>
 8001642:	7c7a      	ldrb	r2, [r7, #17]
 8001644:	7d7b      	ldrb	r3, [r7, #21]
 8001646:	4013      	ands	r3, r2
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0e9      	beq.n	8001622 <MFRC522_ToCard+0xa8>

	MFRC522_ClearBitMask(BitFramingReg, 0x80);
 800164e:	2180      	movs	r1, #128	@ 0x80
 8001650:	200d      	movs	r0, #13
 8001652:	f7ff fefe 	bl	8001452 <MFRC522_ClearBitMask>

	if (i != 0) {
 8001656:	8a7b      	ldrh	r3, [r7, #18]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d04a      	beq.n	80016f2 <MFRC522_ToCard+0x178>
		if (!(MFRC522_ReadRegister(ErrorReg) & 0x1B)) {
 800165c:	2006      	movs	r0, #6
 800165e:	f7ff fea9 	bl	80013b4 <MFRC522_ReadRegister>
 8001662:	4603      	mov	r3, r0
 8001664:	f003 031b 	and.w	r3, r3, #27
 8001668:	2b00      	cmp	r3, #0
 800166a:	d142      	bne.n	80016f2 <MFRC522_ToCard+0x178>
			status = MI_OK;
 800166c:	2300      	movs	r3, #0
 800166e:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 8001670:	7c7a      	ldrb	r2, [r7, #17]
 8001672:	7dbb      	ldrb	r3, [r7, #22]
 8001674:	4013      	ands	r3, r2
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0301 	and.w	r3, r3, #1
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MFRC522_ToCard+0x10a>
				status = MI_NOTAGERR;
 8001680:	2301      	movs	r3, #1
 8001682:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b0c      	cmp	r3, #12
 8001688:	d133      	bne.n	80016f2 <MFRC522_ToCard+0x178>
				n = MFRC522_ReadRegister(FIFOLevelReg);
 800168a:	200a      	movs	r0, #10
 800168c:	f7ff fe92 	bl	80013b4 <MFRC522_ReadRegister>
 8001690:	4603      	mov	r3, r0
 8001692:	747b      	strb	r3, [r7, #17]
				lastBits = MFRC522_ReadRegister(ControlReg) & 0x07;
 8001694:	200c      	movs	r0, #12
 8001696:	f7ff fe8d 	bl	80013b4 <MFRC522_ReadRegister>
 800169a:	4603      	mov	r3, r0
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	743b      	strb	r3, [r7, #16]
				if (lastBits)
 80016a2:	7c3b      	ldrb	r3, [r7, #16]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d00b      	beq.n	80016c0 <MFRC522_ToCard+0x146>
					*backLen = (n - 1) * 8 + lastBits;
 80016a8:	7c7b      	ldrb	r3, [r7, #17]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	7c3b      	ldrb	r3, [r7, #16]
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	4413      	add	r3, r2
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016bc:	801a      	strh	r2, [r3, #0]
 80016be:	e005      	b.n	80016cc <MFRC522_ToCard+0x152>
				else
					*backLen = n * 8;
 80016c0:	7c7b      	ldrb	r3, [r7, #17]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ca:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < n; i++) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	827b      	strh	r3, [r7, #18]
 80016d0:	e00a      	b.n	80016e8 <MFRC522_ToCard+0x16e>
					backData[i] = MFRC522_ReadRegister(FIFODataReg);
 80016d2:	8a7b      	ldrh	r3, [r7, #18]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	18d4      	adds	r4, r2, r3
 80016d8:	2009      	movs	r0, #9
 80016da:	f7ff fe6b 	bl	80013b4 <MFRC522_ReadRegister>
 80016de:	4603      	mov	r3, r0
 80016e0:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80016e2:	8a7b      	ldrh	r3, [r7, #18]
 80016e4:	3301      	adds	r3, #1
 80016e6:	827b      	strh	r3, [r7, #18]
 80016e8:	7c7b      	ldrb	r3, [r7, #17]
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	8a7a      	ldrh	r2, [r7, #18]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d3ef      	bcc.n	80016d2 <MFRC522_ToCard+0x158>
				}
			}
		}
	}
	return status;
 80016f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	371c      	adds	r7, #28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd90      	pop	{r4, r7, pc}

080016fc <MFRC522_Anticoll>:

char MFRC522_Anticoll(uint8_t *serNum) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af02      	add	r7, sp, #8
 8001702:	6078      	str	r0, [r7, #4]
	char status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(BitFramingReg, 0x00);
 8001708:	2100      	movs	r1, #0
 800170a:	200d      	movs	r0, #13
 800170c:	f7ff fe1a 	bl	8001344 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2293      	movs	r2, #147	@ 0x93
 8001714:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	2220      	movs	r2, #32
 800171c:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800171e:	f107 030a 	add.w	r3, r7, #10
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2202      	movs	r2, #2
 8001728:	6879      	ldr	r1, [r7, #4]
 800172a:	200c      	movs	r0, #12
 800172c:	f7ff ff25 	bl	800157a <MFRC522_ToCard>
 8001730:	4603      	mov	r3, r0
 8001732:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d117      	bne.n	800176a <MFRC522_Anticoll+0x6e>
		for (i = 0; i < 4; i++) {
 800173a:	2300      	movs	r3, #0
 800173c:	73bb      	strb	r3, [r7, #14]
 800173e:	e009      	b.n	8001754 <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8001740:	7bbb      	ldrb	r3, [r7, #14]
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	781a      	ldrb	r2, [r3, #0]
 8001748:	7b7b      	ldrb	r3, [r7, #13]
 800174a:	4053      	eors	r3, r2
 800174c:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 800174e:	7bbb      	ldrb	r3, [r7, #14]
 8001750:	3301      	adds	r3, #1
 8001752:	73bb      	strb	r3, [r7, #14]
 8001754:	7bbb      	ldrb	r3, [r7, #14]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d9f2      	bls.n	8001740 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[4])
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	3304      	adds	r3, #4
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	7b7a      	ldrb	r2, [r7, #13]
 8001762:	429a      	cmp	r2, r3
 8001764:	d001      	beq.n	800176a <MFRC522_Anticoll+0x6e>
			status = MI_ERR;
 8001766:	2302      	movs	r3, #2
 8001768:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <MFRC522_Check>:

char MFRC522_Check(uint8_t *id)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
    char status;
    uint8_t type[2];

    // ① 카드가 감지되는지 먼저 확인 (Request)
    status = MFRC522_Request(PICC_REQIDL, type);
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	4619      	mov	r1, r3
 8001782:	2026      	movs	r0, #38	@ 0x26
 8001784:	f7ff fed4 	bl	8001530 <MFRC522_Request>
 8001788:	4603      	mov	r3, r0
 800178a:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 800178c:	7bfb      	ldrb	r3, [r7, #15]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MFRC522_Check+0x22>
        return MI_ERR; // 카드 없음
 8001792:	2302      	movs	r3, #2
 8001794:	e00a      	b.n	80017ac <MFRC522_Check+0x38>

    // ② UID 읽기 (Anti-collision)
    status = MFRC522_Anticoll(id);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff ffb0 	bl	80016fc <MFRC522_Anticoll>
 800179c:	4603      	mov	r3, r0
 800179e:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MFRC522_Check+0x36>
        return MI_ERR; // UID 읽기 실패
 80017a6:	2302      	movs	r3, #2
 80017a8:	e000      	b.n	80017ac <MFRC522_Check+0x38>

    return MI_OK; // 성공
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	4b10      	ldr	r3, [pc, #64]	@ (8001800 <HAL_MspInit+0x4c>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <HAL_MspInit+0x4c>)
 80017c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001800 <HAL_MspInit+0x4c>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	603b      	str	r3, [r7, #0]
 80017da:	4b09      	ldr	r3, [pc, #36]	@ (8001800 <HAL_MspInit+0x4c>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	4a08      	ldr	r2, [pc, #32]	@ (8001800 <HAL_MspInit+0x4c>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e6:	4b06      	ldr	r3, [pc, #24]	@ (8001800 <HAL_MspInit+0x4c>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017f2:	2007      	movs	r0, #7
 80017f4:	f001 f82e 	bl	8002854 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40023800 	.word	0x40023800

08001804 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b08a      	sub	sp, #40	@ 0x28
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180c:	f107 0314 	add.w	r3, r7, #20
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a1b      	ldr	r2, [pc, #108]	@ (8001890 <HAL_ADC_MspInit+0x8c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d12f      	bne.n	8001886 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	613b      	str	r3, [r7, #16]
 800182a:	4b1a      	ldr	r3, [pc, #104]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 800182c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182e:	4a19      	ldr	r2, [pc, #100]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 8001830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001834:	6453      	str	r3, [r2, #68]	@ 0x44
 8001836:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 8001838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a12      	ldr	r2, [pc, #72]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <HAL_ADC_MspInit+0x90>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800185e:	2301      	movs	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001862:	2303      	movs	r3, #3
 8001864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186a:	f107 0314 	add.w	r3, r7, #20
 800186e:	4619      	mov	r1, r3
 8001870:	4809      	ldr	r0, [pc, #36]	@ (8001898 <HAL_ADC_MspInit+0x94>)
 8001872:	f001 f8c3 	bl	80029fc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	2012      	movs	r0, #18
 800187c:	f000 fff5 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001880:	2012      	movs	r0, #18
 8001882:	f001 f80e 	bl	80028a2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	@ 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40012000 	.word	0x40012000
 8001894:	40023800 	.word	0x40023800
 8001898:	40020000 	.word	0x40020000

0800189c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	@ 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a19      	ldr	r2, [pc, #100]	@ (8001920 <HAL_I2C_MspInit+0x84>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d12c      	bne.n	8001918 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	4b18      	ldr	r3, [pc, #96]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a17      	ldr	r2, [pc, #92]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 80018c8:	f043 0302 	orr.w	r3, r3, #2
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e0:	2312      	movs	r3, #18
 80018e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e8:	2303      	movs	r3, #3
 80018ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018ec:	2304      	movs	r3, #4
 80018ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	480c      	ldr	r0, [pc, #48]	@ (8001928 <HAL_I2C_MspInit+0x8c>)
 80018f8:	f001 f880 	bl	80029fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	4a07      	ldr	r2, [pc, #28]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 8001906:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800190a:	6413      	str	r3, [r2, #64]	@ 0x40
 800190c:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_I2C_MspInit+0x88>)
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001918:	bf00      	nop
 800191a:	3728      	adds	r7, #40	@ 0x28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40005400 	.word	0x40005400
 8001924:	40023800 	.word	0x40023800
 8001928:	40020400 	.word	0x40020400

0800192c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	@ 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a19      	ldr	r2, [pc, #100]	@ (80019b0 <HAL_SPI_MspInit+0x84>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d12b      	bne.n	80019a6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	4a17      	ldr	r2, [pc, #92]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 8001958:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800195c:	6453      	str	r3, [r2, #68]	@ 0x44
 800195e:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a10      	ldr	r2, [pc, #64]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b0e      	ldr	r3, [pc, #56]	@ (80019b4 <HAL_SPI_MspInit+0x88>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001986:	23e0      	movs	r3, #224	@ 0xe0
 8001988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198a:	2302      	movs	r3, #2
 800198c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2303      	movs	r3, #3
 8001994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001996:	2305      	movs	r3, #5
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <HAL_SPI_MspInit+0x8c>)
 80019a2:	f001 f82b 	bl	80029fc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80019a6:	bf00      	nop
 80019a8:	3728      	adds	r7, #40	@ 0x28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40013000 	.word	0x40013000
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020000 	.word	0x40020000

080019bc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0b      	ldr	r2, [pc, #44]	@ (80019f8 <HAL_TIM_PWM_MspInit+0x3c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d10d      	bne.n	80019ea <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <HAL_TIM_PWM_MspInit+0x40>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	4a09      	ldr	r2, [pc, #36]	@ (80019fc <HAL_TIM_PWM_MspInit+0x40>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019de:	4b07      	ldr	r3, [pc, #28]	@ (80019fc <HAL_TIM_PWM_MspInit+0x40>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40010000 	.word	0x40010000
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a48 <HAL_TIM_Base_MspInit+0x48>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d115      	bne.n	8001a3e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b0d      	ldr	r3, [pc, #52]	@ (8001a4c <HAL_TIM_Base_MspInit+0x4c>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a4c <HAL_TIM_Base_MspInit+0x4c>)
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <HAL_TIM_Base_MspInit+0x4c>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2100      	movs	r1, #0
 8001a32:	201d      	movs	r0, #29
 8001a34:	f000 ff19 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a38:	201d      	movs	r0, #29
 8001a3a:	f000 ff32 	bl	80028a2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <HAL_TIM_MspPostInit+0x68>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d11e      	bne.n	8001ab0 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a10      	ldr	r2, [pc, #64]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_TIM_MspPostInit+0x6c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8001a8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <HAL_TIM_MspPostInit+0x70>)
 8001aac:	f000 ffa6 	bl	80029fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40010000 	.word	0x40010000
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40020000 	.word	0x40020000

08001ac4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08c      	sub	sp, #48	@ 0x30
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 031c 	add.w	r3, r7, #28
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a36      	ldr	r2, [pc, #216]	@ (8001bbc <HAL_UART_MspInit+0xf8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d12c      	bne.n	8001b40 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	61bb      	str	r3, [r7, #24]
 8001aea:	4b35      	ldr	r3, [pc, #212]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	4a34      	ldr	r2, [pc, #208]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001af0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af6:	4b32      	ldr	r3, [pc, #200]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afe:	61bb      	str	r3, [r7, #24]
 8001b00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b1e:	230c      	movs	r3, #12
 8001b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	2302      	movs	r3, #2
 8001b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b2e:	2307      	movs	r3, #7
 8001b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b32:	f107 031c 	add.w	r3, r7, #28
 8001b36:	4619      	mov	r1, r3
 8001b38:	4822      	ldr	r0, [pc, #136]	@ (8001bc4 <HAL_UART_MspInit+0x100>)
 8001b3a:	f000 ff5f 	bl	80029fc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001b3e:	e039      	b.n	8001bb4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a20      	ldr	r2, [pc, #128]	@ (8001bc8 <HAL_UART_MspInit+0x104>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d134      	bne.n	8001bb4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a1b      	ldr	r2, [pc, #108]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b54:	f043 0320 	orr.w	r3, r3, #32
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b19      	ldr	r3, [pc, #100]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f003 0320 	and.w	r3, r3, #32
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	4b15      	ldr	r3, [pc, #84]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b12      	ldr	r3, [pc, #72]	@ (8001bc0 <HAL_UART_MspInit+0xfc>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b82:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b90:	2303      	movs	r3, #3
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b94:	2308      	movs	r3, #8
 8001b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 031c 	add.w	r3, r7, #28
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4809      	ldr	r0, [pc, #36]	@ (8001bc4 <HAL_UART_MspInit+0x100>)
 8001ba0:	f000 ff2c 	bl	80029fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2047      	movs	r0, #71	@ 0x47
 8001baa:	f000 fe5e 	bl	800286a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001bae:	2047      	movs	r0, #71	@ 0x47
 8001bb0:	f000 fe77 	bl	80028a2 <HAL_NVIC_EnableIRQ>
}
 8001bb4:	bf00      	nop
 8001bb6:	3730      	adds	r7, #48	@ 0x30
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40004400 	.word	0x40004400
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40011400 	.word	0x40011400

08001bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <NMI_Handler+0x4>

08001bd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <HardFault_Handler+0x4>

08001bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <MemManage_Handler+0x4>

08001be4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <BusFault_Handler+0x4>

08001bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <UsageFault_Handler+0x4>

08001bf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr

08001c1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c22:	f000 f959 	bl	8001ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIR_Pin);
 8001c2e:	2002      	movs	r0, #2
 8001c30:	f001 f89a 	bl	8002d68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c3c:	4802      	ldr	r0, [pc, #8]	@ (8001c48 <ADC_IRQHandler+0x10>)
 8001c3e:	f000 f9d2 	bl	8001fe6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200004e4 	.word	0x200004e4

08001c4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c50:	4802      	ldr	r0, [pc, #8]	@ (8001c5c <TIM3_IRQHandler+0x10>)
 8001c52:	f003 f8b6 	bl	8004dc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000620 	.word	0x20000620

08001c60 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001c64:	4802      	ldr	r0, [pc, #8]	@ (8001c70 <USART6_IRQHandler+0x10>)
 8001c66:	f003 ffcf 	bl	8005c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200006b0 	.word	0x200006b0

08001c74 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
 8001c84:	e00a      	b.n	8001c9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c86:	f3af 8000 	nop.w
 8001c8a:	4601      	mov	r1, r0
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	1c5a      	adds	r2, r3, #1
 8001c90:	60ba      	str	r2, [r7, #8]
 8001c92:	b2ca      	uxtb	r2, r1
 8001c94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	dbf0      	blt.n	8001c86 <_read+0x12>
  }

  return len;
 8001ca4:	687b      	ldr	r3, [r7, #4]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b086      	sub	sp, #24
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	60f8      	str	r0, [r7, #12]
 8001cb6:	60b9      	str	r1, [r7, #8]
 8001cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	e009      	b.n	8001cd4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	60ba      	str	r2, [r7, #8]
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fe39 	bl	8000940 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
 8001cd4:	697a      	ldr	r2, [r7, #20]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	dbf1      	blt.n	8001cc0 <_write+0x12>
  }
  return len;
 8001cdc:	687b      	ldr	r3, [r7, #4]
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <_close>:

int _close(int file)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
 8001d06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <_isatty>:

int _isatty(int file)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d58:	4a14      	ldr	r2, [pc, #80]	@ (8001dac <_sbrk+0x5c>)
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <_sbrk+0x60>)
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <_sbrk+0x64>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d102      	bne.n	8001d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d6c:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <_sbrk+0x64>)
 8001d6e:	4a12      	ldr	r2, [pc, #72]	@ (8001db8 <_sbrk+0x68>)
 8001d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d72:	4b10      	ldr	r3, [pc, #64]	@ (8001db4 <_sbrk+0x64>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4413      	add	r3, r2
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d207      	bcs.n	8001d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d80:	f005 f928 	bl	8006fd4 <__errno>
 8001d84:	4603      	mov	r3, r0
 8001d86:	220c      	movs	r2, #12
 8001d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d8e:	e009      	b.n	8001da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d90:	4b08      	ldr	r3, [pc, #32]	@ (8001db4 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d96:	4b07      	ldr	r3, [pc, #28]	@ (8001db4 <_sbrk+0x64>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	4a05      	ldr	r2, [pc, #20]	@ (8001db4 <_sbrk+0x64>)
 8001da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001da2:	68fb      	ldr	r3, [r7, #12]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20020000 	.word	0x20020000
 8001db0:	00000400 	.word	0x00000400
 8001db4:	20000778 	.word	0x20000778
 8001db8:	200008d0 	.word	0x200008d0

08001dbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dc0:	4b06      	ldr	r3, [pc, #24]	@ (8001ddc <SystemInit+0x20>)
 8001dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dc6:	4a05      	ldr	r2, [pc, #20]	@ (8001ddc <SystemInit+0x20>)
 8001dc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001de0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e18 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001de4:	f7ff ffea 	bl	8001dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001de8:	480c      	ldr	r0, [pc, #48]	@ (8001e1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dea:	490d      	ldr	r1, [pc, #52]	@ (8001e20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001e28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e00:	4c0a      	ldr	r4, [pc, #40]	@ (8001e2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e0e:	f005 f8e7 	bl	8006fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e12:	f7fe fdad 	bl	8000970 <main>
  bx  lr    
 8001e16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e20:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e24:	08007f74 	.word	0x08007f74
  ldr r2, =_sbss
 8001e28:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e2c:	200008cc 	.word	0x200008cc

08001e30 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e30:	e7fe      	b.n	8001e30 <DMA1_Stream0_IRQHandler>
	...

08001e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e38:	4b0e      	ldr	r3, [pc, #56]	@ (8001e74 <HAL_Init+0x40>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e74 <HAL_Init+0x40>)
 8001e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e44:	4b0b      	ldr	r3, [pc, #44]	@ (8001e74 <HAL_Init+0x40>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a0a      	ldr	r2, [pc, #40]	@ (8001e74 <HAL_Init+0x40>)
 8001e4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <HAL_Init+0x40>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a07      	ldr	r2, [pc, #28]	@ (8001e74 <HAL_Init+0x40>)
 8001e56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e5c:	2003      	movs	r0, #3
 8001e5e:	f000 fcf9 	bl	8002854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e62:	2000      	movs	r0, #0
 8001e64:	f000 f808 	bl	8001e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e68:	f7ff fca4 	bl	80017b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40023c00 	.word	0x40023c00

08001e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e80:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <HAL_InitTick+0x54>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <HAL_InitTick+0x58>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 fd11 	bl	80028be <HAL_SYSTICK_Config>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e00e      	b.n	8001ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b0f      	cmp	r3, #15
 8001eaa:	d80a      	bhi.n	8001ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eac:	2200      	movs	r2, #0
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb4:	f000 fcd9 	bl	800286a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eb8:	4a06      	ldr	r2, [pc, #24]	@ (8001ed4 <HAL_InitTick+0x5c>)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	e000      	b.n	8001ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000018 	.word	0x20000018
 8001ed0:	20000020 	.word	0x20000020
 8001ed4:	2000001c 	.word	0x2000001c

08001ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <HAL_IncTick+0x20>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <HAL_IncTick+0x24>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	4a04      	ldr	r2, [pc, #16]	@ (8001efc <HAL_IncTick+0x24>)
 8001eea:	6013      	str	r3, [r2, #0]
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000020 	.word	0x20000020
 8001efc:	2000077c 	.word	0x2000077c

08001f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return uwTick;
 8001f04:	4b03      	ldr	r3, [pc, #12]	@ (8001f14 <HAL_GetTick+0x14>)
 8001f06:	681b      	ldr	r3, [r3, #0]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	2000077c 	.word	0x2000077c

08001f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f20:	f7ff ffee 	bl	8001f00 <HAL_GetTick>
 8001f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f30:	d005      	beq.n	8001f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <HAL_Delay+0x44>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	461a      	mov	r2, r3
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f3e:	bf00      	nop
 8001f40:	f7ff ffde 	bl	8001f00 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d8f7      	bhi.n	8001f40 <HAL_Delay+0x28>
  {
  }
}
 8001f50:	bf00      	nop
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000020 	.word	0x20000020

08001f60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e033      	b.n	8001fde <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d109      	bne.n	8001f92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fc40 	bl	8001804 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d118      	bne.n	8001fd0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fa6:	f023 0302 	bic.w	r3, r3, #2
 8001faa:	f043 0202 	orr.w	r2, r3, #2
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 fa78 	bl	80024a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	f023 0303 	bic.w	r3, r3, #3
 8001fc6:	f043 0201 	orr.w	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fce:	e001      	b.n	8001fd4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	f003 0320 	and.w	r3, r3, #32
 8002014:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d049      	beq.n	80020b0 <HAL_ADC_IRQHandler+0xca>
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d046      	beq.n	80020b0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f003 0310 	and.w	r3, r3, #16
 800202a:	2b00      	cmp	r3, #0
 800202c:	d105      	bne.n	800203a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d12b      	bne.n	80020a0 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800204c:	2b00      	cmp	r3, #0
 800204e:	d127      	bne.n	80020a0 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002056:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800205a:	2b00      	cmp	r3, #0
 800205c:	d006      	beq.n	800206c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002068:	2b00      	cmp	r3, #0
 800206a:	d119      	bne.n	80020a0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685a      	ldr	r2, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 0220 	bic.w	r2, r2, #32
 800207a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002080:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d105      	bne.n	80020a0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	f043 0201 	orr.w	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 f8b0 	bl	8002206 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f06f 0212 	mvn.w	r2, #18
 80020ae:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020be:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d057      	beq.n	8002176 <HAL_ADC_IRQHandler+0x190>
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d054      	beq.n	8002176 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020dc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d139      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800210a:	2b00      	cmp	r3, #0
 800210c:	d12b      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002118:	2b00      	cmp	r3, #0
 800211a:	d124      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002126:	2b00      	cmp	r3, #0
 8002128:	d11d      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800212e:	2b00      	cmp	r3, #0
 8002130:	d119      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002140:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002156:	2b00      	cmp	r3, #0
 8002158:	d105      	bne.n	8002166 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f043 0201 	orr.w	r2, r3, #1
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 fa9a 	bl	80026a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 020c 	mvn.w	r2, #12
 8002174:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002184:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d017      	beq.n	80021bc <HAL_ADC_IRQHandler+0x1d6>
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d014      	beq.n	80021bc <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b01      	cmp	r3, #1
 800219e:	d10d      	bne.n	80021bc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f834 	bl	800221a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f06f 0201 	mvn.w	r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0320 	and.w	r3, r3, #32
 80021c2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021ca:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d015      	beq.n	80021fe <HAL_ADC_IRQHandler+0x218>
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d012      	beq.n	80021fe <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	f043 0202 	orr.w	r2, r3, #2
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f06f 0220 	mvn.w	r2, #32
 80021ec:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f81d 	bl	800222e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0220 	mvn.w	r2, #32
 80021fc:	601a      	str	r2, [r3, #0]
  }
}
 80021fe:	bf00      	nop
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002222:	bf00      	nop
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
	...

08002244 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800224e:	2300      	movs	r3, #0
 8002250:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1c>
 800225c:	2302      	movs	r3, #2
 800225e:	e113      	b.n	8002488 <HAL_ADC_ConfigChannel+0x244>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b09      	cmp	r3, #9
 800226e:	d925      	bls.n	80022bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68d9      	ldr	r1, [r3, #12]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	4613      	mov	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4413      	add	r3, r2
 8002284:	3b1e      	subs	r3, #30
 8002286:	2207      	movs	r2, #7
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43da      	mvns	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	400a      	ands	r2, r1
 8002294:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68d9      	ldr	r1, [r3, #12]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	4618      	mov	r0, r3
 80022a8:	4603      	mov	r3, r0
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4403      	add	r3, r0
 80022ae:	3b1e      	subs	r3, #30
 80022b0:	409a      	lsls	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	e022      	b.n	8002302 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6919      	ldr	r1, [r3, #16]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	4613      	mov	r3, r2
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4413      	add	r3, r2
 80022d0:	2207      	movs	r2, #7
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	43da      	mvns	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	400a      	ands	r2, r1
 80022de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6919      	ldr	r1, [r3, #16]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	4603      	mov	r3, r0
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	4403      	add	r3, r0
 80022f8:	409a      	lsls	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b06      	cmp	r3, #6
 8002308:	d824      	bhi.n	8002354 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	3b05      	subs	r3, #5
 800231c:	221f      	movs	r2, #31
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43da      	mvns	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	400a      	ands	r2, r1
 800232a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	b29b      	uxth	r3, r3
 8002338:	4618      	mov	r0, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	3b05      	subs	r3, #5
 8002346:	fa00 f203 	lsl.w	r2, r0, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	635a      	str	r2, [r3, #52]	@ 0x34
 8002352:	e04c      	b.n	80023ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d824      	bhi.n	80023a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	3b23      	subs	r3, #35	@ 0x23
 800236e:	221f      	movs	r2, #31
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43da      	mvns	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	400a      	ands	r2, r1
 800237c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	b29b      	uxth	r3, r3
 800238a:	4618      	mov	r0, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	3b23      	subs	r3, #35	@ 0x23
 8002398:	fa00 f203 	lsl.w	r2, r0, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023a4:	e023      	b.n	80023ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	3b41      	subs	r3, #65	@ 0x41
 80023b8:	221f      	movs	r2, #31
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43da      	mvns	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	400a      	ands	r2, r1
 80023c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	3b41      	subs	r3, #65	@ 0x41
 80023e2:	fa00 f203 	lsl.w	r2, r0, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ee:	4b29      	ldr	r3, [pc, #164]	@ (8002494 <HAL_ADC_ConfigChannel+0x250>)
 80023f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a28      	ldr	r2, [pc, #160]	@ (8002498 <HAL_ADC_ConfigChannel+0x254>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d10f      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1d8>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b12      	cmp	r3, #18
 8002402:	d10b      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a1d      	ldr	r2, [pc, #116]	@ (8002498 <HAL_ADC_ConfigChannel+0x254>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d12b      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a1c      	ldr	r2, [pc, #112]	@ (800249c <HAL_ADC_ConfigChannel+0x258>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d003      	beq.n	8002438 <HAL_ADC_ConfigChannel+0x1f4>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b11      	cmp	r3, #17
 8002436:	d122      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a11      	ldr	r2, [pc, #68]	@ (800249c <HAL_ADC_ConfigChannel+0x258>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d111      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800245a:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <HAL_ADC_ConfigChannel+0x25c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a11      	ldr	r2, [pc, #68]	@ (80024a4 <HAL_ADC_ConfigChannel+0x260>)
 8002460:	fba2 2303 	umull	r2, r3, r2, r3
 8002464:	0c9a      	lsrs	r2, r3, #18
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002470:	e002      	b.n	8002478 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	3b01      	subs	r3, #1
 8002476:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f9      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	40012300 	.word	0x40012300
 8002498:	40012000 	.word	0x40012000
 800249c:	10000012 	.word	0x10000012
 80024a0:	20000018 	.word	0x20000018
 80024a4:	431bde83 	.word	0x431bde83

080024a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b0:	4b79      	ldr	r3, [pc, #484]	@ (8002698 <ADC_Init+0x1f0>)
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	431a      	orrs	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6859      	ldr	r1, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	021a      	lsls	r2, r3, #8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002500:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6859      	ldr	r1, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002522:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6899      	ldr	r1, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253a:	4a58      	ldr	r2, [pc, #352]	@ (800269c <ADC_Init+0x1f4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800254e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6899      	ldr	r1, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	430a      	orrs	r2, r1
 8002560:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6899      	ldr	r1, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	e00f      	b.n	80025a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002594:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0202 	bic.w	r2, r2, #2
 80025b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6899      	ldr	r1, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	7e1b      	ldrb	r3, [r3, #24]
 80025c0:	005a      	lsls	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d01b      	beq.n	800260c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6859      	ldr	r1, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	3b01      	subs	r3, #1
 8002600:	035a      	lsls	r2, r3, #13
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	e007      	b.n	800261c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800261a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800262a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	3b01      	subs	r3, #1
 8002638:	051a      	lsls	r2, r3, #20
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800265e:	025a      	lsls	r2, r3, #9
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002676:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6899      	ldr	r1, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	029a      	lsls	r2, r3, #10
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40012300 	.word	0x40012300
 800269c:	0f000001 	.word	0x0f000001

080026a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	@ (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	2b00      	cmp	r3, #0
 8002728:	db0b      	blt.n	8002742 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800272a:	79fb      	ldrb	r3, [r7, #7]
 800272c:	f003 021f 	and.w	r2, r3, #31
 8002730:	4907      	ldr	r1, [pc, #28]	@ (8002750 <__NVIC_EnableIRQ+0x38>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2001      	movs	r0, #1
 800273a:	fa00 f202 	lsl.w	r2, r0, r2
 800273e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	e000e100 	.word	0xe000e100

08002754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002754:	b480      	push	{r7}
 8002756:	b083      	sub	sp, #12
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	6039      	str	r1, [r7, #0]
 800275e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	2b00      	cmp	r3, #0
 8002766:	db0a      	blt.n	800277e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	b2da      	uxtb	r2, r3
 800276c:	490c      	ldr	r1, [pc, #48]	@ (80027a0 <__NVIC_SetPriority+0x4c>)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	0112      	lsls	r2, r2, #4
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	440b      	add	r3, r1
 8002778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800277c:	e00a      	b.n	8002794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	4908      	ldr	r1, [pc, #32]	@ (80027a4 <__NVIC_SetPriority+0x50>)
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	f003 030f 	and.w	r3, r3, #15
 800278a:	3b04      	subs	r3, #4
 800278c:	0112      	lsls	r2, r2, #4
 800278e:	b2d2      	uxtb	r2, r2
 8002790:	440b      	add	r3, r1
 8002792:	761a      	strb	r2, [r3, #24]
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	e000e100 	.word	0xe000e100
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b089      	sub	sp, #36	@ 0x24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	f1c3 0307 	rsb	r3, r3, #7
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	bf28      	it	cs
 80027c6:	2304      	movcs	r3, #4
 80027c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	3304      	adds	r3, #4
 80027ce:	2b06      	cmp	r3, #6
 80027d0:	d902      	bls.n	80027d8 <NVIC_EncodePriority+0x30>
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3b03      	subs	r3, #3
 80027d6:	e000      	b.n	80027da <NVIC_EncodePriority+0x32>
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027dc:	f04f 32ff 	mov.w	r2, #4294967295
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43da      	mvns	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	401a      	ands	r2, r3
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f0:	f04f 31ff 	mov.w	r1, #4294967295
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	43d9      	mvns	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	4313      	orrs	r3, r2
         );
}
 8002802:	4618      	mov	r0, r3
 8002804:	3724      	adds	r7, #36	@ 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3b01      	subs	r3, #1
 800281c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002820:	d301      	bcc.n	8002826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002822:	2301      	movs	r3, #1
 8002824:	e00f      	b.n	8002846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002826:	4a0a      	ldr	r2, [pc, #40]	@ (8002850 <SysTick_Config+0x40>)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3b01      	subs	r3, #1
 800282c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800282e:	210f      	movs	r1, #15
 8002830:	f04f 30ff 	mov.w	r0, #4294967295
 8002834:	f7ff ff8e 	bl	8002754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002838:	4b05      	ldr	r3, [pc, #20]	@ (8002850 <SysTick_Config+0x40>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800283e:	4b04      	ldr	r3, [pc, #16]	@ (8002850 <SysTick_Config+0x40>)
 8002840:	2207      	movs	r2, #7
 8002842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	e000e010 	.word	0xe000e010

08002854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ff29 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800286a:	b580      	push	{r7, lr}
 800286c:	b086      	sub	sp, #24
 800286e:	af00      	add	r7, sp, #0
 8002870:	4603      	mov	r3, r0
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800287c:	f7ff ff3e 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	68b9      	ldr	r1, [r7, #8]
 8002886:	6978      	ldr	r0, [r7, #20]
 8002888:	f7ff ff8e 	bl	80027a8 <NVIC_EncodePriority>
 800288c:	4602      	mov	r2, r0
 800288e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002892:	4611      	mov	r1, r2
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff ff5d 	bl	8002754 <__NVIC_SetPriority>
}
 800289a:	bf00      	nop
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	4603      	mov	r3, r0
 80028aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff31 	bl	8002718 <__NVIC_EnableIRQ>
}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ffa2 	bl	8002810 <SysTick_Config>
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b084      	sub	sp, #16
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028e4:	f7ff fb0c 	bl	8001f00 <HAL_GetTick>
 80028e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d008      	beq.n	8002908 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2280      	movs	r2, #128	@ 0x80
 80028fa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e052      	b.n	80029ae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0216 	bic.w	r2, r2, #22
 8002916:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002926:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292c:	2b00      	cmp	r3, #0
 800292e:	d103      	bne.n	8002938 <HAL_DMA_Abort+0x62>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002934:	2b00      	cmp	r3, #0
 8002936:	d007      	beq.n	8002948 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0208 	bic.w	r2, r2, #8
 8002946:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0201 	bic.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002958:	e013      	b.n	8002982 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800295a:	f7ff fad1 	bl	8001f00 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b05      	cmp	r3, #5
 8002966:	d90c      	bls.n	8002982 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2220      	movs	r2, #32
 800296c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2203      	movs	r2, #3
 8002972:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e015      	b.n	80029ae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1e4      	bne.n	800295a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002994:	223f      	movs	r2, #63	@ 0x3f
 8002996:	409a      	lsls	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d004      	beq.n	80029d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2280      	movs	r2, #128	@ 0x80
 80029ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e00c      	b.n	80029ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2205      	movs	r2, #5
 80029d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
	...

080029fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b089      	sub	sp, #36	@ 0x24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a12:	2300      	movs	r3, #0
 8002a14:	61fb      	str	r3, [r7, #28]
 8002a16:	e159      	b.n	8002ccc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a18:	2201      	movs	r2, #1
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	697a      	ldr	r2, [r7, #20]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	f040 8148 	bne.w	8002cc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d005      	beq.n	8002a4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d130      	bne.n	8002ab0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	2203      	movs	r2, #3
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	4013      	ands	r3, r2
 8002a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a84:	2201      	movs	r2, #1
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	091b      	lsrs	r3, r3, #4
 8002a9a:	f003 0201 	and.w	r2, r3, #1
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d017      	beq.n	8002aec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d123      	bne.n	8002b40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	08da      	lsrs	r2, r3, #3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3208      	adds	r2, #8
 8002b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	220f      	movs	r2, #15
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	08da      	lsrs	r2, r3, #3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3208      	adds	r2, #8
 8002b3a:	69b9      	ldr	r1, [r7, #24]
 8002b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	2203      	movs	r2, #3
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f003 0203 	and.w	r2, r3, #3
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 80a2 	beq.w	8002cc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	4b57      	ldr	r3, [pc, #348]	@ (8002ce4 <HAL_GPIO_Init+0x2e8>)
 8002b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b8a:	4a56      	ldr	r2, [pc, #344]	@ (8002ce4 <HAL_GPIO_Init+0x2e8>)
 8002b8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b92:	4b54      	ldr	r3, [pc, #336]	@ (8002ce4 <HAL_GPIO_Init+0x2e8>)
 8002b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b9e:	4a52      	ldr	r2, [pc, #328]	@ (8002ce8 <HAL_GPIO_Init+0x2ec>)
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	089b      	lsrs	r3, r3, #2
 8002ba4:	3302      	adds	r3, #2
 8002ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f003 0303 	and.w	r3, r3, #3
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a49      	ldr	r2, [pc, #292]	@ (8002cec <HAL_GPIO_Init+0x2f0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d019      	beq.n	8002bfe <HAL_GPIO_Init+0x202>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a48      	ldr	r2, [pc, #288]	@ (8002cf0 <HAL_GPIO_Init+0x2f4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d013      	beq.n	8002bfa <HAL_GPIO_Init+0x1fe>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a47      	ldr	r2, [pc, #284]	@ (8002cf4 <HAL_GPIO_Init+0x2f8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d00d      	beq.n	8002bf6 <HAL_GPIO_Init+0x1fa>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a46      	ldr	r2, [pc, #280]	@ (8002cf8 <HAL_GPIO_Init+0x2fc>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d007      	beq.n	8002bf2 <HAL_GPIO_Init+0x1f6>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a45      	ldr	r2, [pc, #276]	@ (8002cfc <HAL_GPIO_Init+0x300>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d101      	bne.n	8002bee <HAL_GPIO_Init+0x1f2>
 8002bea:	2304      	movs	r3, #4
 8002bec:	e008      	b.n	8002c00 <HAL_GPIO_Init+0x204>
 8002bee:	2307      	movs	r3, #7
 8002bf0:	e006      	b.n	8002c00 <HAL_GPIO_Init+0x204>
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e004      	b.n	8002c00 <HAL_GPIO_Init+0x204>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e002      	b.n	8002c00 <HAL_GPIO_Init+0x204>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e000      	b.n	8002c00 <HAL_GPIO_Init+0x204>
 8002bfe:	2300      	movs	r3, #0
 8002c00:	69fa      	ldr	r2, [r7, #28]
 8002c02:	f002 0203 	and.w	r2, r2, #3
 8002c06:	0092      	lsls	r2, r2, #2
 8002c08:	4093      	lsls	r3, r2
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c10:	4935      	ldr	r1, [pc, #212]	@ (8002ce8 <HAL_GPIO_Init+0x2ec>)
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	089b      	lsrs	r3, r3, #2
 8002c16:	3302      	adds	r3, #2
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c1e:	4b38      	ldr	r3, [pc, #224]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	43db      	mvns	r3, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c42:	4a2f      	ldr	r2, [pc, #188]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c48:	4b2d      	ldr	r3, [pc, #180]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4013      	ands	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c6c:	4a24      	ldr	r2, [pc, #144]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c72:	4b23      	ldr	r3, [pc, #140]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c96:	4a1a      	ldr	r2, [pc, #104]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c9c:	4b18      	ldr	r3, [pc, #96]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	43db      	mvns	r3, r3
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc0:	4a0f      	ldr	r2, [pc, #60]	@ (8002d00 <HAL_GPIO_Init+0x304>)
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	61fb      	str	r3, [r7, #28]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	2b0f      	cmp	r3, #15
 8002cd0:	f67f aea2 	bls.w	8002a18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cd4:	bf00      	nop
 8002cd6:	bf00      	nop
 8002cd8:	3724      	adds	r7, #36	@ 0x24
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40013800 	.word	0x40013800
 8002cec:	40020000 	.word	0x40020000
 8002cf0:	40020400 	.word	0x40020400
 8002cf4:	40020800 	.word	0x40020800
 8002cf8:	40020c00 	.word	0x40020c00
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40013c00 	.word	0x40013c00

08002d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	887b      	ldrh	r3, [r7, #2]
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	e001      	b.n	8002d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d22:	2300      	movs	r3, #0
 8002d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	807b      	strh	r3, [r7, #2]
 8002d40:	4613      	mov	r3, r2
 8002d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d44:	787b      	ldrb	r3, [r7, #1]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d4a:	887a      	ldrh	r2, [r7, #2]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d50:	e003      	b.n	8002d5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d52:	887b      	ldrh	r3, [r7, #2]
 8002d54:	041a      	lsls	r2, r3, #16
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	619a      	str	r2, [r3, #24]
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
	...

08002d68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d72:	4b08      	ldr	r3, [pc, #32]	@ (8002d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d74:	695a      	ldr	r2, [r3, #20]
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d006      	beq.n	8002d8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d7e:	4a05      	ldr	r2, [pc, #20]	@ (8002d94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d80:	88fb      	ldrh	r3, [r7, #6]
 8002d82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d84:	88fb      	ldrh	r3, [r7, #6]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 f806 	bl	8002d98 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40013c00 	.word	0x40013c00

08002d98 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
	...

08002db0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e12b      	b.n	800301a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d106      	bne.n	8002ddc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7fe fd60 	bl	800189c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2224      	movs	r2, #36	@ 0x24
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0201 	bic.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e14:	f001 f8da 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 8002e18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4a81      	ldr	r2, [pc, #516]	@ (8003024 <HAL_I2C_Init+0x274>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d807      	bhi.n	8002e34 <HAL_I2C_Init+0x84>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	4a80      	ldr	r2, [pc, #512]	@ (8003028 <HAL_I2C_Init+0x278>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	bf94      	ite	ls
 8002e2c:	2301      	movls	r3, #1
 8002e2e:	2300      	movhi	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	e006      	b.n	8002e42 <HAL_I2C_Init+0x92>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4a7d      	ldr	r2, [pc, #500]	@ (800302c <HAL_I2C_Init+0x27c>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	bf94      	ite	ls
 8002e3c:	2301      	movls	r3, #1
 8002e3e:	2300      	movhi	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e0e7      	b.n	800301a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	4a78      	ldr	r2, [pc, #480]	@ (8003030 <HAL_I2C_Init+0x280>)
 8002e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e52:	0c9b      	lsrs	r3, r3, #18
 8002e54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a6a      	ldr	r2, [pc, #424]	@ (8003024 <HAL_I2C_Init+0x274>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d802      	bhi.n	8002e84 <HAL_I2C_Init+0xd4>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3301      	adds	r3, #1
 8002e82:	e009      	b.n	8002e98 <HAL_I2C_Init+0xe8>
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	4a69      	ldr	r2, [pc, #420]	@ (8003034 <HAL_I2C_Init+0x284>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	099b      	lsrs	r3, r3, #6
 8002e96:	3301      	adds	r3, #1
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6812      	ldr	r2, [r2, #0]
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eaa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	495c      	ldr	r1, [pc, #368]	@ (8003024 <HAL_I2C_Init+0x274>)
 8002eb4:	428b      	cmp	r3, r1
 8002eb6:	d819      	bhi.n	8002eec <HAL_I2C_Init+0x13c>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1e59      	subs	r1, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ec6:	1c59      	adds	r1, r3, #1
 8002ec8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ecc:	400b      	ands	r3, r1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00a      	beq.n	8002ee8 <HAL_I2C_Init+0x138>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1e59      	subs	r1, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee6:	e051      	b.n	8002f8c <HAL_I2C_Init+0x1dc>
 8002ee8:	2304      	movs	r3, #4
 8002eea:	e04f      	b.n	8002f8c <HAL_I2C_Init+0x1dc>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d111      	bne.n	8002f18 <HAL_I2C_Init+0x168>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	1e58      	subs	r0, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6859      	ldr	r1, [r3, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	440b      	add	r3, r1
 8002f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f06:	3301      	adds	r3, #1
 8002f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	bf0c      	ite	eq
 8002f10:	2301      	moveq	r3, #1
 8002f12:	2300      	movne	r3, #0
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	e012      	b.n	8002f3e <HAL_I2C_Init+0x18e>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1e58      	subs	r0, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6859      	ldr	r1, [r3, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	0099      	lsls	r1, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_I2C_Init+0x196>
 8002f42:	2301      	movs	r3, #1
 8002f44:	e022      	b.n	8002f8c <HAL_I2C_Init+0x1dc>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10e      	bne.n	8002f6c <HAL_I2C_Init+0x1bc>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	1e58      	subs	r0, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6859      	ldr	r1, [r3, #4]
 8002f56:	460b      	mov	r3, r1
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	440b      	add	r3, r1
 8002f5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f6a:	e00f      	b.n	8002f8c <HAL_I2C_Init+0x1dc>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1e58      	subs	r0, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6859      	ldr	r1, [r3, #4]
 8002f74:	460b      	mov	r3, r1
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	0099      	lsls	r1, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f82:	3301      	adds	r3, #1
 8002f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	6809      	ldr	r1, [r1, #0]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	69da      	ldr	r2, [r3, #28]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	431a      	orrs	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6911      	ldr	r1, [r2, #16]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	68d2      	ldr	r2, [r2, #12]
 8002fc6:	4311      	orrs	r1, r2
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695a      	ldr	r2, [r3, #20]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 0201 	orr.w	r2, r2, #1
 8002ffa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2220      	movs	r2, #32
 8003006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	000186a0 	.word	0x000186a0
 8003028:	001e847f 	.word	0x001e847f
 800302c:	003d08ff 	.word	0x003d08ff
 8003030:	431bde83 	.word	0x431bde83
 8003034:	10624dd3 	.word	0x10624dd3

08003038 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af02      	add	r7, sp, #8
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	607a      	str	r2, [r7, #4]
 8003042:	461a      	mov	r2, r3
 8003044:	460b      	mov	r3, r1
 8003046:	817b      	strh	r3, [r7, #10]
 8003048:	4613      	mov	r3, r2
 800304a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800304c:	f7fe ff58 	bl	8001f00 <HAL_GetTick>
 8003050:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b20      	cmp	r3, #32
 800305c:	f040 80e0 	bne.w	8003220 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	2319      	movs	r3, #25
 8003066:	2201      	movs	r2, #1
 8003068:	4970      	ldr	r1, [pc, #448]	@ (800322c <HAL_I2C_Master_Transmit+0x1f4>)
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 f964 	bl	8003338 <I2C_WaitOnFlagUntilTimeout>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003076:	2302      	movs	r3, #2
 8003078:	e0d3      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_I2C_Master_Transmit+0x50>
 8003084:	2302      	movs	r3, #2
 8003086:	e0cc      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b01      	cmp	r3, #1
 800309c:	d007      	beq.n	80030ae <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f042 0201 	orr.w	r2, r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2221      	movs	r2, #33	@ 0x21
 80030c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2210      	movs	r2, #16
 80030ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	893a      	ldrh	r2, [r7, #8]
 80030de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4a50      	ldr	r2, [pc, #320]	@ (8003230 <HAL_I2C_Master_Transmit+0x1f8>)
 80030ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030f0:	8979      	ldrh	r1, [r7, #10]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	6a3a      	ldr	r2, [r7, #32]
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 f89c 	bl	8003234 <I2C_MasterRequestWrite>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e08d      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800311c:	e066      	b.n	80031ec <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	6a39      	ldr	r1, [r7, #32]
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fa22 	bl	800356c <I2C_WaitOnTXEFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00d      	beq.n	800314a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	2b04      	cmp	r3, #4
 8003134:	d107      	bne.n	8003146 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003144:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e06b      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	781a      	ldrb	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	1c5a      	adds	r2, r3, #1
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003164:	b29b      	uxth	r3, r3
 8003166:	3b01      	subs	r3, #1
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695b      	ldr	r3, [r3, #20]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b04      	cmp	r3, #4
 8003186:	d11b      	bne.n	80031c0 <HAL_I2C_Master_Transmit+0x188>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318c:	2b00      	cmp	r3, #0
 800318e:	d017      	beq.n	80031c0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	781a      	ldrb	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	6a39      	ldr	r1, [r7, #32]
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fa19 	bl	80035fc <I2C_WaitOnBTFFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00d      	beq.n	80031ec <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d107      	bne.n	80031e8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e01a      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d194      	bne.n	800311e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003202:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2220      	movs	r2, #32
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2200      	movs	r2, #0
 8003210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800321c:	2300      	movs	r3, #0
 800321e:	e000      	b.n	8003222 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003220:	2302      	movs	r3, #2
  }
}
 8003222:	4618      	mov	r0, r3
 8003224:	3718      	adds	r7, #24
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	00100002 	.word	0x00100002
 8003230:	ffff0000 	.word	0xffff0000

08003234 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af02      	add	r7, sp, #8
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	607a      	str	r2, [r7, #4]
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	460b      	mov	r3, r1
 8003242:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2b08      	cmp	r3, #8
 800324e:	d006      	beq.n	800325e <I2C_MasterRequestWrite+0x2a>
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d003      	beq.n	800325e <I2C_MasterRequestWrite+0x2a>
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800325c:	d108      	bne.n	8003270 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800326c:	601a      	str	r2, [r3, #0]
 800326e:	e00b      	b.n	8003288 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003274:	2b12      	cmp	r3, #18
 8003276:	d107      	bne.n	8003288 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003286:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f84f 	bl	8003338 <I2C_WaitOnFlagUntilTimeout>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00d      	beq.n	80032bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032ae:	d103      	bne.n	80032b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e035      	b.n	8003328 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032c4:	d108      	bne.n	80032d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032c6:	897b      	ldrh	r3, [r7, #10]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032d4:	611a      	str	r2, [r3, #16]
 80032d6:	e01b      	b.n	8003310 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032d8:	897b      	ldrh	r3, [r7, #10]
 80032da:	11db      	asrs	r3, r3, #7
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	f003 0306 	and.w	r3, r3, #6
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	f063 030f 	orn	r3, r3, #15
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	490e      	ldr	r1, [pc, #56]	@ (8003330 <I2C_MasterRequestWrite+0xfc>)
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f898 	bl	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e010      	b.n	8003328 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003306:	897b      	ldrh	r3, [r7, #10]
 8003308:	b2da      	uxtb	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	4907      	ldr	r1, [pc, #28]	@ (8003334 <I2C_MasterRequestWrite+0x100>)
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f888 	bl	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3718      	adds	r7, #24
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	00010008 	.word	0x00010008
 8003334:	00010002 	.word	0x00010002

08003338 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	4613      	mov	r3, r2
 8003346:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003348:	e048      	b.n	80033dc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003350:	d044      	beq.n	80033dc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003352:	f7fe fdd5 	bl	8001f00 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	429a      	cmp	r2, r3
 8003360:	d302      	bcc.n	8003368 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d139      	bne.n	80033dc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	0c1b      	lsrs	r3, r3, #16
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d10d      	bne.n	800338e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	43da      	mvns	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	4013      	ands	r3, r2
 800337e:	b29b      	uxth	r3, r3
 8003380:	2b00      	cmp	r3, #0
 8003382:	bf0c      	ite	eq
 8003384:	2301      	moveq	r3, #1
 8003386:	2300      	movne	r3, #0
 8003388:	b2db      	uxtb	r3, r3
 800338a:	461a      	mov	r2, r3
 800338c:	e00c      	b.n	80033a8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	43da      	mvns	r2, r3
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	4013      	ands	r3, r2
 800339a:	b29b      	uxth	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf0c      	ite	eq
 80033a0:	2301      	moveq	r3, #1
 80033a2:	2300      	movne	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	461a      	mov	r2, r3
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d116      	bne.n	80033dc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	f043 0220 	orr.w	r2, r3, #32
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e023      	b.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	0c1b      	lsrs	r3, r3, #16
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d10d      	bne.n	8003402 <I2C_WaitOnFlagUntilTimeout+0xca>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	43da      	mvns	r2, r3
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	4013      	ands	r3, r2
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf0c      	ite	eq
 80033f8:	2301      	moveq	r3, #1
 80033fa:	2300      	movne	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	461a      	mov	r2, r3
 8003400:	e00c      	b.n	800341c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	43da      	mvns	r2, r3
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	4013      	ands	r3, r2
 800340e:	b29b      	uxth	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf0c      	ite	eq
 8003414:	2301      	moveq	r3, #1
 8003416:	2300      	movne	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	461a      	mov	r2, r3
 800341c:	79fb      	ldrb	r3, [r7, #7]
 800341e:	429a      	cmp	r2, r3
 8003420:	d093      	beq.n	800334a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
 8003438:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800343a:	e071      	b.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800344a:	d123      	bne.n	8003494 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800345a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003464:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	f043 0204 	orr.w	r2, r3, #4
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e067      	b.n	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349a:	d041      	beq.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349c:	f7fe fd30 	bl	8001f00 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d302      	bcc.n	80034b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d136      	bne.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	0c1b      	lsrs	r3, r3, #16
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d10c      	bne.n	80034d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	43da      	mvns	r2, r3
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4013      	ands	r3, r2
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	bf14      	ite	ne
 80034ce:	2301      	movne	r3, #1
 80034d0:	2300      	moveq	r3, #0
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	e00b      	b.n	80034ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	43da      	mvns	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4013      	ands	r3, r2
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	bf14      	ite	ne
 80034e8:	2301      	movne	r3, #1
 80034ea:	2300      	moveq	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d016      	beq.n	8003520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2200      	movs	r2, #0
 80034f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350c:	f043 0220 	orr.w	r2, r3, #32
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e021      	b.n	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	0c1b      	lsrs	r3, r3, #16
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b01      	cmp	r3, #1
 8003528:	d10c      	bne.n	8003544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	43da      	mvns	r2, r3
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	4013      	ands	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf14      	ite	ne
 800353c:	2301      	movne	r3, #1
 800353e:	2300      	moveq	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	e00b      	b.n	800355c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	43da      	mvns	r2, r3
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	4013      	ands	r3, r2
 8003550:	b29b      	uxth	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	bf14      	ite	ne
 8003556:	2301      	movne	r3, #1
 8003558:	2300      	moveq	r3, #0
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	f47f af6d 	bne.w	800343c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003578:	e034      	b.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 f886 	bl	800368c <I2C_IsAcknowledgeFailed>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e034      	b.n	80035f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003590:	d028      	beq.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003592:	f7fe fcb5 	bl	8001f00 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d302      	bcc.n	80035a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d11d      	bne.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b80      	cmp	r3, #128	@ 0x80
 80035b4:	d016      	beq.n	80035e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e007      	b.n	80035f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ee:	2b80      	cmp	r3, #128	@ 0x80
 80035f0:	d1c3      	bne.n	800357a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003608:	e034      	b.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f83e 	bl	800368c <I2C_IsAcknowledgeFailed>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e034      	b.n	8003684 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003620:	d028      	beq.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003622:	f7fe fc6d 	bl	8001f00 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d11d      	bne.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b04      	cmp	r3, #4
 8003644:	d016      	beq.n	8003674 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003660:	f043 0220 	orr.w	r2, r3, #32
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e007      	b.n	8003684 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b04      	cmp	r3, #4
 8003680:	d1c3      	bne.n	800360a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003682:	2300      	movs	r3, #0
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800369e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a2:	d11b      	bne.n	80036dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2220      	movs	r2, #32
 80036b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c8:	f043 0204 	orr.w	r2, r3, #4
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e267      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	2b00      	cmp	r3, #0
 8003708:	d075      	beq.n	80037f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800370a:	4b88      	ldr	r3, [pc, #544]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 030c 	and.w	r3, r3, #12
 8003712:	2b04      	cmp	r3, #4
 8003714:	d00c      	beq.n	8003730 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003716:	4b85      	ldr	r3, [pc, #532]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800371e:	2b08      	cmp	r3, #8
 8003720:	d112      	bne.n	8003748 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003722:	4b82      	ldr	r3, [pc, #520]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800372a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800372e:	d10b      	bne.n	8003748 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003730:	4b7e      	ldr	r3, [pc, #504]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d05b      	beq.n	80037f4 <HAL_RCC_OscConfig+0x108>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d157      	bne.n	80037f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e242      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003750:	d106      	bne.n	8003760 <HAL_RCC_OscConfig+0x74>
 8003752:	4b76      	ldr	r3, [pc, #472]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a75      	ldr	r2, [pc, #468]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e01d      	b.n	800379c <HAL_RCC_OscConfig+0xb0>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003768:	d10c      	bne.n	8003784 <HAL_RCC_OscConfig+0x98>
 800376a:	4b70      	ldr	r3, [pc, #448]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a6f      	ldr	r2, [pc, #444]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003770:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003774:	6013      	str	r3, [r2, #0]
 8003776:	4b6d      	ldr	r3, [pc, #436]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a6c      	ldr	r2, [pc, #432]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800377c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e00b      	b.n	800379c <HAL_RCC_OscConfig+0xb0>
 8003784:	4b69      	ldr	r3, [pc, #420]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a68      	ldr	r2, [pc, #416]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800378a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800378e:	6013      	str	r3, [r2, #0]
 8003790:	4b66      	ldr	r3, [pc, #408]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a65      	ldr	r2, [pc, #404]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003796:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800379a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d013      	beq.n	80037cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a4:	f7fe fbac 	bl	8001f00 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037ac:	f7fe fba8 	bl	8001f00 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b64      	cmp	r3, #100	@ 0x64
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e207      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037be:	4b5b      	ldr	r3, [pc, #364]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d0f0      	beq.n	80037ac <HAL_RCC_OscConfig+0xc0>
 80037ca:	e014      	b.n	80037f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037cc:	f7fe fb98 	bl	8001f00 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d4:	f7fe fb94 	bl	8001f00 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b64      	cmp	r3, #100	@ 0x64
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e1f3      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e6:	4b51      	ldr	r3, [pc, #324]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f0      	bne.n	80037d4 <HAL_RCC_OscConfig+0xe8>
 80037f2:	e000      	b.n	80037f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d063      	beq.n	80038ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003802:	4b4a      	ldr	r3, [pc, #296]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 030c 	and.w	r3, r3, #12
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00b      	beq.n	8003826 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800380e:	4b47      	ldr	r3, [pc, #284]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003816:	2b08      	cmp	r3, #8
 8003818:	d11c      	bne.n	8003854 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800381a:	4b44      	ldr	r3, [pc, #272]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d116      	bne.n	8003854 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003826:	4b41      	ldr	r3, [pc, #260]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d005      	beq.n	800383e <HAL_RCC_OscConfig+0x152>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	2b01      	cmp	r3, #1
 8003838:	d001      	beq.n	800383e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e1c7      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800383e:	4b3b      	ldr	r3, [pc, #236]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	4937      	ldr	r1, [pc, #220]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800384e:	4313      	orrs	r3, r2
 8003850:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003852:	e03a      	b.n	80038ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d020      	beq.n	800389e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800385c:	4b34      	ldr	r3, [pc, #208]	@ (8003930 <HAL_RCC_OscConfig+0x244>)
 800385e:	2201      	movs	r2, #1
 8003860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fe fb4d 	bl	8001f00 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800386a:	f7fe fb49 	bl	8001f00 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e1a8      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800387c:	4b2b      	ldr	r3, [pc, #172]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b28      	ldr	r3, [pc, #160]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	4925      	ldr	r1, [pc, #148]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003898:	4313      	orrs	r3, r2
 800389a:	600b      	str	r3, [r1, #0]
 800389c:	e015      	b.n	80038ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800389e:	4b24      	ldr	r3, [pc, #144]	@ (8003930 <HAL_RCC_OscConfig+0x244>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a4:	f7fe fb2c 	bl	8001f00 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ac:	f7fe fb28 	bl	8001f00 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e187      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038be:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f0      	bne.n	80038ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d036      	beq.n	8003944 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d016      	beq.n	800390c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038de:	4b15      	ldr	r3, [pc, #84]	@ (8003934 <HAL_RCC_OscConfig+0x248>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e4:	f7fe fb0c 	bl	8001f00 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038ec:	f7fe fb08 	bl	8001f00 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e167      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fe:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_RCC_OscConfig+0x240>)
 8003900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x200>
 800390a:	e01b      	b.n	8003944 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390c:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <HAL_RCC_OscConfig+0x248>)
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003912:	f7fe faf5 	bl	8001f00 <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003918:	e00e      	b.n	8003938 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391a:	f7fe faf1 	bl	8001f00 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d907      	bls.n	8003938 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e150      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
 800392c:	40023800 	.word	0x40023800
 8003930:	42470000 	.word	0x42470000
 8003934:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003938:	4b88      	ldr	r3, [pc, #544]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 800393a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1ea      	bne.n	800391a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 8097 	beq.w	8003a80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003952:	2300      	movs	r3, #0
 8003954:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003956:	4b81      	ldr	r3, [pc, #516]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10f      	bne.n	8003982 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003962:	2300      	movs	r3, #0
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	4b7d      	ldr	r3, [pc, #500]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	4a7c      	ldr	r2, [pc, #496]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 800396c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003970:	6413      	str	r3, [r2, #64]	@ 0x40
 8003972:	4b7a      	ldr	r3, [pc, #488]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800397a:	60bb      	str	r3, [r7, #8]
 800397c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800397e:	2301      	movs	r3, #1
 8003980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003982:	4b77      	ldr	r3, [pc, #476]	@ (8003b60 <HAL_RCC_OscConfig+0x474>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398a:	2b00      	cmp	r3, #0
 800398c:	d118      	bne.n	80039c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800398e:	4b74      	ldr	r3, [pc, #464]	@ (8003b60 <HAL_RCC_OscConfig+0x474>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a73      	ldr	r2, [pc, #460]	@ (8003b60 <HAL_RCC_OscConfig+0x474>)
 8003994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800399a:	f7fe fab1 	bl	8001f00 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a2:	f7fe faad 	bl	8001f00 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e10c      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003b60 <HAL_RCC_OscConfig+0x474>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d106      	bne.n	80039d6 <HAL_RCC_OscConfig+0x2ea>
 80039c8:	4b64      	ldr	r3, [pc, #400]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039cc:	4a63      	ldr	r2, [pc, #396]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039ce:	f043 0301 	orr.w	r3, r3, #1
 80039d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d4:	e01c      	b.n	8003a10 <HAL_RCC_OscConfig+0x324>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b05      	cmp	r3, #5
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCC_OscConfig+0x30c>
 80039de:	4b5f      	ldr	r3, [pc, #380]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e2:	4a5e      	ldr	r2, [pc, #376]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039e4:	f043 0304 	orr.w	r3, r3, #4
 80039e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ea:	4b5c      	ldr	r3, [pc, #368]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ee:	4a5b      	ldr	r2, [pc, #364]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f6:	e00b      	b.n	8003a10 <HAL_RCC_OscConfig+0x324>
 80039f8:	4b58      	ldr	r3, [pc, #352]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fc:	4a57      	ldr	r2, [pc, #348]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 80039fe:	f023 0301 	bic.w	r3, r3, #1
 8003a02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a04:	4b55      	ldr	r3, [pc, #340]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a08:	4a54      	ldr	r2, [pc, #336]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a0a:	f023 0304 	bic.w	r3, r3, #4
 8003a0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d015      	beq.n	8003a44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a18:	f7fe fa72 	bl	8001f00 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1e:	e00a      	b.n	8003a36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a20:	f7fe fa6e 	bl	8001f00 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e0cb      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a36:	4b49      	ldr	r3, [pc, #292]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0ee      	beq.n	8003a20 <HAL_RCC_OscConfig+0x334>
 8003a42:	e014      	b.n	8003a6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a44:	f7fe fa5c 	bl	8001f00 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fe fa58 	bl	8001f00 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e0b5      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a62:	4b3e      	ldr	r3, [pc, #248]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1ee      	bne.n	8003a4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a6e:	7dfb      	ldrb	r3, [r7, #23]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d105      	bne.n	8003a80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a74:	4b39      	ldr	r3, [pc, #228]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a78:	4a38      	ldr	r2, [pc, #224]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80a1 	beq.w	8003bcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a8a:	4b34      	ldr	r3, [pc, #208]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d05c      	beq.n	8003b50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d141      	bne.n	8003b22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a9e:	4b31      	ldr	r3, [pc, #196]	@ (8003b64 <HAL_RCC_OscConfig+0x478>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fa2c 	bl	8001f00 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fe fa28 	bl	8001f00 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e087      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003abe:	4b27      	ldr	r3, [pc, #156]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69da      	ldr	r2, [r3, #28]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad8:	019b      	lsls	r3, r3, #6
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae0:	085b      	lsrs	r3, r3, #1
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	041b      	lsls	r3, r3, #16
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aec:	061b      	lsls	r3, r3, #24
 8003aee:	491b      	ldr	r1, [pc, #108]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003af4:	4b1b      	ldr	r3, [pc, #108]	@ (8003b64 <HAL_RCC_OscConfig+0x478>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afa:	f7fe fa01 	bl	8001f00 <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b00:	e008      	b.n	8003b14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b02:	f7fe f9fd 	bl	8001f00 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e05c      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b14:	4b11      	ldr	r3, [pc, #68]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0f0      	beq.n	8003b02 <HAL_RCC_OscConfig+0x416>
 8003b20:	e054      	b.n	8003bcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b22:	4b10      	ldr	r3, [pc, #64]	@ (8003b64 <HAL_RCC_OscConfig+0x478>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b28:	f7fe f9ea 	bl	8001f00 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b2e:	e008      	b.n	8003b42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b30:	f7fe f9e6 	bl	8001f00 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d901      	bls.n	8003b42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e045      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b42:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCC_OscConfig+0x470>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1f0      	bne.n	8003b30 <HAL_RCC_OscConfig+0x444>
 8003b4e:	e03d      	b.n	8003bcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d107      	bne.n	8003b68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e038      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
 8003b5c:	40023800 	.word	0x40023800
 8003b60:	40007000 	.word	0x40007000
 8003b64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b68:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd8 <HAL_RCC_OscConfig+0x4ec>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d028      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d121      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d11a      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b98:	4013      	ands	r3, r2
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d111      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bae:	085b      	lsrs	r3, r3, #1
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d107      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e000      	b.n	8003bce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40023800 	.word	0x40023800

08003bdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e0cc      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bf0:	4b68      	ldr	r3, [pc, #416]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d90c      	bls.n	8003c18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bfe:	4b65      	ldr	r3, [pc, #404]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c06:	4b63      	ldr	r3, [pc, #396]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0307 	and.w	r3, r3, #7
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d001      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0b8      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0302 	and.w	r3, r3, #2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d020      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d005      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c30:	4b59      	ldr	r3, [pc, #356]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	4a58      	ldr	r2, [pc, #352]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0308 	and.w	r3, r3, #8
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d005      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c48:	4b53      	ldr	r3, [pc, #332]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	4a52      	ldr	r2, [pc, #328]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c54:	4b50      	ldr	r3, [pc, #320]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	494d      	ldr	r1, [pc, #308]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d044      	beq.n	8003cfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d107      	bne.n	8003c8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d119      	bne.n	8003cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e07f      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d003      	beq.n	8003c9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c96:	2b03      	cmp	r3, #3
 8003c98:	d107      	bne.n	8003caa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e06f      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003caa:	4b3b      	ldr	r3, [pc, #236]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e067      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cba:	4b37      	ldr	r3, [pc, #220]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f023 0203 	bic.w	r2, r3, #3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	4934      	ldr	r1, [pc, #208]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ccc:	f7fe f918 	bl	8001f00 <HAL_GetTick>
 8003cd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cd4:	f7fe f914 	bl	8001f00 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e04f      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cea:	4b2b      	ldr	r3, [pc, #172]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f003 020c 	and.w	r2, r3, #12
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d1eb      	bne.n	8003cd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cfc:	4b25      	ldr	r3, [pc, #148]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d20c      	bcs.n	8003d24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0a:	4b22      	ldr	r3, [pc, #136]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d12:	4b20      	ldr	r3, [pc, #128]	@ (8003d94 <HAL_RCC_ClockConfig+0x1b8>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0307 	and.w	r3, r3, #7
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d001      	beq.n	8003d24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e032      	b.n	8003d8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d008      	beq.n	8003d42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d30:	4b19      	ldr	r3, [pc, #100]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4916      	ldr	r1, [pc, #88]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0308 	and.w	r3, r3, #8
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d4e:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	490e      	ldr	r1, [pc, #56]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d62:	f000 f821 	bl	8003da8 <HAL_RCC_GetSysClockFreq>
 8003d66:	4602      	mov	r2, r0
 8003d68:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	091b      	lsrs	r3, r3, #4
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	490a      	ldr	r1, [pc, #40]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c0>)
 8003d74:	5ccb      	ldrb	r3, [r1, r3]
 8003d76:	fa22 f303 	lsr.w	r3, r2, r3
 8003d7a:	4a09      	ldr	r2, [pc, #36]	@ (8003da0 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d7e:	4b09      	ldr	r3, [pc, #36]	@ (8003da4 <HAL_RCC_ClockConfig+0x1c8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe f878 	bl	8001e78 <HAL_InitTick>

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40023c00 	.word	0x40023c00
 8003d98:	40023800 	.word	0x40023800
 8003d9c:	08007f18 	.word	0x08007f18
 8003da0:	20000018 	.word	0x20000018
 8003da4:	2000001c 	.word	0x2000001c

08003da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dac:	b094      	sub	sp, #80	@ 0x50
 8003dae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dc0:	4b79      	ldr	r3, [pc, #484]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f003 030c 	and.w	r3, r3, #12
 8003dc8:	2b08      	cmp	r3, #8
 8003dca:	d00d      	beq.n	8003de8 <HAL_RCC_GetSysClockFreq+0x40>
 8003dcc:	2b08      	cmp	r3, #8
 8003dce:	f200 80e1 	bhi.w	8003f94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <HAL_RCC_GetSysClockFreq+0x34>
 8003dd6:	2b04      	cmp	r3, #4
 8003dd8:	d003      	beq.n	8003de2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003dda:	e0db      	b.n	8003f94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ddc:	4b73      	ldr	r3, [pc, #460]	@ (8003fac <HAL_RCC_GetSysClockFreq+0x204>)
 8003dde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003de0:	e0db      	b.n	8003f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003de2:	4b73      	ldr	r3, [pc, #460]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003de4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003de6:	e0d8      	b.n	8003f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003de8:	4b6f      	ldr	r3, [pc, #444]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003df0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003df2:	4b6d      	ldr	r3, [pc, #436]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d063      	beq.n	8003ec6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dfe:	4b6a      	ldr	r3, [pc, #424]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	099b      	lsrs	r3, r3, #6
 8003e04:	2200      	movs	r2, #0
 8003e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e10:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e12:	2300      	movs	r3, #0
 8003e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e1a:	4622      	mov	r2, r4
 8003e1c:	462b      	mov	r3, r5
 8003e1e:	f04f 0000 	mov.w	r0, #0
 8003e22:	f04f 0100 	mov.w	r1, #0
 8003e26:	0159      	lsls	r1, r3, #5
 8003e28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e2c:	0150      	lsls	r0, r2, #5
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4621      	mov	r1, r4
 8003e34:	1a51      	subs	r1, r2, r1
 8003e36:	6139      	str	r1, [r7, #16]
 8003e38:	4629      	mov	r1, r5
 8003e3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	f04f 0200 	mov.w	r2, #0
 8003e44:	f04f 0300 	mov.w	r3, #0
 8003e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e4c:	4659      	mov	r1, fp
 8003e4e:	018b      	lsls	r3, r1, #6
 8003e50:	4651      	mov	r1, sl
 8003e52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e56:	4651      	mov	r1, sl
 8003e58:	018a      	lsls	r2, r1, #6
 8003e5a:	4651      	mov	r1, sl
 8003e5c:	ebb2 0801 	subs.w	r8, r2, r1
 8003e60:	4659      	mov	r1, fp
 8003e62:	eb63 0901 	sbc.w	r9, r3, r1
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e7a:	4690      	mov	r8, r2
 8003e7c:	4699      	mov	r9, r3
 8003e7e:	4623      	mov	r3, r4
 8003e80:	eb18 0303 	adds.w	r3, r8, r3
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	462b      	mov	r3, r5
 8003e88:	eb49 0303 	adc.w	r3, r9, r3
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	f04f 0300 	mov.w	r3, #0
 8003e96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e9a:	4629      	mov	r1, r5
 8003e9c:	024b      	lsls	r3, r1, #9
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ea4:	4621      	mov	r1, r4
 8003ea6:	024a      	lsls	r2, r1, #9
 8003ea8:	4610      	mov	r0, r2
 8003eaa:	4619      	mov	r1, r3
 8003eac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eae:	2200      	movs	r2, #0
 8003eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003eb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003eb8:	f7fc f9f2 	bl	80002a0 <__aeabi_uldivmod>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ec4:	e058      	b.n	8003f78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec6:	4b38      	ldr	r3, [pc, #224]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	099b      	lsrs	r3, r3, #6
 8003ecc:	2200      	movs	r2, #0
 8003ece:	4618      	mov	r0, r3
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ed6:	623b      	str	r3, [r7, #32]
 8003ed8:	2300      	movs	r3, #0
 8003eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003edc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ee0:	4642      	mov	r2, r8
 8003ee2:	464b      	mov	r3, r9
 8003ee4:	f04f 0000 	mov.w	r0, #0
 8003ee8:	f04f 0100 	mov.w	r1, #0
 8003eec:	0159      	lsls	r1, r3, #5
 8003eee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ef2:	0150      	lsls	r0, r2, #5
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4641      	mov	r1, r8
 8003efa:	ebb2 0a01 	subs.w	sl, r2, r1
 8003efe:	4649      	mov	r1, r9
 8003f00:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f18:	ebb2 040a 	subs.w	r4, r2, sl
 8003f1c:	eb63 050b 	sbc.w	r5, r3, fp
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	00eb      	lsls	r3, r5, #3
 8003f2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f2e:	00e2      	lsls	r2, r4, #3
 8003f30:	4614      	mov	r4, r2
 8003f32:	461d      	mov	r5, r3
 8003f34:	4643      	mov	r3, r8
 8003f36:	18e3      	adds	r3, r4, r3
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	464b      	mov	r3, r9
 8003f3c:	eb45 0303 	adc.w	r3, r5, r3
 8003f40:	607b      	str	r3, [r7, #4]
 8003f42:	f04f 0200 	mov.w	r2, #0
 8003f46:	f04f 0300 	mov.w	r3, #0
 8003f4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f4e:	4629      	mov	r1, r5
 8003f50:	028b      	lsls	r3, r1, #10
 8003f52:	4621      	mov	r1, r4
 8003f54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f58:	4621      	mov	r1, r4
 8003f5a:	028a      	lsls	r2, r1, #10
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f62:	2200      	movs	r2, #0
 8003f64:	61bb      	str	r3, [r7, #24]
 8003f66:	61fa      	str	r2, [r7, #28]
 8003f68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f6c:	f7fc f998 	bl	80002a0 <__aeabi_uldivmod>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4613      	mov	r3, r2
 8003f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f78:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	0c1b      	lsrs	r3, r3, #16
 8003f7e:	f003 0303 	and.w	r3, r3, #3
 8003f82:	3301      	adds	r3, #1
 8003f84:	005b      	lsls	r3, r3, #1
 8003f86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003f88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f92:	e002      	b.n	8003f9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f94:	4b05      	ldr	r3, [pc, #20]	@ (8003fac <HAL_RCC_GetSysClockFreq+0x204>)
 8003f96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3750      	adds	r7, #80	@ 0x50
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	00f42400 	.word	0x00f42400
 8003fb0:	007a1200 	.word	0x007a1200

08003fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fb8:	4b03      	ldr	r3, [pc, #12]	@ (8003fc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fba:	681b      	ldr	r3, [r3, #0]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	20000018 	.word	0x20000018

08003fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fd0:	f7ff fff0 	bl	8003fb4 <HAL_RCC_GetHCLKFreq>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	4b05      	ldr	r3, [pc, #20]	@ (8003fec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	0a9b      	lsrs	r3, r3, #10
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	4903      	ldr	r1, [pc, #12]	@ (8003ff0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fe2:	5ccb      	ldrb	r3, [r1, r3]
 8003fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	08007f28 	.word	0x08007f28

08003ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ff8:	f7ff ffdc 	bl	8003fb4 <HAL_RCC_GetHCLKFreq>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	0b5b      	lsrs	r3, r3, #13
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	4903      	ldr	r1, [pc, #12]	@ (8004018 <HAL_RCC_GetPCLK2Freq+0x24>)
 800400a:	5ccb      	ldrb	r3, [r1, r3]
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004010:	4618      	mov	r0, r3
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40023800 	.word	0x40023800
 8004018:	08007f28 	.word	0x08007f28

0800401c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e07b      	b.n	8004126 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004032:	2b00      	cmp	r3, #0
 8004034:	d108      	bne.n	8004048 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800403e:	d009      	beq.n	8004054 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	61da      	str	r2, [r3, #28]
 8004046:	e005      	b.n	8004054 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd fc5c 	bl	800192c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800408a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d8:	ea42 0103 	orr.w	r1, r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	0c1b      	lsrs	r3, r3, #16
 80040f2:	f003 0104 	and.w	r1, r3, #4
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fa:	f003 0210 	and.w	r2, r3, #16
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	69da      	ldr	r2, [r3, #28]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004114:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b088      	sub	sp, #32
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	603b      	str	r3, [r7, #0]
 800413a:	4613      	mov	r3, r2
 800413c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800413e:	f7fd fedf 	bl	8001f00 <HAL_GetTick>
 8004142:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004144:	88fb      	ldrh	r3, [r7, #6]
 8004146:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d001      	beq.n	8004158 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004154:	2302      	movs	r3, #2
 8004156:	e12a      	b.n	80043ae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d002      	beq.n	8004164 <HAL_SPI_Transmit+0x36>
 800415e:	88fb      	ldrh	r3, [r7, #6]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d101      	bne.n	8004168 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e122      	b.n	80043ae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800416e:	2b01      	cmp	r3, #1
 8004170:	d101      	bne.n	8004176 <HAL_SPI_Transmit+0x48>
 8004172:	2302      	movs	r3, #2
 8004174:	e11b      	b.n	80043ae <HAL_SPI_Transmit+0x280>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2203      	movs	r2, #3
 8004182:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	88fa      	ldrh	r2, [r7, #6]
 8004196:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	88fa      	ldrh	r2, [r7, #6]
 800419c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041c4:	d10f      	bne.n	80041e6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041d4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041e4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f0:	2b40      	cmp	r3, #64	@ 0x40
 80041f2:	d007      	beq.n	8004204 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004202:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800420c:	d152      	bne.n	80042b4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_SPI_Transmit+0xee>
 8004216:	8b7b      	ldrh	r3, [r7, #26]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d145      	bne.n	80042a8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004220:	881a      	ldrh	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422c:	1c9a      	adds	r2, r3, #2
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004236:	b29b      	uxth	r3, r3
 8004238:	3b01      	subs	r3, #1
 800423a:	b29a      	uxth	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004240:	e032      	b.n	80042a8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b02      	cmp	r3, #2
 800424e:	d112      	bne.n	8004276 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004254:	881a      	ldrh	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004260:	1c9a      	adds	r2, r3, #2
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b01      	subs	r3, #1
 800426e:	b29a      	uxth	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004274:	e018      	b.n	80042a8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004276:	f7fd fe43 	bl	8001f00 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d803      	bhi.n	800428e <HAL_SPI_Transmit+0x160>
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428c:	d102      	bne.n	8004294 <HAL_SPI_Transmit+0x166>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d109      	bne.n	80042a8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e082      	b.n	80043ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1c7      	bne.n	8004242 <HAL_SPI_Transmit+0x114>
 80042b2:	e053      	b.n	800435c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d002      	beq.n	80042c2 <HAL_SPI_Transmit+0x194>
 80042bc:	8b7b      	ldrh	r3, [r7, #26]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d147      	bne.n	8004352 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	330c      	adds	r3, #12
 80042cc:	7812      	ldrb	r2, [r2, #0]
 80042ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d4:	1c5a      	adds	r2, r3, #1
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042e8:	e033      	b.n	8004352 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d113      	bne.n	8004320 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	330c      	adds	r3, #12
 8004302:	7812      	ldrb	r2, [r2, #0]
 8004304:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800431e:	e018      	b.n	8004352 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004320:	f7fd fdee 	bl	8001f00 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	429a      	cmp	r2, r3
 800432e:	d803      	bhi.n	8004338 <HAL_SPI_Transmit+0x20a>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004336:	d102      	bne.n	800433e <HAL_SPI_Transmit+0x210>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e02d      	b.n	80043ae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004356:	b29b      	uxth	r3, r3
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1c6      	bne.n	80042ea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800435c:	69fa      	ldr	r2, [r7, #28]
 800435e:	6839      	ldr	r1, [r7, #0]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 fbd9 	bl	8004b18 <SPI_EndRxTxTransaction>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10a      	bne.n	8004390 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80043ac:	2300      	movs	r3, #0
  }
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3720      	adds	r7, #32
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}

080043b6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043b6:	b580      	push	{r7, lr}
 80043b8:	b088      	sub	sp, #32
 80043ba:	af02      	add	r7, sp, #8
 80043bc:	60f8      	str	r0, [r7, #12]
 80043be:	60b9      	str	r1, [r7, #8]
 80043c0:	603b      	str	r3, [r7, #0]
 80043c2:	4613      	mov	r3, r2
 80043c4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d001      	beq.n	80043d6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80043d2:	2302      	movs	r3, #2
 80043d4:	e104      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d002      	beq.n	80043e2 <HAL_SPI_Receive+0x2c>
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e0fc      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043ee:	d112      	bne.n	8004416 <HAL_SPI_Receive+0x60>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10e      	bne.n	8004416 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2204      	movs	r2, #4
 80043fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004400:	88fa      	ldrh	r2, [r7, #6]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4613      	mov	r3, r2
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 f8eb 	bl	80045e8 <HAL_SPI_TransmitReceive>
 8004412:	4603      	mov	r3, r0
 8004414:	e0e4      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004416:	f7fd fd73 	bl	8001f00 <HAL_GetTick>
 800441a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004422:	2b01      	cmp	r3, #1
 8004424:	d101      	bne.n	800442a <HAL_SPI_Receive+0x74>
 8004426:	2302      	movs	r3, #2
 8004428:	e0da      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2204      	movs	r2, #4
 8004436:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	88fa      	ldrh	r2, [r7, #6]
 800444a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	88fa      	ldrh	r2, [r7, #6]
 8004450:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004478:	d10f      	bne.n	800449a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004488:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004498:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044a4:	2b40      	cmp	r3, #64	@ 0x40
 80044a6:	d007      	beq.n	80044b8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044b6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d170      	bne.n	80045a2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80044c0:	e035      	b.n	800452e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d115      	bne.n	80044fc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f103 020c 	add.w	r2, r3, #12
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	7812      	ldrb	r2, [r2, #0]
 80044de:	b2d2      	uxtb	r2, r2
 80044e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	1c5a      	adds	r2, r3, #1
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	3b01      	subs	r3, #1
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044fa:	e018      	b.n	800452e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044fc:	f7fd fd00 	bl	8001f00 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	429a      	cmp	r2, r3
 800450a:	d803      	bhi.n	8004514 <HAL_SPI_Receive+0x15e>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004512:	d102      	bne.n	800451a <HAL_SPI_Receive+0x164>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d109      	bne.n	800452e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e058      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004532:	b29b      	uxth	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1c4      	bne.n	80044c2 <HAL_SPI_Receive+0x10c>
 8004538:	e038      	b.n	80045ac <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b01      	cmp	r3, #1
 8004546:	d113      	bne.n	8004570 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68da      	ldr	r2, [r3, #12]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004552:	b292      	uxth	r2, r2
 8004554:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455a:	1c9a      	adds	r2, r3, #2
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004564:	b29b      	uxth	r3, r3
 8004566:	3b01      	subs	r3, #1
 8004568:	b29a      	uxth	r2, r3
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800456e:	e018      	b.n	80045a2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004570:	f7fd fcc6 	bl	8001f00 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	683a      	ldr	r2, [r7, #0]
 800457c:	429a      	cmp	r2, r3
 800457e:	d803      	bhi.n	8004588 <HAL_SPI_Receive+0x1d2>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004586:	d102      	bne.n	800458e <HAL_SPI_Receive+0x1d8>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d109      	bne.n	80045a2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e01e      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1c6      	bne.n	800453a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	6839      	ldr	r1, [r7, #0]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	f000 fa4b 	bl	8004a4c <SPI_EndRxTransaction>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2220      	movs	r2, #32
 80045c0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80045de:	2300      	movs	r3, #0
  }
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08a      	sub	sp, #40	@ 0x28
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
 80045f4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045f6:	2301      	movs	r3, #1
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045fa:	f7fd fc81 	bl	8001f00 <HAL_GetTick>
 80045fe:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004606:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800460e:	887b      	ldrh	r3, [r7, #2]
 8004610:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004612:	7ffb      	ldrb	r3, [r7, #31]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d00c      	beq.n	8004632 <HAL_SPI_TransmitReceive+0x4a>
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800461e:	d106      	bne.n	800462e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d102      	bne.n	800462e <HAL_SPI_TransmitReceive+0x46>
 8004628:	7ffb      	ldrb	r3, [r7, #31]
 800462a:	2b04      	cmp	r3, #4
 800462c:	d001      	beq.n	8004632 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800462e:	2302      	movs	r3, #2
 8004630:	e17f      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_SPI_TransmitReceive+0x5c>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_SPI_TransmitReceive+0x5c>
 800463e:	887b      	ldrh	r3, [r7, #2]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e174      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800464e:	2b01      	cmp	r3, #1
 8004650:	d101      	bne.n	8004656 <HAL_SPI_TransmitReceive+0x6e>
 8004652:	2302      	movs	r3, #2
 8004654:	e16d      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b04      	cmp	r3, #4
 8004668:	d003      	beq.n	8004672 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2205      	movs	r2, #5
 800466e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	887a      	ldrh	r2, [r7, #2]
 8004682:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	887a      	ldrh	r2, [r7, #2]
 8004688:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	68ba      	ldr	r2, [r7, #8]
 800468e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	887a      	ldrh	r2, [r7, #2]
 8004694:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	887a      	ldrh	r2, [r7, #2]
 800469a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b2:	2b40      	cmp	r3, #64	@ 0x40
 80046b4:	d007      	beq.n	80046c6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046ce:	d17e      	bne.n	80047ce <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <HAL_SPI_TransmitReceive+0xf6>
 80046d8:	8afb      	ldrh	r3, [r7, #22]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d16c      	bne.n	80047b8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	881a      	ldrh	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ee:	1c9a      	adds	r2, r3, #2
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004702:	e059      	b.n	80047b8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b02      	cmp	r3, #2
 8004710:	d11b      	bne.n	800474a <HAL_SPI_TransmitReceive+0x162>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004716:	b29b      	uxth	r3, r3
 8004718:	2b00      	cmp	r3, #0
 800471a:	d016      	beq.n	800474a <HAL_SPI_TransmitReceive+0x162>
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	2b01      	cmp	r3, #1
 8004720:	d113      	bne.n	800474a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004726:	881a      	ldrh	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004732:	1c9a      	adds	r2, r3, #2
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d119      	bne.n	800478c <HAL_SPI_TransmitReceive+0x1a4>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d014      	beq.n	800478c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476c:	b292      	uxth	r2, r2
 800476e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004774:	1c9a      	adds	r2, r3, #2
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004788:	2301      	movs	r3, #1
 800478a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800478c:	f7fd fbb8 	bl	8001f00 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004798:	429a      	cmp	r2, r3
 800479a:	d80d      	bhi.n	80047b8 <HAL_SPI_TransmitReceive+0x1d0>
 800479c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a2:	d009      	beq.n	80047b8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e0bc      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1a0      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x11c>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d19b      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x11c>
 80047cc:	e082      	b.n	80048d4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d002      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x1f4>
 80047d6:	8afb      	ldrh	r3, [r7, #22]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d171      	bne.n	80048c0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	330c      	adds	r3, #12
 80047e6:	7812      	ldrb	r2, [r2, #0]
 80047e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004802:	e05d      	b.n	80048c0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b02      	cmp	r3, #2
 8004810:	d11c      	bne.n	800484c <HAL_SPI_TransmitReceive+0x264>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d017      	beq.n	800484c <HAL_SPI_TransmitReceive+0x264>
 800481c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481e:	2b01      	cmp	r3, #1
 8004820:	d114      	bne.n	800484c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	7812      	ldrb	r2, [r2, #0]
 800482e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b01      	cmp	r3, #1
 8004858:	d119      	bne.n	800488e <HAL_SPI_TransmitReceive+0x2a6>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d014      	beq.n	800488e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68da      	ldr	r2, [r3, #12]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486e:	b2d2      	uxtb	r2, r2
 8004870:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004880:	b29b      	uxth	r3, r3
 8004882:	3b01      	subs	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800488a:	2301      	movs	r3, #1
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800488e:	f7fd fb37 	bl	8001f00 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	6a3b      	ldr	r3, [r7, #32]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800489a:	429a      	cmp	r2, r3
 800489c:	d803      	bhi.n	80048a6 <HAL_SPI_TransmitReceive+0x2be>
 800489e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a4:	d102      	bne.n	80048ac <HAL_SPI_TransmitReceive+0x2c4>
 80048a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d109      	bne.n	80048c0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e038      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d19c      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x21c>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d197      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048d4:	6a3a      	ldr	r2, [r7, #32]
 80048d6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f91d 	bl	8004b18 <SPI_EndRxTxTransaction>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e01d      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10a      	bne.n	8004914 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	613b      	str	r3, [r7, #16]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	613b      	str	r3, [r7, #16]
 8004912:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004930:	2300      	movs	r3, #0
  }
}
 8004932:	4618      	mov	r0, r3
 8004934:	3728      	adds	r7, #40	@ 0x28
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b088      	sub	sp, #32
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	603b      	str	r3, [r7, #0]
 8004948:	4613      	mov	r3, r2
 800494a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800494c:	f7fd fad8 	bl	8001f00 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	4413      	add	r3, r2
 800495a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800495c:	f7fd fad0 	bl	8001f00 <HAL_GetTick>
 8004960:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004962:	4b39      	ldr	r3, [pc, #228]	@ (8004a48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	015b      	lsls	r3, r3, #5
 8004968:	0d1b      	lsrs	r3, r3, #20
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004972:	e055      	b.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d051      	beq.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800497c:	f7fd fac0 	bl	8001f00 <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	429a      	cmp	r2, r3
 800498a:	d902      	bls.n	8004992 <SPI_WaitFlagStateUntilTimeout+0x56>
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d13d      	bne.n	8004a0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049aa:	d111      	bne.n	80049d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049b4:	d004      	beq.n	80049c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049be:	d107      	bne.n	80049d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d8:	d10f      	bne.n	80049fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049e8:	601a      	str	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e018      	b.n	8004a40 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d102      	bne.n	8004a1a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61fb      	str	r3, [r7, #28]
 8004a18:	e002      	b.n	8004a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689a      	ldr	r2, [r3, #8]
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	68ba      	ldr	r2, [r7, #8]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d19a      	bne.n	8004974 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3720      	adds	r7, #32
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000018 	.word	0x20000018

08004a4c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af02      	add	r7, sp, #8
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a60:	d111      	bne.n	8004a86 <SPI_EndRxTransaction+0x3a>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a6a:	d004      	beq.n	8004a76 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a74:	d107      	bne.n	8004a86 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a84:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a8e:	d12a      	bne.n	8004ae6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a98:	d012      	beq.n	8004ac0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	9300      	str	r3, [sp, #0]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2180      	movs	r1, #128	@ 0x80
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f7ff ff49 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d02d      	beq.n	8004b0c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab4:	f043 0220 	orr.w	r2, r3, #32
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e026      	b.n	8004b0e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2101      	movs	r1, #1
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f7ff ff36 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d01a      	beq.n	8004b0c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ada:	f043 0220 	orr.w	r2, r3, #32
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e013      	b.n	8004b0e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	9300      	str	r3, [sp, #0]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	2200      	movs	r2, #0
 8004aee:	2101      	movs	r1, #1
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f7ff ff23 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d007      	beq.n	8004b0c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b00:	f043 0220 	orr.w	r2, r3, #32
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e000      	b.n	8004b0e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
	...

08004b18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b088      	sub	sp, #32
 8004b1c:	af02      	add	r7, sp, #8
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	2102      	movs	r1, #2
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f7ff ff04 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d007      	beq.n	8004b4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b3e:	f043 0220 	orr.w	r2, r3, #32
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e032      	b.n	8004bb0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb8 <SPI_EndRxTxTransaction+0xa0>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8004bbc <SPI_EndRxTxTransaction+0xa4>)
 8004b50:	fba2 2303 	umull	r2, r3, r2, r3
 8004b54:	0d5b      	lsrs	r3, r3, #21
 8004b56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b5a:	fb02 f303 	mul.w	r3, r2, r3
 8004b5e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b68:	d112      	bne.n	8004b90 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2200      	movs	r2, #0
 8004b72:	2180      	movs	r1, #128	@ 0x80
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f7ff fee1 	bl	800493c <SPI_WaitFlagStateUntilTimeout>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d016      	beq.n	8004bae <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b84:	f043 0220 	orr.w	r2, r3, #32
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e00f      	b.n	8004bb0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00a      	beq.n	8004bac <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	d0f2      	beq.n	8004b90 <SPI_EndRxTxTransaction+0x78>
 8004baa:	e000      	b.n	8004bae <SPI_EndRxTxTransaction+0x96>
        break;
 8004bac:	bf00      	nop
  }

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	20000018 	.word	0x20000018
 8004bbc:	165e9f81 	.word	0x165e9f81

08004bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e041      	b.n	8004c56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d106      	bne.n	8004bec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7fc ff0a 	bl	8001a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3304      	adds	r3, #4
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4610      	mov	r0, r2
 8004c00:	f000 fb82 	bl	8005308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
	...

08004c60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d001      	beq.n	8004c78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e044      	b.n	8004d02 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68da      	ldr	r2, [r3, #12]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0201 	orr.w	r2, r2, #1
 8004c8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1e      	ldr	r2, [pc, #120]	@ (8004d10 <HAL_TIM_Base_Start_IT+0xb0>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d018      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x6c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ca2:	d013      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x6c>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d14 <HAL_TIM_Base_Start_IT+0xb4>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d00e      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x6c>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a19      	ldr	r2, [pc, #100]	@ (8004d18 <HAL_TIM_Base_Start_IT+0xb8>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d009      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x6c>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a17      	ldr	r2, [pc, #92]	@ (8004d1c <HAL_TIM_Base_Start_IT+0xbc>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d004      	beq.n	8004ccc <HAL_TIM_Base_Start_IT+0x6c>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a16      	ldr	r2, [pc, #88]	@ (8004d20 <HAL_TIM_Base_Start_IT+0xc0>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d111      	bne.n	8004cf0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 0307 	and.w	r3, r3, #7
 8004cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b06      	cmp	r3, #6
 8004cdc:	d010      	beq.n	8004d00 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0201 	orr.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cee:	e007      	b.n	8004d00 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0201 	orr.w	r2, r2, #1
 8004cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3714      	adds	r7, #20
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40010000 	.word	0x40010000
 8004d14:	40000400 	.word	0x40000400
 8004d18:	40000800 	.word	0x40000800
 8004d1c:	40000c00 	.word	0x40000c00
 8004d20:	40014000 	.word	0x40014000

08004d24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e041      	b.n	8004dba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d106      	bne.n	8004d50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fc fe36 	bl	80019bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2202      	movs	r2, #2
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	3304      	adds	r3, #4
 8004d60:	4619      	mov	r1, r3
 8004d62:	4610      	mov	r0, r2
 8004d64:	f000 fad0 	bl	8005308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d020      	beq.n	8004e26 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d01b      	beq.n	8004e26 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f06f 0202 	mvn.w	r2, #2
 8004df6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	f003 0303 	and.w	r3, r3, #3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fa5c 	bl	80052ca <HAL_TIM_IC_CaptureCallback>
 8004e12:	e005      	b.n	8004e20 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fa4e 	bl	80052b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fa5f 	bl	80052de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	f003 0304 	and.w	r3, r3, #4
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d020      	beq.n	8004e72 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01b      	beq.n	8004e72 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f06f 0204 	mvn.w	r2, #4
 8004e42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2202      	movs	r2, #2
 8004e48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fa36 	bl	80052ca <HAL_TIM_IC_CaptureCallback>
 8004e5e:	e005      	b.n	8004e6c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 fa28 	bl	80052b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fa39 	bl	80052de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d020      	beq.n	8004ebe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d01b      	beq.n	8004ebe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f06f 0208 	mvn.w	r2, #8
 8004e8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2204      	movs	r2, #4
 8004e94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	69db      	ldr	r3, [r3, #28]
 8004e9c:	f003 0303 	and.w	r3, r3, #3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d003      	beq.n	8004eac <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fa10 	bl	80052ca <HAL_TIM_IC_CaptureCallback>
 8004eaa:	e005      	b.n	8004eb8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fa02 	bl	80052b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 fa13 	bl	80052de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	f003 0310 	and.w	r3, r3, #16
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d020      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f003 0310 	and.w	r3, r3, #16
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d01b      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f06f 0210 	mvn.w	r2, #16
 8004eda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2208      	movs	r2, #8
 8004ee0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	69db      	ldr	r3, [r3, #28]
 8004ee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 f9ea 	bl	80052ca <HAL_TIM_IC_CaptureCallback>
 8004ef6:	e005      	b.n	8004f04 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f9dc 	bl	80052b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f9ed 	bl	80052de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00c      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f003 0301 	and.w	r3, r3, #1
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f06f 0201 	mvn.w	r2, #1
 8004f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f7fc f8a5 	bl	8001078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00c      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d007      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004f4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 fd51 	bl	80059f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00c      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 f9be 	bl	80052f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	f003 0320 	and.w	r3, r3, #32
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00c      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d007      	beq.n	8004f9a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f06f 0220 	mvn.w	r2, #32
 8004f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fd23 	bl	80059e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d101      	bne.n	8004fc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	e0ae      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2b0c      	cmp	r3, #12
 8004fce:	f200 809f 	bhi.w	8005110 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd8:	0800500d 	.word	0x0800500d
 8004fdc:	08005111 	.word	0x08005111
 8004fe0:	08005111 	.word	0x08005111
 8004fe4:	08005111 	.word	0x08005111
 8004fe8:	0800504d 	.word	0x0800504d
 8004fec:	08005111 	.word	0x08005111
 8004ff0:	08005111 	.word	0x08005111
 8004ff4:	08005111 	.word	0x08005111
 8004ff8:	0800508f 	.word	0x0800508f
 8004ffc:	08005111 	.word	0x08005111
 8005000:	08005111 	.word	0x08005111
 8005004:	08005111 	.word	0x08005111
 8005008:	080050cf 	.word	0x080050cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	4618      	mov	r0, r3
 8005014:	f000 f9fe 	bl	8005414 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0208 	orr.w	r2, r2, #8
 8005026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699a      	ldr	r2, [r3, #24]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0204 	bic.w	r2, r2, #4
 8005036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6999      	ldr	r1, [r3, #24]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	619a      	str	r2, [r3, #24]
      break;
 800504a:	e064      	b.n	8005116 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fa44 	bl	80054e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	699a      	ldr	r2, [r3, #24]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6999      	ldr	r1, [r3, #24]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	021a      	lsls	r2, r3, #8
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	619a      	str	r2, [r3, #24]
      break;
 800508c:	e043      	b.n	8005116 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fa8f 	bl	80055b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69da      	ldr	r2, [r3, #28]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0208 	orr.w	r2, r2, #8
 80050a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69da      	ldr	r2, [r3, #28]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 0204 	bic.w	r2, r2, #4
 80050b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69d9      	ldr	r1, [r3, #28]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	691a      	ldr	r2, [r3, #16]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	61da      	str	r2, [r3, #28]
      break;
 80050cc:	e023      	b.n	8005116 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68b9      	ldr	r1, [r7, #8]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f000 fad9 	bl	800568c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69da      	ldr	r2, [r3, #28]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69da      	ldr	r2, [r3, #28]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69d9      	ldr	r1, [r3, #28]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	021a      	lsls	r2, r3, #8
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	61da      	str	r2, [r3, #28]
      break;
 800510e:	e002      	b.n	8005116 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	75fb      	strb	r3, [r7, #23]
      break;
 8005114:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800511e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005120:	4618      	mov	r0, r3
 8005122:	3718      	adds	r7, #24
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800513c:	2b01      	cmp	r3, #1
 800513e:	d101      	bne.n	8005144 <HAL_TIM_ConfigClockSource+0x1c>
 8005140:	2302      	movs	r3, #2
 8005142:	e0b4      	b.n	80052ae <HAL_TIM_ConfigClockSource+0x186>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2202      	movs	r2, #2
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005162:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800516a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517c:	d03e      	beq.n	80051fc <HAL_TIM_ConfigClockSource+0xd4>
 800517e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005182:	f200 8087 	bhi.w	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 8005186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800518a:	f000 8086 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x172>
 800518e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005192:	d87f      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 8005194:	2b70      	cmp	r3, #112	@ 0x70
 8005196:	d01a      	beq.n	80051ce <HAL_TIM_ConfigClockSource+0xa6>
 8005198:	2b70      	cmp	r3, #112	@ 0x70
 800519a:	d87b      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 800519c:	2b60      	cmp	r3, #96	@ 0x60
 800519e:	d050      	beq.n	8005242 <HAL_TIM_ConfigClockSource+0x11a>
 80051a0:	2b60      	cmp	r3, #96	@ 0x60
 80051a2:	d877      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 80051a4:	2b50      	cmp	r3, #80	@ 0x50
 80051a6:	d03c      	beq.n	8005222 <HAL_TIM_ConfigClockSource+0xfa>
 80051a8:	2b50      	cmp	r3, #80	@ 0x50
 80051aa:	d873      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 80051ac:	2b40      	cmp	r3, #64	@ 0x40
 80051ae:	d058      	beq.n	8005262 <HAL_TIM_ConfigClockSource+0x13a>
 80051b0:	2b40      	cmp	r3, #64	@ 0x40
 80051b2:	d86f      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 80051b4:	2b30      	cmp	r3, #48	@ 0x30
 80051b6:	d064      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0x15a>
 80051b8:	2b30      	cmp	r3, #48	@ 0x30
 80051ba:	d86b      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 80051bc:	2b20      	cmp	r3, #32
 80051be:	d060      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0x15a>
 80051c0:	2b20      	cmp	r3, #32
 80051c2:	d867      	bhi.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d05c      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0x15a>
 80051c8:	2b10      	cmp	r3, #16
 80051ca:	d05a      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0x15a>
 80051cc:	e062      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051de:	f000 fb1f 	bl	8005820 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80051f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68ba      	ldr	r2, [r7, #8]
 80051f8:	609a      	str	r2, [r3, #8]
      break;
 80051fa:	e04f      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800520c:	f000 fb08 	bl	8005820 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689a      	ldr	r2, [r3, #8]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800521e:	609a      	str	r2, [r3, #8]
      break;
 8005220:	e03c      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800522e:	461a      	mov	r2, r3
 8005230:	f000 fa7c 	bl	800572c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2150      	movs	r1, #80	@ 0x50
 800523a:	4618      	mov	r0, r3
 800523c:	f000 fad5 	bl	80057ea <TIM_ITRx_SetConfig>
      break;
 8005240:	e02c      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800524e:	461a      	mov	r2, r3
 8005250:	f000 fa9b 	bl	800578a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2160      	movs	r1, #96	@ 0x60
 800525a:	4618      	mov	r0, r3
 800525c:	f000 fac5 	bl	80057ea <TIM_ITRx_SetConfig>
      break;
 8005260:	e01c      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800526e:	461a      	mov	r2, r3
 8005270:	f000 fa5c 	bl	800572c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2140      	movs	r1, #64	@ 0x40
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fab5 	bl	80057ea <TIM_ITRx_SetConfig>
      break;
 8005280:	e00c      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4619      	mov	r1, r3
 800528c:	4610      	mov	r0, r2
 800528e:	f000 faac 	bl	80057ea <TIM_ITRx_SetConfig>
      break;
 8005292:	e003      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	73fb      	strb	r3, [r7, #15]
      break;
 8005298:	e000      	b.n	800529c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800529a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052b6:	b480      	push	{r7}
 80052b8:	b083      	sub	sp, #12
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052be:	bf00      	nop
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr

080052ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052ca:	b480      	push	{r7}
 80052cc:	b083      	sub	sp, #12
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052d2:	bf00      	nop
 80052d4:	370c      	adds	r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr

080052de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052e6:	bf00      	nop
 80052e8:	370c      	adds	r7, #12
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr

080052f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b083      	sub	sp, #12
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052fa:	bf00      	nop
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
	...

08005308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a37      	ldr	r2, [pc, #220]	@ (80053f8 <TIM_Base_SetConfig+0xf0>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00f      	beq.n	8005340 <TIM_Base_SetConfig+0x38>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005326:	d00b      	beq.n	8005340 <TIM_Base_SetConfig+0x38>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a34      	ldr	r2, [pc, #208]	@ (80053fc <TIM_Base_SetConfig+0xf4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <TIM_Base_SetConfig+0x38>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a33      	ldr	r2, [pc, #204]	@ (8005400 <TIM_Base_SetConfig+0xf8>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d003      	beq.n	8005340 <TIM_Base_SetConfig+0x38>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a32      	ldr	r2, [pc, #200]	@ (8005404 <TIM_Base_SetConfig+0xfc>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d108      	bne.n	8005352 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a28      	ldr	r2, [pc, #160]	@ (80053f8 <TIM_Base_SetConfig+0xf0>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d01b      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005360:	d017      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a25      	ldr	r2, [pc, #148]	@ (80053fc <TIM_Base_SetConfig+0xf4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d013      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a24      	ldr	r2, [pc, #144]	@ (8005400 <TIM_Base_SetConfig+0xf8>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00f      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a23      	ldr	r2, [pc, #140]	@ (8005404 <TIM_Base_SetConfig+0xfc>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00b      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a22      	ldr	r2, [pc, #136]	@ (8005408 <TIM_Base_SetConfig+0x100>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d007      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a21      	ldr	r2, [pc, #132]	@ (800540c <TIM_Base_SetConfig+0x104>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d003      	beq.n	8005392 <TIM_Base_SetConfig+0x8a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a20      	ldr	r2, [pc, #128]	@ (8005410 <TIM_Base_SetConfig+0x108>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d108      	bne.n	80053a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	689a      	ldr	r2, [r3, #8]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a0c      	ldr	r2, [pc, #48]	@ (80053f8 <TIM_Base_SetConfig+0xf0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d103      	bne.n	80053d2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	691a      	ldr	r2, [r3, #16]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f043 0204 	orr.w	r2, r3, #4
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	601a      	str	r2, [r3, #0]
}
 80053ea:	bf00      	nop
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800
 8005404:	40000c00 	.word	0x40000c00
 8005408:	40014000 	.word	0x40014000
 800540c:	40014400 	.word	0x40014400
 8005410:	40014800 	.word	0x40014800

08005414 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f023 0201 	bic.w	r2, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0303 	bic.w	r3, r3, #3
 800544a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f023 0302 	bic.w	r3, r3, #2
 800545c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a1c      	ldr	r2, [pc, #112]	@ (80054dc <TIM_OC1_SetConfig+0xc8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d10c      	bne.n	800548a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f023 0308 	bic.w	r3, r3, #8
 8005476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	4313      	orrs	r3, r2
 8005480:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f023 0304 	bic.w	r3, r3, #4
 8005488:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <TIM_OC1_SetConfig+0xc8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d111      	bne.n	80054b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	621a      	str	r2, [r3, #32]
}
 80054d0:	bf00      	nop
 80054d2:	371c      	adds	r7, #28
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr
 80054dc:	40010000 	.word	0x40010000

080054e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b087      	sub	sp, #28
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	f023 0210 	bic.w	r2, r3, #16
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800550e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	021b      	lsls	r3, r3, #8
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4313      	orrs	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0320 	bic.w	r3, r3, #32
 800552a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a1e      	ldr	r2, [pc, #120]	@ (80055b4 <TIM_OC2_SetConfig+0xd4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d10d      	bne.n	800555c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800555a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a15      	ldr	r2, [pc, #84]	@ (80055b4 <TIM_OC2_SetConfig+0xd4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d113      	bne.n	800558c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800556a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005572:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	4313      	orrs	r3, r2
 800557e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	693a      	ldr	r2, [r7, #16]
 8005588:	4313      	orrs	r3, r2
 800558a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	621a      	str	r2, [r3, #32]
}
 80055a6:	bf00      	nop
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40010000 	.word	0x40010000

080055b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0303 	bic.w	r3, r3, #3
 80055ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	021b      	lsls	r3, r3, #8
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <TIM_OC3_SetConfig+0xd0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d10d      	bne.n	8005632 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800561c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	4313      	orrs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a14      	ldr	r2, [pc, #80]	@ (8005688 <TIM_OC3_SetConfig+0xd0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d113      	bne.n	8005662 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	4313      	orrs	r3, r2
 8005654:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	011b      	lsls	r3, r3, #4
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	621a      	str	r2, [r3, #32]
}
 800567c:	bf00      	nop
 800567e:	371c      	adds	r7, #28
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	40010000 	.word	0x40010000

0800568c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a1b      	ldr	r3, [r3, #32]
 800569a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	021b      	lsls	r3, r3, #8
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	031b      	lsls	r3, r3, #12
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a10      	ldr	r2, [pc, #64]	@ (8005728 <TIM_OC4_SetConfig+0x9c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d109      	bne.n	8005700 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	019b      	lsls	r3, r3, #6
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	621a      	str	r2, [r3, #32]
}
 800571a:	bf00      	nop
 800571c:	371c      	adds	r7, #28
 800571e:	46bd      	mov	sp, r7
 8005720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	40010000 	.word	0x40010000

0800572c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800572c:	b480      	push	{r7}
 800572e:	b087      	sub	sp, #28
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	f023 0201 	bic.w	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	011b      	lsls	r3, r3, #4
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	4313      	orrs	r3, r2
 8005760:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	f023 030a 	bic.w	r3, r3, #10
 8005768:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	4313      	orrs	r3, r2
 8005770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	621a      	str	r2, [r3, #32]
}
 800577e:	bf00      	nop
 8005780:	371c      	adds	r7, #28
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr

0800578a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800578a:	b480      	push	{r7}
 800578c:	b087      	sub	sp, #28
 800578e:	af00      	add	r7, sp, #0
 8005790:	60f8      	str	r0, [r7, #12]
 8005792:	60b9      	str	r1, [r7, #8]
 8005794:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6a1b      	ldr	r3, [r3, #32]
 80057a0:	f023 0210 	bic.w	r2, r3, #16
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80057b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	031b      	lsls	r3, r3, #12
 80057ba:	693a      	ldr	r2, [r7, #16]
 80057bc:	4313      	orrs	r3, r2
 80057be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80057c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	011b      	lsls	r3, r3, #4
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	621a      	str	r2, [r3, #32]
}
 80057de:	bf00      	nop
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ea:	b480      	push	{r7}
 80057ec:	b085      	sub	sp, #20
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005800:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	f043 0307 	orr.w	r3, r3, #7
 800580c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	609a      	str	r2, [r3, #8]
}
 8005814:	bf00      	nop
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800583a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	021a      	lsls	r2, r3, #8
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	431a      	orrs	r2, r3
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	4313      	orrs	r3, r2
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	609a      	str	r2, [r3, #8]
}
 8005854:	bf00      	nop
 8005856:	371c      	adds	r7, #28
 8005858:	46bd      	mov	sp, r7
 800585a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585e:	4770      	bx	lr

08005860 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005870:	2b01      	cmp	r3, #1
 8005872:	d101      	bne.n	8005878 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005874:	2302      	movs	r3, #2
 8005876:	e050      	b.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2202      	movs	r2, #2
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800589e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005928 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d018      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c4:	d013      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a18      	ldr	r2, [pc, #96]	@ (800592c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d00e      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a16      	ldr	r2, [pc, #88]	@ (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d009      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a15      	ldr	r2, [pc, #84]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d004      	beq.n	80058ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a13      	ldr	r2, [pc, #76]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d10c      	bne.n	8005908 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3714      	adds	r7, #20
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	40010000 	.word	0x40010000
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40014000 	.word	0x40014000

0800593c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005950:	2b01      	cmp	r3, #1
 8005952:	d101      	bne.n	8005958 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005954:	2302      	movs	r3, #2
 8005956:	e03d      	b.n	80059d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	4313      	orrs	r3, r2
 800596c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	4313      	orrs	r3, r2
 800597a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4313      	orrs	r3, r2
 8005996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	69db      	ldr	r3, [r3, #28]
 80059be:	4313      	orrs	r3, r2
 80059c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059e8:	bf00      	nop
 80059ea:	370c      	adds	r7, #12
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr

080059f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e042      	b.n	8005aa0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d106      	bne.n	8005a34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7fc f848 	bl	8001ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2224      	movs	r2, #36	@ 0x24
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 fdd3 	bl	80065f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	691a      	ldr	r2, [r3, #16]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	695a      	ldr	r2, [r3, #20]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2220      	movs	r2, #32
 8005a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	@ 0x28
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d175      	bne.n	8005bb4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <HAL_UART_Transmit+0x2c>
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e06e      	b.n	8005bb6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2221      	movs	r2, #33	@ 0x21
 8005ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ae6:	f7fc fa0b 	bl	8001f00 <HAL_GetTick>
 8005aea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	88fa      	ldrh	r2, [r7, #6]
 8005af0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	88fa      	ldrh	r2, [r7, #6]
 8005af6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b00:	d108      	bne.n	8005b14 <HAL_UART_Transmit+0x6c>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d104      	bne.n	8005b14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	61bb      	str	r3, [r7, #24]
 8005b12:	e003      	b.n	8005b1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b1c:	e02e      	b.n	8005b7c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	2200      	movs	r2, #0
 8005b26:	2180      	movs	r1, #128	@ 0x80
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 fb37 	bl	800619c <UART_WaitOnFlagUntilTimeout>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d005      	beq.n	8005b40 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e03a      	b.n	8005bb6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d10b      	bne.n	8005b5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	881b      	ldrh	r3, [r3, #0]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	3302      	adds	r3, #2
 8005b5a:	61bb      	str	r3, [r7, #24]
 8005b5c:	e007      	b.n	8005b6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	781a      	ldrb	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	3b01      	subs	r3, #1
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1cb      	bne.n	8005b1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	9300      	str	r3, [sp, #0]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	2140      	movs	r1, #64	@ 0x40
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f000 fb03 	bl	800619c <UART_WaitOnFlagUntilTimeout>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d005      	beq.n	8005ba8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e006      	b.n	8005bb6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2220      	movs	r2, #32
 8005bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	e000      	b.n	8005bb6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005bb4:	2302      	movs	r3, #2
  }
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3720      	adds	r7, #32
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b084      	sub	sp, #16
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	4613      	mov	r3, r2
 8005bca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b20      	cmp	r3, #32
 8005bd6:	d112      	bne.n	8005bfe <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_UART_Receive_IT+0x26>
 8005bde:	88fb      	ldrh	r3, [r7, #6]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e00b      	b.n	8005c00 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005bee:	88fb      	ldrh	r3, [r7, #6]
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 fb2a 	bl	800624e <UART_Start_Receive_IT>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	e000      	b.n	8005c00 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005bfe:	2302      	movs	r3, #2
  }
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b0ba      	sub	sp, #232	@ 0xe8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3e:	f003 030f 	and.w	r3, r3, #15
 8005c42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005c46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10f      	bne.n	8005c6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d009      	beq.n	8005c6e <HAL_UART_IRQHandler+0x66>
 8005c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c5e:	f003 0320 	and.w	r3, r3, #32
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d003      	beq.n	8005c6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fc07 	bl	800647a <UART_Receive_IT>
      return;
 8005c6c:	e273      	b.n	8006156 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005c6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 80de 	beq.w	8005e34 <HAL_UART_IRQHandler+0x22c>
 8005c78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d106      	bne.n	8005c92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c88:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 80d1 	beq.w	8005e34 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00b      	beq.n	8005cb6 <HAL_UART_IRQHandler+0xae>
 8005c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d005      	beq.n	8005cb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cae:	f043 0201 	orr.w	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cba:	f003 0304 	and.w	r3, r3, #4
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00b      	beq.n	8005cda <HAL_UART_IRQHandler+0xd2>
 8005cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d005      	beq.n	8005cda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd2:	f043 0202 	orr.w	r2, r3, #2
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00b      	beq.n	8005cfe <HAL_UART_IRQHandler+0xf6>
 8005ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d005      	beq.n	8005cfe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cf6:	f043 0204 	orr.w	r2, r3, #4
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d02:	f003 0308 	and.w	r3, r3, #8
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d011      	beq.n	8005d2e <HAL_UART_IRQHandler+0x126>
 8005d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d0e:	f003 0320 	and.w	r3, r3, #32
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d105      	bne.n	8005d22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005d16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d26:	f043 0208 	orr.w	r2, r3, #8
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 820a 	beq.w	800614c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d3c:	f003 0320 	and.w	r3, r3, #32
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d008      	beq.n	8005d56 <HAL_UART_IRQHandler+0x14e>
 8005d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d48:	f003 0320 	and.w	r3, r3, #32
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d002      	beq.n	8005d56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fb92 	bl	800647a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d60:	2b40      	cmp	r3, #64	@ 0x40
 8005d62:	bf0c      	ite	eq
 8005d64:	2301      	moveq	r3, #1
 8005d66:	2300      	movne	r3, #0
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d72:	f003 0308 	and.w	r3, r3, #8
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d103      	bne.n	8005d82 <HAL_UART_IRQHandler+0x17a>
 8005d7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d04f      	beq.n	8005e22 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 fa9d 	bl	80062c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d92:	2b40      	cmp	r3, #64	@ 0x40
 8005d94:	d141      	bne.n	8005e1a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	3314      	adds	r3, #20
 8005d9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005da4:	e853 3f00 	ldrex	r3, [r3]
 8005da8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	3314      	adds	r3, #20
 8005dbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005dc2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005dc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005dce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005dd2:	e841 2300 	strex	r3, r2, [r1]
 8005dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005dda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1d9      	bne.n	8005d96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d013      	beq.n	8005e12 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dee:	4a8a      	ldr	r2, [pc, #552]	@ (8006018 <HAL_UART_IRQHandler+0x410>)
 8005df0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fc fddd 	bl	80029b6 <HAL_DMA_Abort_IT>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d016      	beq.n	8005e30 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005e0c:	4610      	mov	r0, r2
 8005e0e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e10:	e00e      	b.n	8005e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f9ac 	bl	8006170 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e18:	e00a      	b.n	8005e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f9a8 	bl	8006170 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e20:	e006      	b.n	8005e30 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f9a4 	bl	8006170 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005e2e:	e18d      	b.n	800614c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e30:	bf00      	nop
    return;
 8005e32:	e18b      	b.n	800614c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	f040 8167 	bne.w	800610c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e42:	f003 0310 	and.w	r3, r3, #16
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 8160 	beq.w	800610c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e50:	f003 0310 	and.w	r3, r3, #16
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	f000 8159 	beq.w	800610c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	60bb      	str	r3, [r7, #8]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	60bb      	str	r3, [r7, #8]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	60bb      	str	r3, [r7, #8]
 8005e6e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e7a:	2b40      	cmp	r3, #64	@ 0x40
 8005e7c:	f040 80ce 	bne.w	800601c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e8c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 80a9 	beq.w	8005fe8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	f080 80a2 	bcs.w	8005fe8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005eaa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb6:	f000 8088 	beq.w	8005fca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005ed0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ed4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ed8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	330c      	adds	r3, #12
 8005ee2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005ee6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ef2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1d9      	bne.n	8005eba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	3314      	adds	r3, #20
 8005f0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005f16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f18:	f023 0301 	bic.w	r3, r3, #1
 8005f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3314      	adds	r3, #20
 8005f26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005f32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005f3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e1      	bne.n	8005f06 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3314      	adds	r3, #20
 8005f48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005f52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	3314      	adds	r3, #20
 8005f62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005f66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005f68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005f6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005f74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e3      	bne.n	8005f42 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f9a:	f023 0310 	bic.w	r3, r3, #16
 8005f9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005fac:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005fae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fb4:	e841 2300 	strex	r3, r2, [r1]
 8005fb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1e3      	bne.n	8005f88 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7fc fc86 	bl	80028d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	4619      	mov	r1, r3
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 f8cf 	bl	8006184 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005fe6:	e0b3      	b.n	8006150 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	f040 80ad 	bne.w	8006150 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ffa:	69db      	ldr	r3, [r3, #28]
 8005ffc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006000:	f040 80a6 	bne.w	8006150 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2202      	movs	r2, #2
 8006008:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800600e:	4619      	mov	r1, r3
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 f8b7 	bl	8006184 <HAL_UARTEx_RxEventCallback>
      return;
 8006016:	e09b      	b.n	8006150 <HAL_UART_IRQHandler+0x548>
 8006018:	08006389 	.word	0x08006389
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006024:	b29b      	uxth	r3, r3
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006030:	b29b      	uxth	r3, r3
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 808e 	beq.w	8006154 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006038:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8089 	beq.w	8006154 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	330c      	adds	r3, #12
 8006048:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006054:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006058:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	330c      	adds	r3, #12
 8006062:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006066:	647a      	str	r2, [r7, #68]	@ 0x44
 8006068:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800606c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800606e:	e841 2300 	strex	r3, r2, [r1]
 8006072:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006076:	2b00      	cmp	r3, #0
 8006078:	d1e3      	bne.n	8006042 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3314      	adds	r3, #20
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	623b      	str	r3, [r7, #32]
   return(result);
 800608a:	6a3b      	ldr	r3, [r7, #32]
 800608c:	f023 0301 	bic.w	r3, r3, #1
 8006090:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	3314      	adds	r3, #20
 800609a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800609e:	633a      	str	r2, [r7, #48]	@ 0x30
 80060a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80060a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060a6:	e841 2300 	strex	r3, r2, [r1]
 80060aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1e3      	bne.n	800607a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	330c      	adds	r3, #12
 80060c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	e853 3f00 	ldrex	r3, [r3]
 80060ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f023 0310 	bic.w	r3, r3, #16
 80060d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	330c      	adds	r3, #12
 80060e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80060e4:	61fa      	str	r2, [r7, #28]
 80060e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e8:	69b9      	ldr	r1, [r7, #24]
 80060ea:	69fa      	ldr	r2, [r7, #28]
 80060ec:	e841 2300 	strex	r3, r2, [r1]
 80060f0:	617b      	str	r3, [r7, #20]
   return(result);
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1e3      	bne.n	80060c0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006102:	4619      	mov	r1, r3
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f83d 	bl	8006184 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800610a:	e023      	b.n	8006154 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800610c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006114:	2b00      	cmp	r3, #0
 8006116:	d009      	beq.n	800612c <HAL_UART_IRQHandler+0x524>
 8006118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800611c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 f940 	bl	80063aa <UART_Transmit_IT>
    return;
 800612a:	e014      	b.n	8006156 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800612c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00e      	beq.n	8006156 <HAL_UART_IRQHandler+0x54e>
 8006138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800613c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006140:	2b00      	cmp	r3, #0
 8006142:	d008      	beq.n	8006156 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f980 	bl	800644a <UART_EndTransmit_IT>
    return;
 800614a:	e004      	b.n	8006156 <HAL_UART_IRQHandler+0x54e>
    return;
 800614c:	bf00      	nop
 800614e:	e002      	b.n	8006156 <HAL_UART_IRQHandler+0x54e>
      return;
 8006150:	bf00      	nop
 8006152:	e000      	b.n	8006156 <HAL_UART_IRQHandler+0x54e>
      return;
 8006154:	bf00      	nop
  }
}
 8006156:	37e8      	adds	r7, #232	@ 0xe8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	460b      	mov	r3, r1
 800618e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b086      	sub	sp, #24
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	603b      	str	r3, [r7, #0]
 80061a8:	4613      	mov	r3, r2
 80061aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ac:	e03b      	b.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b4:	d037      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b6:	f7fb fea3 	bl	8001f00 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	6a3a      	ldr	r2, [r7, #32]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d302      	bcc.n	80061cc <UART_WaitOnFlagUntilTimeout+0x30>
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e03a      	b.n	8006246 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	f003 0304 	and.w	r3, r3, #4
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d023      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b80      	cmp	r3, #128	@ 0x80
 80061e2:	d020      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	2b40      	cmp	r3, #64	@ 0x40
 80061e8:	d01d      	beq.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0308 	and.w	r3, r3, #8
 80061f4:	2b08      	cmp	r3, #8
 80061f6:	d116      	bne.n	8006226 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80061f8:	2300      	movs	r3, #0
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 f857 	bl	80062c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2208      	movs	r2, #8
 8006218:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e00f      	b.n	8006246 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	4013      	ands	r3, r2
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	429a      	cmp	r2, r3
 8006234:	bf0c      	ite	eq
 8006236:	2301      	moveq	r3, #1
 8006238:	2300      	movne	r3, #0
 800623a:	b2db      	uxtb	r3, r3
 800623c:	461a      	mov	r2, r3
 800623e:	79fb      	ldrb	r3, [r7, #7]
 8006240:	429a      	cmp	r2, r3
 8006242:	d0b4      	beq.n	80061ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3718      	adds	r7, #24
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800624e:	b480      	push	{r7}
 8006250:	b085      	sub	sp, #20
 8006252:	af00      	add	r7, sp, #0
 8006254:	60f8      	str	r0, [r7, #12]
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	4613      	mov	r3, r2
 800625a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	88fa      	ldrh	r2, [r7, #6]
 8006266:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	88fa      	ldrh	r2, [r7, #6]
 800626c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2222      	movs	r2, #34	@ 0x22
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006292:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	695a      	ldr	r2, [r3, #20]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0201 	orr.w	r2, r2, #1
 80062a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68da      	ldr	r2, [r3, #12]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0220 	orr.w	r2, r2, #32
 80062b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3714      	adds	r7, #20
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b095      	sub	sp, #84	@ 0x54
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	330c      	adds	r3, #12
 80062d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d4:	e853 3f00 	ldrex	r3, [r3]
 80062d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	330c      	adds	r3, #12
 80062e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80062ea:	643a      	str	r2, [r7, #64]	@ 0x40
 80062ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e5      	bne.n	80062ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3314      	adds	r3, #20
 8006304:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	e853 3f00 	ldrex	r3, [r3]
 800630c:	61fb      	str	r3, [r7, #28]
   return(result);
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	f023 0301 	bic.w	r3, r3, #1
 8006314:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3314      	adds	r3, #20
 800631c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800631e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006320:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006322:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006324:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006326:	e841 2300 	strex	r3, r2, [r1]
 800632a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800632c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1e5      	bne.n	80062fe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006336:	2b01      	cmp	r3, #1
 8006338:	d119      	bne.n	800636e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	330c      	adds	r3, #12
 8006340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	60bb      	str	r3, [r7, #8]
   return(result);
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f023 0310 	bic.w	r3, r3, #16
 8006350:	647b      	str	r3, [r7, #68]	@ 0x44
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	330c      	adds	r3, #12
 8006358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800635a:	61ba      	str	r2, [r7, #24]
 800635c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6979      	ldr	r1, [r7, #20]
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	613b      	str	r3, [r7, #16]
   return(result);
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e5      	bne.n	800633a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2220      	movs	r2, #32
 8006372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800637c:	bf00      	nop
 800637e:	3754      	adds	r7, #84	@ 0x54
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006394:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f7ff fee7 	bl	8006170 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063a2:	bf00      	nop
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063aa:	b480      	push	{r7}
 80063ac:	b085      	sub	sp, #20
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b21      	cmp	r3, #33	@ 0x21
 80063bc:	d13e      	bne.n	800643c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063c6:	d114      	bne.n	80063f2 <UART_Transmit_IT+0x48>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691b      	ldr	r3, [r3, #16]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d110      	bne.n	80063f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a1b      	ldr	r3, [r3, #32]
 80063d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	1c9a      	adds	r2, r3, #2
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	621a      	str	r2, [r3, #32]
 80063f0:	e008      	b.n	8006404 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	1c59      	adds	r1, r3, #1
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6211      	str	r1, [r2, #32]
 80063fc:	781a      	ldrb	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006408:	b29b      	uxth	r3, r3
 800640a:	3b01      	subs	r3, #1
 800640c:	b29b      	uxth	r3, r3
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	4619      	mov	r1, r3
 8006412:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10f      	bne.n	8006438 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68da      	ldr	r2, [r3, #12]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006426:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006436:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006438:	2300      	movs	r3, #0
 800643a:	e000      	b.n	800643e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800643c:	2302      	movs	r3, #2
  }
}
 800643e:	4618      	mov	r0, r3
 8006440:	3714      	adds	r7, #20
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr

0800644a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b082      	sub	sp, #8
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68da      	ldr	r2, [r3, #12]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006460:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2220      	movs	r2, #32
 8006466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7ff fe76 	bl	800615c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3708      	adds	r7, #8
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b08c      	sub	sp, #48	@ 0x30
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006482:	2300      	movs	r3, #0
 8006484:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006486:	2300      	movs	r3, #0
 8006488:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b22      	cmp	r3, #34	@ 0x22
 8006494:	f040 80aa 	bne.w	80065ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a0:	d115      	bne.n	80064ce <UART_Receive_IT+0x54>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d111      	bne.n	80064ce <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064bc:	b29a      	uxth	r2, r3
 80064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c6:	1c9a      	adds	r2, r3, #2
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80064cc:	e024      	b.n	8006518 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064dc:	d007      	beq.n	80064ee <UART_Receive_IT+0x74>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10a      	bne.n	80064fc <UART_Receive_IT+0x82>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d106      	bne.n	80064fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	b2da      	uxtb	r2, r3
 80064f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064f8:	701a      	strb	r2, [r3, #0]
 80064fa:	e008      	b.n	800650e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	b2db      	uxtb	r3, r3
 8006504:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006508:	b2da      	uxtb	r2, r3
 800650a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800650c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29b      	uxth	r3, r3
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	4619      	mov	r1, r3
 8006526:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006528:	2b00      	cmp	r3, #0
 800652a:	d15d      	bne.n	80065e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68da      	ldr	r2, [r3, #12]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f022 0220 	bic.w	r2, r2, #32
 800653a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800654a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695a      	ldr	r2, [r3, #20]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2220      	movs	r2, #32
 8006560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800656e:	2b01      	cmp	r3, #1
 8006570:	d135      	bne.n	80065de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	330c      	adds	r3, #12
 800657e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	e853 3f00 	ldrex	r3, [r3]
 8006586:	613b      	str	r3, [r7, #16]
   return(result);
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f023 0310 	bic.w	r3, r3, #16
 800658e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	330c      	adds	r3, #12
 8006596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006598:	623a      	str	r2, [r7, #32]
 800659a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659c:	69f9      	ldr	r1, [r7, #28]
 800659e:	6a3a      	ldr	r2, [r7, #32]
 80065a0:	e841 2300 	strex	r3, r2, [r1]
 80065a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1e5      	bne.n	8006578 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	2b10      	cmp	r3, #16
 80065b8:	d10a      	bne.n	80065d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065ba:	2300      	movs	r3, #0
 80065bc:	60fb      	str	r3, [r7, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	60fb      	str	r3, [r7, #12]
 80065ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065d4:	4619      	mov	r1, r3
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7ff fdd4 	bl	8006184 <HAL_UARTEx_RxEventCallback>
 80065dc:	e002      	b.n	80065e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7fa f950 	bl	8000884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	e002      	b.n	80065ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80065e8:	2300      	movs	r3, #0
 80065ea:	e000      	b.n	80065ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80065ec:	2302      	movs	r3, #2
  }
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3730      	adds	r7, #48	@ 0x30
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
	...

080065f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065fc:	b0c0      	sub	sp, #256	@ 0x100
 80065fe:	af00      	add	r7, sp, #0
 8006600:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006614:	68d9      	ldr	r1, [r3, #12]
 8006616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	ea40 0301 	orr.w	r3, r0, r1
 8006620:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006626:	689a      	ldr	r2, [r3, #8]
 8006628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	431a      	orrs	r2, r3
 8006630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	431a      	orrs	r2, r3
 8006638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006650:	f021 010c 	bic.w	r1, r1, #12
 8006654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800665e:	430b      	orrs	r3, r1
 8006660:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	695b      	ldr	r3, [r3, #20]
 800666a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800666e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006672:	6999      	ldr	r1, [r3, #24]
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	ea40 0301 	orr.w	r3, r0, r1
 800667e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	4b8f      	ldr	r3, [pc, #572]	@ (80068c4 <UART_SetConfig+0x2cc>)
 8006688:	429a      	cmp	r2, r3
 800668a:	d005      	beq.n	8006698 <UART_SetConfig+0xa0>
 800668c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	4b8d      	ldr	r3, [pc, #564]	@ (80068c8 <UART_SetConfig+0x2d0>)
 8006694:	429a      	cmp	r2, r3
 8006696:	d104      	bne.n	80066a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006698:	f7fd fcac 	bl	8003ff4 <HAL_RCC_GetPCLK2Freq>
 800669c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066a0:	e003      	b.n	80066aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066a2:	f7fd fc93 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 80066a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b4:	f040 810c 	bne.w	80068d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066bc:	2200      	movs	r2, #0
 80066be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80066c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80066ca:	4622      	mov	r2, r4
 80066cc:	462b      	mov	r3, r5
 80066ce:	1891      	adds	r1, r2, r2
 80066d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80066d2:	415b      	adcs	r3, r3
 80066d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80066da:	4621      	mov	r1, r4
 80066dc:	eb12 0801 	adds.w	r8, r2, r1
 80066e0:	4629      	mov	r1, r5
 80066e2:	eb43 0901 	adc.w	r9, r3, r1
 80066e6:	f04f 0200 	mov.w	r2, #0
 80066ea:	f04f 0300 	mov.w	r3, #0
 80066ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80066f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80066f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80066fa:	4690      	mov	r8, r2
 80066fc:	4699      	mov	r9, r3
 80066fe:	4623      	mov	r3, r4
 8006700:	eb18 0303 	adds.w	r3, r8, r3
 8006704:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006708:	462b      	mov	r3, r5
 800670a:	eb49 0303 	adc.w	r3, r9, r3
 800670e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800671e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006722:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006726:	460b      	mov	r3, r1
 8006728:	18db      	adds	r3, r3, r3
 800672a:	653b      	str	r3, [r7, #80]	@ 0x50
 800672c:	4613      	mov	r3, r2
 800672e:	eb42 0303 	adc.w	r3, r2, r3
 8006732:	657b      	str	r3, [r7, #84]	@ 0x54
 8006734:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006738:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800673c:	f7f9 fdb0 	bl	80002a0 <__aeabi_uldivmod>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4b61      	ldr	r3, [pc, #388]	@ (80068cc <UART_SetConfig+0x2d4>)
 8006746:	fba3 2302 	umull	r2, r3, r3, r2
 800674a:	095b      	lsrs	r3, r3, #5
 800674c:	011c      	lsls	r4, r3, #4
 800674e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006752:	2200      	movs	r2, #0
 8006754:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006758:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800675c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006760:	4642      	mov	r2, r8
 8006762:	464b      	mov	r3, r9
 8006764:	1891      	adds	r1, r2, r2
 8006766:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006768:	415b      	adcs	r3, r3
 800676a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800676c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006770:	4641      	mov	r1, r8
 8006772:	eb12 0a01 	adds.w	sl, r2, r1
 8006776:	4649      	mov	r1, r9
 8006778:	eb43 0b01 	adc.w	fp, r3, r1
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	f04f 0300 	mov.w	r3, #0
 8006784:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006788:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800678c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006790:	4692      	mov	sl, r2
 8006792:	469b      	mov	fp, r3
 8006794:	4643      	mov	r3, r8
 8006796:	eb1a 0303 	adds.w	r3, sl, r3
 800679a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800679e:	464b      	mov	r3, r9
 80067a0:	eb4b 0303 	adc.w	r3, fp, r3
 80067a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80067b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80067bc:	460b      	mov	r3, r1
 80067be:	18db      	adds	r3, r3, r3
 80067c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80067c2:	4613      	mov	r3, r2
 80067c4:	eb42 0303 	adc.w	r3, r2, r3
 80067c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80067ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80067ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80067d2:	f7f9 fd65 	bl	80002a0 <__aeabi_uldivmod>
 80067d6:	4602      	mov	r2, r0
 80067d8:	460b      	mov	r3, r1
 80067da:	4611      	mov	r1, r2
 80067dc:	4b3b      	ldr	r3, [pc, #236]	@ (80068cc <UART_SetConfig+0x2d4>)
 80067de:	fba3 2301 	umull	r2, r3, r3, r1
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	2264      	movs	r2, #100	@ 0x64
 80067e6:	fb02 f303 	mul.w	r3, r2, r3
 80067ea:	1acb      	subs	r3, r1, r3
 80067ec:	00db      	lsls	r3, r3, #3
 80067ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80067f2:	4b36      	ldr	r3, [pc, #216]	@ (80068cc <UART_SetConfig+0x2d4>)
 80067f4:	fba3 2302 	umull	r2, r3, r3, r2
 80067f8:	095b      	lsrs	r3, r3, #5
 80067fa:	005b      	lsls	r3, r3, #1
 80067fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006800:	441c      	add	r4, r3
 8006802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006806:	2200      	movs	r2, #0
 8006808:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800680c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006810:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006814:	4642      	mov	r2, r8
 8006816:	464b      	mov	r3, r9
 8006818:	1891      	adds	r1, r2, r2
 800681a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800681c:	415b      	adcs	r3, r3
 800681e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006820:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006824:	4641      	mov	r1, r8
 8006826:	1851      	adds	r1, r2, r1
 8006828:	6339      	str	r1, [r7, #48]	@ 0x30
 800682a:	4649      	mov	r1, r9
 800682c:	414b      	adcs	r3, r1
 800682e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006830:	f04f 0200 	mov.w	r2, #0
 8006834:	f04f 0300 	mov.w	r3, #0
 8006838:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800683c:	4659      	mov	r1, fp
 800683e:	00cb      	lsls	r3, r1, #3
 8006840:	4651      	mov	r1, sl
 8006842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006846:	4651      	mov	r1, sl
 8006848:	00ca      	lsls	r2, r1, #3
 800684a:	4610      	mov	r0, r2
 800684c:	4619      	mov	r1, r3
 800684e:	4603      	mov	r3, r0
 8006850:	4642      	mov	r2, r8
 8006852:	189b      	adds	r3, r3, r2
 8006854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006858:	464b      	mov	r3, r9
 800685a:	460a      	mov	r2, r1
 800685c:	eb42 0303 	adc.w	r3, r2, r3
 8006860:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006870:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006874:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006878:	460b      	mov	r3, r1
 800687a:	18db      	adds	r3, r3, r3
 800687c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800687e:	4613      	mov	r3, r2
 8006880:	eb42 0303 	adc.w	r3, r2, r3
 8006884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006886:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800688a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800688e:	f7f9 fd07 	bl	80002a0 <__aeabi_uldivmod>
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4b0d      	ldr	r3, [pc, #52]	@ (80068cc <UART_SetConfig+0x2d4>)
 8006898:	fba3 1302 	umull	r1, r3, r3, r2
 800689c:	095b      	lsrs	r3, r3, #5
 800689e:	2164      	movs	r1, #100	@ 0x64
 80068a0:	fb01 f303 	mul.w	r3, r1, r3
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	00db      	lsls	r3, r3, #3
 80068a8:	3332      	adds	r3, #50	@ 0x32
 80068aa:	4a08      	ldr	r2, [pc, #32]	@ (80068cc <UART_SetConfig+0x2d4>)
 80068ac:	fba2 2303 	umull	r2, r3, r2, r3
 80068b0:	095b      	lsrs	r3, r3, #5
 80068b2:	f003 0207 	and.w	r2, r3, #7
 80068b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4422      	add	r2, r4
 80068be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068c0:	e106      	b.n	8006ad0 <UART_SetConfig+0x4d8>
 80068c2:	bf00      	nop
 80068c4:	40011000 	.word	0x40011000
 80068c8:	40011400 	.word	0x40011400
 80068cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068d4:	2200      	movs	r2, #0
 80068d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80068da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80068de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80068e2:	4642      	mov	r2, r8
 80068e4:	464b      	mov	r3, r9
 80068e6:	1891      	adds	r1, r2, r2
 80068e8:	6239      	str	r1, [r7, #32]
 80068ea:	415b      	adcs	r3, r3
 80068ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068f2:	4641      	mov	r1, r8
 80068f4:	1854      	adds	r4, r2, r1
 80068f6:	4649      	mov	r1, r9
 80068f8:	eb43 0501 	adc.w	r5, r3, r1
 80068fc:	f04f 0200 	mov.w	r2, #0
 8006900:	f04f 0300 	mov.w	r3, #0
 8006904:	00eb      	lsls	r3, r5, #3
 8006906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800690a:	00e2      	lsls	r2, r4, #3
 800690c:	4614      	mov	r4, r2
 800690e:	461d      	mov	r5, r3
 8006910:	4643      	mov	r3, r8
 8006912:	18e3      	adds	r3, r4, r3
 8006914:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006918:	464b      	mov	r3, r9
 800691a:	eb45 0303 	adc.w	r3, r5, r3
 800691e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800692e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006932:	f04f 0200 	mov.w	r2, #0
 8006936:	f04f 0300 	mov.w	r3, #0
 800693a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800693e:	4629      	mov	r1, r5
 8006940:	008b      	lsls	r3, r1, #2
 8006942:	4621      	mov	r1, r4
 8006944:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006948:	4621      	mov	r1, r4
 800694a:	008a      	lsls	r2, r1, #2
 800694c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006950:	f7f9 fca6 	bl	80002a0 <__aeabi_uldivmod>
 8006954:	4602      	mov	r2, r0
 8006956:	460b      	mov	r3, r1
 8006958:	4b60      	ldr	r3, [pc, #384]	@ (8006adc <UART_SetConfig+0x4e4>)
 800695a:	fba3 2302 	umull	r2, r3, r3, r2
 800695e:	095b      	lsrs	r3, r3, #5
 8006960:	011c      	lsls	r4, r3, #4
 8006962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006966:	2200      	movs	r2, #0
 8006968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800696c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006970:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006974:	4642      	mov	r2, r8
 8006976:	464b      	mov	r3, r9
 8006978:	1891      	adds	r1, r2, r2
 800697a:	61b9      	str	r1, [r7, #24]
 800697c:	415b      	adcs	r3, r3
 800697e:	61fb      	str	r3, [r7, #28]
 8006980:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006984:	4641      	mov	r1, r8
 8006986:	1851      	adds	r1, r2, r1
 8006988:	6139      	str	r1, [r7, #16]
 800698a:	4649      	mov	r1, r9
 800698c:	414b      	adcs	r3, r1
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	f04f 0200 	mov.w	r2, #0
 8006994:	f04f 0300 	mov.w	r3, #0
 8006998:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800699c:	4659      	mov	r1, fp
 800699e:	00cb      	lsls	r3, r1, #3
 80069a0:	4651      	mov	r1, sl
 80069a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069a6:	4651      	mov	r1, sl
 80069a8:	00ca      	lsls	r2, r1, #3
 80069aa:	4610      	mov	r0, r2
 80069ac:	4619      	mov	r1, r3
 80069ae:	4603      	mov	r3, r0
 80069b0:	4642      	mov	r2, r8
 80069b2:	189b      	adds	r3, r3, r2
 80069b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069b8:	464b      	mov	r3, r9
 80069ba:	460a      	mov	r2, r1
 80069bc:	eb42 0303 	adc.w	r3, r2, r3
 80069c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80069d0:	f04f 0200 	mov.w	r2, #0
 80069d4:	f04f 0300 	mov.w	r3, #0
 80069d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80069dc:	4649      	mov	r1, r9
 80069de:	008b      	lsls	r3, r1, #2
 80069e0:	4641      	mov	r1, r8
 80069e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069e6:	4641      	mov	r1, r8
 80069e8:	008a      	lsls	r2, r1, #2
 80069ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80069ee:	f7f9 fc57 	bl	80002a0 <__aeabi_uldivmod>
 80069f2:	4602      	mov	r2, r0
 80069f4:	460b      	mov	r3, r1
 80069f6:	4611      	mov	r1, r2
 80069f8:	4b38      	ldr	r3, [pc, #224]	@ (8006adc <UART_SetConfig+0x4e4>)
 80069fa:	fba3 2301 	umull	r2, r3, r3, r1
 80069fe:	095b      	lsrs	r3, r3, #5
 8006a00:	2264      	movs	r2, #100	@ 0x64
 8006a02:	fb02 f303 	mul.w	r3, r2, r3
 8006a06:	1acb      	subs	r3, r1, r3
 8006a08:	011b      	lsls	r3, r3, #4
 8006a0a:	3332      	adds	r3, #50	@ 0x32
 8006a0c:	4a33      	ldr	r2, [pc, #204]	@ (8006adc <UART_SetConfig+0x4e4>)
 8006a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a12:	095b      	lsrs	r3, r3, #5
 8006a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a18:	441c      	add	r4, r3
 8006a1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a1e:	2200      	movs	r2, #0
 8006a20:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a22:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a24:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a28:	4642      	mov	r2, r8
 8006a2a:	464b      	mov	r3, r9
 8006a2c:	1891      	adds	r1, r2, r2
 8006a2e:	60b9      	str	r1, [r7, #8]
 8006a30:	415b      	adcs	r3, r3
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a38:	4641      	mov	r1, r8
 8006a3a:	1851      	adds	r1, r2, r1
 8006a3c:	6039      	str	r1, [r7, #0]
 8006a3e:	4649      	mov	r1, r9
 8006a40:	414b      	adcs	r3, r1
 8006a42:	607b      	str	r3, [r7, #4]
 8006a44:	f04f 0200 	mov.w	r2, #0
 8006a48:	f04f 0300 	mov.w	r3, #0
 8006a4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a50:	4659      	mov	r1, fp
 8006a52:	00cb      	lsls	r3, r1, #3
 8006a54:	4651      	mov	r1, sl
 8006a56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a5a:	4651      	mov	r1, sl
 8006a5c:	00ca      	lsls	r2, r1, #3
 8006a5e:	4610      	mov	r0, r2
 8006a60:	4619      	mov	r1, r3
 8006a62:	4603      	mov	r3, r0
 8006a64:	4642      	mov	r2, r8
 8006a66:	189b      	adds	r3, r3, r2
 8006a68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a6a:	464b      	mov	r3, r9
 8006a6c:	460a      	mov	r2, r1
 8006a6e:	eb42 0303 	adc.w	r3, r2, r3
 8006a72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a7e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006a80:	f04f 0200 	mov.w	r2, #0
 8006a84:	f04f 0300 	mov.w	r3, #0
 8006a88:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006a8c:	4649      	mov	r1, r9
 8006a8e:	008b      	lsls	r3, r1, #2
 8006a90:	4641      	mov	r1, r8
 8006a92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a96:	4641      	mov	r1, r8
 8006a98:	008a      	lsls	r2, r1, #2
 8006a9a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006a9e:	f7f9 fbff 	bl	80002a0 <__aeabi_uldivmod>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8006adc <UART_SetConfig+0x4e4>)
 8006aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8006aac:	095b      	lsrs	r3, r3, #5
 8006aae:	2164      	movs	r1, #100	@ 0x64
 8006ab0:	fb01 f303 	mul.w	r3, r1, r3
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	011b      	lsls	r3, r3, #4
 8006ab8:	3332      	adds	r3, #50	@ 0x32
 8006aba:	4a08      	ldr	r2, [pc, #32]	@ (8006adc <UART_SetConfig+0x4e4>)
 8006abc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ac0:	095b      	lsrs	r3, r3, #5
 8006ac2:	f003 020f 	and.w	r2, r3, #15
 8006ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4422      	add	r2, r4
 8006ace:	609a      	str	r2, [r3, #8]
}
 8006ad0:	bf00      	nop
 8006ad2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006adc:	51eb851f 	.word	0x51eb851f

08006ae0 <std>:
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	b510      	push	{r4, lr}
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	e9c0 3300 	strd	r3, r3, [r0]
 8006aea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006aee:	6083      	str	r3, [r0, #8]
 8006af0:	8181      	strh	r1, [r0, #12]
 8006af2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006af4:	81c2      	strh	r2, [r0, #14]
 8006af6:	6183      	str	r3, [r0, #24]
 8006af8:	4619      	mov	r1, r3
 8006afa:	2208      	movs	r2, #8
 8006afc:	305c      	adds	r0, #92	@ 0x5c
 8006afe:	f000 fa1b 	bl	8006f38 <memset>
 8006b02:	4b0d      	ldr	r3, [pc, #52]	@ (8006b38 <std+0x58>)
 8006b04:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b06:	4b0d      	ldr	r3, [pc, #52]	@ (8006b3c <std+0x5c>)
 8006b08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b40 <std+0x60>)
 8006b0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b44 <std+0x64>)
 8006b10:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b12:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <std+0x68>)
 8006b14:	6224      	str	r4, [r4, #32]
 8006b16:	429c      	cmp	r4, r3
 8006b18:	d006      	beq.n	8006b28 <std+0x48>
 8006b1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b1e:	4294      	cmp	r4, r2
 8006b20:	d002      	beq.n	8006b28 <std+0x48>
 8006b22:	33d0      	adds	r3, #208	@ 0xd0
 8006b24:	429c      	cmp	r4, r3
 8006b26:	d105      	bne.n	8006b34 <std+0x54>
 8006b28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b30:	f000 ba7a 	b.w	8007028 <__retarget_lock_init_recursive>
 8006b34:	bd10      	pop	{r4, pc}
 8006b36:	bf00      	nop
 8006b38:	08006d89 	.word	0x08006d89
 8006b3c:	08006dab 	.word	0x08006dab
 8006b40:	08006de3 	.word	0x08006de3
 8006b44:	08006e07 	.word	0x08006e07
 8006b48:	20000780 	.word	0x20000780

08006b4c <stdio_exit_handler>:
 8006b4c:	4a02      	ldr	r2, [pc, #8]	@ (8006b58 <stdio_exit_handler+0xc>)
 8006b4e:	4903      	ldr	r1, [pc, #12]	@ (8006b5c <stdio_exit_handler+0x10>)
 8006b50:	4803      	ldr	r0, [pc, #12]	@ (8006b60 <stdio_exit_handler+0x14>)
 8006b52:	f000 b869 	b.w	8006c28 <_fwalk_sglue>
 8006b56:	bf00      	nop
 8006b58:	20000024 	.word	0x20000024
 8006b5c:	08007b91 	.word	0x08007b91
 8006b60:	20000034 	.word	0x20000034

08006b64 <cleanup_stdio>:
 8006b64:	6841      	ldr	r1, [r0, #4]
 8006b66:	4b0c      	ldr	r3, [pc, #48]	@ (8006b98 <cleanup_stdio+0x34>)
 8006b68:	4299      	cmp	r1, r3
 8006b6a:	b510      	push	{r4, lr}
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	d001      	beq.n	8006b74 <cleanup_stdio+0x10>
 8006b70:	f001 f80e 	bl	8007b90 <_fflush_r>
 8006b74:	68a1      	ldr	r1, [r4, #8]
 8006b76:	4b09      	ldr	r3, [pc, #36]	@ (8006b9c <cleanup_stdio+0x38>)
 8006b78:	4299      	cmp	r1, r3
 8006b7a:	d002      	beq.n	8006b82 <cleanup_stdio+0x1e>
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f001 f807 	bl	8007b90 <_fflush_r>
 8006b82:	68e1      	ldr	r1, [r4, #12]
 8006b84:	4b06      	ldr	r3, [pc, #24]	@ (8006ba0 <cleanup_stdio+0x3c>)
 8006b86:	4299      	cmp	r1, r3
 8006b88:	d004      	beq.n	8006b94 <cleanup_stdio+0x30>
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b90:	f000 bffe 	b.w	8007b90 <_fflush_r>
 8006b94:	bd10      	pop	{r4, pc}
 8006b96:	bf00      	nop
 8006b98:	20000780 	.word	0x20000780
 8006b9c:	200007e8 	.word	0x200007e8
 8006ba0:	20000850 	.word	0x20000850

08006ba4 <global_stdio_init.part.0>:
 8006ba4:	b510      	push	{r4, lr}
 8006ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd4 <global_stdio_init.part.0+0x30>)
 8006ba8:	4c0b      	ldr	r4, [pc, #44]	@ (8006bd8 <global_stdio_init.part.0+0x34>)
 8006baa:	4a0c      	ldr	r2, [pc, #48]	@ (8006bdc <global_stdio_init.part.0+0x38>)
 8006bac:	601a      	str	r2, [r3, #0]
 8006bae:	4620      	mov	r0, r4
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2104      	movs	r1, #4
 8006bb4:	f7ff ff94 	bl	8006ae0 <std>
 8006bb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	2109      	movs	r1, #9
 8006bc0:	f7ff ff8e 	bl	8006ae0 <std>
 8006bc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bc8:	2202      	movs	r2, #2
 8006bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bce:	2112      	movs	r1, #18
 8006bd0:	f7ff bf86 	b.w	8006ae0 <std>
 8006bd4:	200008b8 	.word	0x200008b8
 8006bd8:	20000780 	.word	0x20000780
 8006bdc:	08006b4d 	.word	0x08006b4d

08006be0 <__sfp_lock_acquire>:
 8006be0:	4801      	ldr	r0, [pc, #4]	@ (8006be8 <__sfp_lock_acquire+0x8>)
 8006be2:	f000 ba22 	b.w	800702a <__retarget_lock_acquire_recursive>
 8006be6:	bf00      	nop
 8006be8:	200008c1 	.word	0x200008c1

08006bec <__sfp_lock_release>:
 8006bec:	4801      	ldr	r0, [pc, #4]	@ (8006bf4 <__sfp_lock_release+0x8>)
 8006bee:	f000 ba1d 	b.w	800702c <__retarget_lock_release_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	200008c1 	.word	0x200008c1

08006bf8 <__sinit>:
 8006bf8:	b510      	push	{r4, lr}
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	f7ff fff0 	bl	8006be0 <__sfp_lock_acquire>
 8006c00:	6a23      	ldr	r3, [r4, #32]
 8006c02:	b11b      	cbz	r3, 8006c0c <__sinit+0x14>
 8006c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c08:	f7ff bff0 	b.w	8006bec <__sfp_lock_release>
 8006c0c:	4b04      	ldr	r3, [pc, #16]	@ (8006c20 <__sinit+0x28>)
 8006c0e:	6223      	str	r3, [r4, #32]
 8006c10:	4b04      	ldr	r3, [pc, #16]	@ (8006c24 <__sinit+0x2c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1f5      	bne.n	8006c04 <__sinit+0xc>
 8006c18:	f7ff ffc4 	bl	8006ba4 <global_stdio_init.part.0>
 8006c1c:	e7f2      	b.n	8006c04 <__sinit+0xc>
 8006c1e:	bf00      	nop
 8006c20:	08006b65 	.word	0x08006b65
 8006c24:	200008b8 	.word	0x200008b8

08006c28 <_fwalk_sglue>:
 8006c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	4688      	mov	r8, r1
 8006c30:	4614      	mov	r4, r2
 8006c32:	2600      	movs	r6, #0
 8006c34:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c38:	f1b9 0901 	subs.w	r9, r9, #1
 8006c3c:	d505      	bpl.n	8006c4a <_fwalk_sglue+0x22>
 8006c3e:	6824      	ldr	r4, [r4, #0]
 8006c40:	2c00      	cmp	r4, #0
 8006c42:	d1f7      	bne.n	8006c34 <_fwalk_sglue+0xc>
 8006c44:	4630      	mov	r0, r6
 8006c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c4a:	89ab      	ldrh	r3, [r5, #12]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d907      	bls.n	8006c60 <_fwalk_sglue+0x38>
 8006c50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c54:	3301      	adds	r3, #1
 8006c56:	d003      	beq.n	8006c60 <_fwalk_sglue+0x38>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	47c0      	blx	r8
 8006c5e:	4306      	orrs	r6, r0
 8006c60:	3568      	adds	r5, #104	@ 0x68
 8006c62:	e7e9      	b.n	8006c38 <_fwalk_sglue+0x10>

08006c64 <iprintf>:
 8006c64:	b40f      	push	{r0, r1, r2, r3}
 8006c66:	b507      	push	{r0, r1, r2, lr}
 8006c68:	4906      	ldr	r1, [pc, #24]	@ (8006c84 <iprintf+0x20>)
 8006c6a:	ab04      	add	r3, sp, #16
 8006c6c:	6808      	ldr	r0, [r1, #0]
 8006c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c72:	6881      	ldr	r1, [r0, #8]
 8006c74:	9301      	str	r3, [sp, #4]
 8006c76:	f000 fc63 	bl	8007540 <_vfiprintf_r>
 8006c7a:	b003      	add	sp, #12
 8006c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c80:	b004      	add	sp, #16
 8006c82:	4770      	bx	lr
 8006c84:	20000030 	.word	0x20000030

08006c88 <_puts_r>:
 8006c88:	6a03      	ldr	r3, [r0, #32]
 8006c8a:	b570      	push	{r4, r5, r6, lr}
 8006c8c:	6884      	ldr	r4, [r0, #8]
 8006c8e:	4605      	mov	r5, r0
 8006c90:	460e      	mov	r6, r1
 8006c92:	b90b      	cbnz	r3, 8006c98 <_puts_r+0x10>
 8006c94:	f7ff ffb0 	bl	8006bf8 <__sinit>
 8006c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c9a:	07db      	lsls	r3, r3, #31
 8006c9c:	d405      	bmi.n	8006caa <_puts_r+0x22>
 8006c9e:	89a3      	ldrh	r3, [r4, #12]
 8006ca0:	0598      	lsls	r0, r3, #22
 8006ca2:	d402      	bmi.n	8006caa <_puts_r+0x22>
 8006ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ca6:	f000 f9c0 	bl	800702a <__retarget_lock_acquire_recursive>
 8006caa:	89a3      	ldrh	r3, [r4, #12]
 8006cac:	0719      	lsls	r1, r3, #28
 8006cae:	d502      	bpl.n	8006cb6 <_puts_r+0x2e>
 8006cb0:	6923      	ldr	r3, [r4, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d135      	bne.n	8006d22 <_puts_r+0x9a>
 8006cb6:	4621      	mov	r1, r4
 8006cb8:	4628      	mov	r0, r5
 8006cba:	f000 f8e7 	bl	8006e8c <__swsetup_r>
 8006cbe:	b380      	cbz	r0, 8006d22 <_puts_r+0x9a>
 8006cc0:	f04f 35ff 	mov.w	r5, #4294967295
 8006cc4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cc6:	07da      	lsls	r2, r3, #31
 8006cc8:	d405      	bmi.n	8006cd6 <_puts_r+0x4e>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	059b      	lsls	r3, r3, #22
 8006cce:	d402      	bmi.n	8006cd6 <_puts_r+0x4e>
 8006cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cd2:	f000 f9ab 	bl	800702c <__retarget_lock_release_recursive>
 8006cd6:	4628      	mov	r0, r5
 8006cd8:	bd70      	pop	{r4, r5, r6, pc}
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	da04      	bge.n	8006ce8 <_puts_r+0x60>
 8006cde:	69a2      	ldr	r2, [r4, #24]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	dc17      	bgt.n	8006d14 <_puts_r+0x8c>
 8006ce4:	290a      	cmp	r1, #10
 8006ce6:	d015      	beq.n	8006d14 <_puts_r+0x8c>
 8006ce8:	6823      	ldr	r3, [r4, #0]
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	6022      	str	r2, [r4, #0]
 8006cee:	7019      	strb	r1, [r3, #0]
 8006cf0:	68a3      	ldr	r3, [r4, #8]
 8006cf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	60a3      	str	r3, [r4, #8]
 8006cfa:	2900      	cmp	r1, #0
 8006cfc:	d1ed      	bne.n	8006cda <_puts_r+0x52>
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	da11      	bge.n	8006d26 <_puts_r+0x9e>
 8006d02:	4622      	mov	r2, r4
 8006d04:	210a      	movs	r1, #10
 8006d06:	4628      	mov	r0, r5
 8006d08:	f000 f881 	bl	8006e0e <__swbuf_r>
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	d0d7      	beq.n	8006cc0 <_puts_r+0x38>
 8006d10:	250a      	movs	r5, #10
 8006d12:	e7d7      	b.n	8006cc4 <_puts_r+0x3c>
 8006d14:	4622      	mov	r2, r4
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 f879 	bl	8006e0e <__swbuf_r>
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	d1e7      	bne.n	8006cf0 <_puts_r+0x68>
 8006d20:	e7ce      	b.n	8006cc0 <_puts_r+0x38>
 8006d22:	3e01      	subs	r6, #1
 8006d24:	e7e4      	b.n	8006cf0 <_puts_r+0x68>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	1c5a      	adds	r2, r3, #1
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	220a      	movs	r2, #10
 8006d2e:	701a      	strb	r2, [r3, #0]
 8006d30:	e7ee      	b.n	8006d10 <_puts_r+0x88>
	...

08006d34 <puts>:
 8006d34:	4b02      	ldr	r3, [pc, #8]	@ (8006d40 <puts+0xc>)
 8006d36:	4601      	mov	r1, r0
 8006d38:	6818      	ldr	r0, [r3, #0]
 8006d3a:	f7ff bfa5 	b.w	8006c88 <_puts_r>
 8006d3e:	bf00      	nop
 8006d40:	20000030 	.word	0x20000030

08006d44 <siprintf>:
 8006d44:	b40e      	push	{r1, r2, r3}
 8006d46:	b510      	push	{r4, lr}
 8006d48:	b09d      	sub	sp, #116	@ 0x74
 8006d4a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d4c:	9002      	str	r0, [sp, #8]
 8006d4e:	9006      	str	r0, [sp, #24]
 8006d50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d54:	480a      	ldr	r0, [pc, #40]	@ (8006d80 <siprintf+0x3c>)
 8006d56:	9107      	str	r1, [sp, #28]
 8006d58:	9104      	str	r1, [sp, #16]
 8006d5a:	490a      	ldr	r1, [pc, #40]	@ (8006d84 <siprintf+0x40>)
 8006d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d60:	9105      	str	r1, [sp, #20]
 8006d62:	2400      	movs	r4, #0
 8006d64:	a902      	add	r1, sp, #8
 8006d66:	6800      	ldr	r0, [r0, #0]
 8006d68:	9301      	str	r3, [sp, #4]
 8006d6a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d6c:	f000 fac2 	bl	80072f4 <_svfiprintf_r>
 8006d70:	9b02      	ldr	r3, [sp, #8]
 8006d72:	701c      	strb	r4, [r3, #0]
 8006d74:	b01d      	add	sp, #116	@ 0x74
 8006d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d7a:	b003      	add	sp, #12
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	20000030 	.word	0x20000030
 8006d84:	ffff0208 	.word	0xffff0208

08006d88 <__sread>:
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d90:	f000 f8fc 	bl	8006f8c <_read_r>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	bfab      	itete	ge
 8006d98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d9c:	181b      	addge	r3, r3, r0
 8006d9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006da2:	bfac      	ite	ge
 8006da4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006da6:	81a3      	strhlt	r3, [r4, #12]
 8006da8:	bd10      	pop	{r4, pc}

08006daa <__swrite>:
 8006daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dae:	461f      	mov	r7, r3
 8006db0:	898b      	ldrh	r3, [r1, #12]
 8006db2:	05db      	lsls	r3, r3, #23
 8006db4:	4605      	mov	r5, r0
 8006db6:	460c      	mov	r4, r1
 8006db8:	4616      	mov	r6, r2
 8006dba:	d505      	bpl.n	8006dc8 <__swrite+0x1e>
 8006dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f000 f8d0 	bl	8006f68 <_lseek_r>
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dd2:	81a3      	strh	r3, [r4, #12]
 8006dd4:	4632      	mov	r2, r6
 8006dd6:	463b      	mov	r3, r7
 8006dd8:	4628      	mov	r0, r5
 8006dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dde:	f000 b8e7 	b.w	8006fb0 <_write_r>

08006de2 <__sseek>:
 8006de2:	b510      	push	{r4, lr}
 8006de4:	460c      	mov	r4, r1
 8006de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dea:	f000 f8bd 	bl	8006f68 <_lseek_r>
 8006dee:	1c43      	adds	r3, r0, #1
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	bf15      	itete	ne
 8006df4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006df6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006dfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006dfe:	81a3      	strheq	r3, [r4, #12]
 8006e00:	bf18      	it	ne
 8006e02:	81a3      	strhne	r3, [r4, #12]
 8006e04:	bd10      	pop	{r4, pc}

08006e06 <__sclose>:
 8006e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e0a:	f000 b89d 	b.w	8006f48 <_close_r>

08006e0e <__swbuf_r>:
 8006e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e10:	460e      	mov	r6, r1
 8006e12:	4614      	mov	r4, r2
 8006e14:	4605      	mov	r5, r0
 8006e16:	b118      	cbz	r0, 8006e20 <__swbuf_r+0x12>
 8006e18:	6a03      	ldr	r3, [r0, #32]
 8006e1a:	b90b      	cbnz	r3, 8006e20 <__swbuf_r+0x12>
 8006e1c:	f7ff feec 	bl	8006bf8 <__sinit>
 8006e20:	69a3      	ldr	r3, [r4, #24]
 8006e22:	60a3      	str	r3, [r4, #8]
 8006e24:	89a3      	ldrh	r3, [r4, #12]
 8006e26:	071a      	lsls	r2, r3, #28
 8006e28:	d501      	bpl.n	8006e2e <__swbuf_r+0x20>
 8006e2a:	6923      	ldr	r3, [r4, #16]
 8006e2c:	b943      	cbnz	r3, 8006e40 <__swbuf_r+0x32>
 8006e2e:	4621      	mov	r1, r4
 8006e30:	4628      	mov	r0, r5
 8006e32:	f000 f82b 	bl	8006e8c <__swsetup_r>
 8006e36:	b118      	cbz	r0, 8006e40 <__swbuf_r+0x32>
 8006e38:	f04f 37ff 	mov.w	r7, #4294967295
 8006e3c:	4638      	mov	r0, r7
 8006e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e40:	6823      	ldr	r3, [r4, #0]
 8006e42:	6922      	ldr	r2, [r4, #16]
 8006e44:	1a98      	subs	r0, r3, r2
 8006e46:	6963      	ldr	r3, [r4, #20]
 8006e48:	b2f6      	uxtb	r6, r6
 8006e4a:	4283      	cmp	r3, r0
 8006e4c:	4637      	mov	r7, r6
 8006e4e:	dc05      	bgt.n	8006e5c <__swbuf_r+0x4e>
 8006e50:	4621      	mov	r1, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	f000 fe9c 	bl	8007b90 <_fflush_r>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	d1ed      	bne.n	8006e38 <__swbuf_r+0x2a>
 8006e5c:	68a3      	ldr	r3, [r4, #8]
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	60a3      	str	r3, [r4, #8]
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	6022      	str	r2, [r4, #0]
 8006e68:	701e      	strb	r6, [r3, #0]
 8006e6a:	6962      	ldr	r2, [r4, #20]
 8006e6c:	1c43      	adds	r3, r0, #1
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d004      	beq.n	8006e7c <__swbuf_r+0x6e>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	07db      	lsls	r3, r3, #31
 8006e76:	d5e1      	bpl.n	8006e3c <__swbuf_r+0x2e>
 8006e78:	2e0a      	cmp	r6, #10
 8006e7a:	d1df      	bne.n	8006e3c <__swbuf_r+0x2e>
 8006e7c:	4621      	mov	r1, r4
 8006e7e:	4628      	mov	r0, r5
 8006e80:	f000 fe86 	bl	8007b90 <_fflush_r>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	d0d9      	beq.n	8006e3c <__swbuf_r+0x2e>
 8006e88:	e7d6      	b.n	8006e38 <__swbuf_r+0x2a>
	...

08006e8c <__swsetup_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4b29      	ldr	r3, [pc, #164]	@ (8006f34 <__swsetup_r+0xa8>)
 8006e90:	4605      	mov	r5, r0
 8006e92:	6818      	ldr	r0, [r3, #0]
 8006e94:	460c      	mov	r4, r1
 8006e96:	b118      	cbz	r0, 8006ea0 <__swsetup_r+0x14>
 8006e98:	6a03      	ldr	r3, [r0, #32]
 8006e9a:	b90b      	cbnz	r3, 8006ea0 <__swsetup_r+0x14>
 8006e9c:	f7ff feac 	bl	8006bf8 <__sinit>
 8006ea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea4:	0719      	lsls	r1, r3, #28
 8006ea6:	d422      	bmi.n	8006eee <__swsetup_r+0x62>
 8006ea8:	06da      	lsls	r2, r3, #27
 8006eaa:	d407      	bmi.n	8006ebc <__swsetup_r+0x30>
 8006eac:	2209      	movs	r2, #9
 8006eae:	602a      	str	r2, [r5, #0]
 8006eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb4:	81a3      	strh	r3, [r4, #12]
 8006eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eba:	e033      	b.n	8006f24 <__swsetup_r+0x98>
 8006ebc:	0758      	lsls	r0, r3, #29
 8006ebe:	d512      	bpl.n	8006ee6 <__swsetup_r+0x5a>
 8006ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ec2:	b141      	cbz	r1, 8006ed6 <__swsetup_r+0x4a>
 8006ec4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ec8:	4299      	cmp	r1, r3
 8006eca:	d002      	beq.n	8006ed2 <__swsetup_r+0x46>
 8006ecc:	4628      	mov	r0, r5
 8006ece:	f000 f8bd 	bl	800704c <_free_r>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006edc:	81a3      	strh	r3, [r4, #12]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	6063      	str	r3, [r4, #4]
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	6023      	str	r3, [r4, #0]
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	f043 0308 	orr.w	r3, r3, #8
 8006eec:	81a3      	strh	r3, [r4, #12]
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	b94b      	cbnz	r3, 8006f06 <__swsetup_r+0x7a>
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006ef8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006efc:	d003      	beq.n	8006f06 <__swsetup_r+0x7a>
 8006efe:	4621      	mov	r1, r4
 8006f00:	4628      	mov	r0, r5
 8006f02:	f000 fe93 	bl	8007c2c <__smakebuf_r>
 8006f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f0a:	f013 0201 	ands.w	r2, r3, #1
 8006f0e:	d00a      	beq.n	8006f26 <__swsetup_r+0x9a>
 8006f10:	2200      	movs	r2, #0
 8006f12:	60a2      	str	r2, [r4, #8]
 8006f14:	6962      	ldr	r2, [r4, #20]
 8006f16:	4252      	negs	r2, r2
 8006f18:	61a2      	str	r2, [r4, #24]
 8006f1a:	6922      	ldr	r2, [r4, #16]
 8006f1c:	b942      	cbnz	r2, 8006f30 <__swsetup_r+0xa4>
 8006f1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006f22:	d1c5      	bne.n	8006eb0 <__swsetup_r+0x24>
 8006f24:	bd38      	pop	{r3, r4, r5, pc}
 8006f26:	0799      	lsls	r1, r3, #30
 8006f28:	bf58      	it	pl
 8006f2a:	6962      	ldrpl	r2, [r4, #20]
 8006f2c:	60a2      	str	r2, [r4, #8]
 8006f2e:	e7f4      	b.n	8006f1a <__swsetup_r+0x8e>
 8006f30:	2000      	movs	r0, #0
 8006f32:	e7f7      	b.n	8006f24 <__swsetup_r+0x98>
 8006f34:	20000030 	.word	0x20000030

08006f38 <memset>:
 8006f38:	4402      	add	r2, r0
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d100      	bne.n	8006f42 <memset+0xa>
 8006f40:	4770      	bx	lr
 8006f42:	f803 1b01 	strb.w	r1, [r3], #1
 8006f46:	e7f9      	b.n	8006f3c <memset+0x4>

08006f48 <_close_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d06      	ldr	r5, [pc, #24]	@ (8006f64 <_close_r+0x1c>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7fa fec7 	bl	8001ce6 <_close>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d102      	bne.n	8006f62 <_close_r+0x1a>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	b103      	cbz	r3, 8006f62 <_close_r+0x1a>
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	200008bc 	.word	0x200008bc

08006f68 <_lseek_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d07      	ldr	r5, [pc, #28]	@ (8006f88 <_lseek_r+0x20>)
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	4608      	mov	r0, r1
 8006f70:	4611      	mov	r1, r2
 8006f72:	2200      	movs	r2, #0
 8006f74:	602a      	str	r2, [r5, #0]
 8006f76:	461a      	mov	r2, r3
 8006f78:	f7fa fedc 	bl	8001d34 <_lseek>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_lseek_r+0x1e>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_lseek_r+0x1e>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	200008bc 	.word	0x200008bc

08006f8c <_read_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	@ (8006fac <_read_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fa fe6a 	bl	8001c74 <_read>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_read_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_read_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200008bc 	.word	0x200008bc

08006fb0 <_write_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	@ (8006fd0 <_write_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fa fe75 	bl	8001cae <_write>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_write_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_write_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	200008bc 	.word	0x200008bc

08006fd4 <__errno>:
 8006fd4:	4b01      	ldr	r3, [pc, #4]	@ (8006fdc <__errno+0x8>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	20000030 	.word	0x20000030

08006fe0 <__libc_init_array>:
 8006fe0:	b570      	push	{r4, r5, r6, lr}
 8006fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8007018 <__libc_init_array+0x38>)
 8006fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800701c <__libc_init_array+0x3c>)
 8006fe6:	1b64      	subs	r4, r4, r5
 8006fe8:	10a4      	asrs	r4, r4, #2
 8006fea:	2600      	movs	r6, #0
 8006fec:	42a6      	cmp	r6, r4
 8006fee:	d109      	bne.n	8007004 <__libc_init_array+0x24>
 8006ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8007020 <__libc_init_array+0x40>)
 8006ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8007024 <__libc_init_array+0x44>)
 8006ff4:	f000 fed8 	bl	8007da8 <_init>
 8006ff8:	1b64      	subs	r4, r4, r5
 8006ffa:	10a4      	asrs	r4, r4, #2
 8006ffc:	2600      	movs	r6, #0
 8006ffe:	42a6      	cmp	r6, r4
 8007000:	d105      	bne.n	800700e <__libc_init_array+0x2e>
 8007002:	bd70      	pop	{r4, r5, r6, pc}
 8007004:	f855 3b04 	ldr.w	r3, [r5], #4
 8007008:	4798      	blx	r3
 800700a:	3601      	adds	r6, #1
 800700c:	e7ee      	b.n	8006fec <__libc_init_array+0xc>
 800700e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007012:	4798      	blx	r3
 8007014:	3601      	adds	r6, #1
 8007016:	e7f2      	b.n	8006ffe <__libc_init_array+0x1e>
 8007018:	08007f6c 	.word	0x08007f6c
 800701c:	08007f6c 	.word	0x08007f6c
 8007020:	08007f6c 	.word	0x08007f6c
 8007024:	08007f70 	.word	0x08007f70

08007028 <__retarget_lock_init_recursive>:
 8007028:	4770      	bx	lr

0800702a <__retarget_lock_acquire_recursive>:
 800702a:	4770      	bx	lr

0800702c <__retarget_lock_release_recursive>:
 800702c:	4770      	bx	lr

0800702e <memcpy>:
 800702e:	440a      	add	r2, r1
 8007030:	4291      	cmp	r1, r2
 8007032:	f100 33ff 	add.w	r3, r0, #4294967295
 8007036:	d100      	bne.n	800703a <memcpy+0xc>
 8007038:	4770      	bx	lr
 800703a:	b510      	push	{r4, lr}
 800703c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007044:	4291      	cmp	r1, r2
 8007046:	d1f9      	bne.n	800703c <memcpy+0xe>
 8007048:	bd10      	pop	{r4, pc}
	...

0800704c <_free_r>:
 800704c:	b538      	push	{r3, r4, r5, lr}
 800704e:	4605      	mov	r5, r0
 8007050:	2900      	cmp	r1, #0
 8007052:	d041      	beq.n	80070d8 <_free_r+0x8c>
 8007054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007058:	1f0c      	subs	r4, r1, #4
 800705a:	2b00      	cmp	r3, #0
 800705c:	bfb8      	it	lt
 800705e:	18e4      	addlt	r4, r4, r3
 8007060:	f000 f8e0 	bl	8007224 <__malloc_lock>
 8007064:	4a1d      	ldr	r2, [pc, #116]	@ (80070dc <_free_r+0x90>)
 8007066:	6813      	ldr	r3, [r2, #0]
 8007068:	b933      	cbnz	r3, 8007078 <_free_r+0x2c>
 800706a:	6063      	str	r3, [r4, #4]
 800706c:	6014      	str	r4, [r2, #0]
 800706e:	4628      	mov	r0, r5
 8007070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007074:	f000 b8dc 	b.w	8007230 <__malloc_unlock>
 8007078:	42a3      	cmp	r3, r4
 800707a:	d908      	bls.n	800708e <_free_r+0x42>
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	1821      	adds	r1, r4, r0
 8007080:	428b      	cmp	r3, r1
 8007082:	bf01      	itttt	eq
 8007084:	6819      	ldreq	r1, [r3, #0]
 8007086:	685b      	ldreq	r3, [r3, #4]
 8007088:	1809      	addeq	r1, r1, r0
 800708a:	6021      	streq	r1, [r4, #0]
 800708c:	e7ed      	b.n	800706a <_free_r+0x1e>
 800708e:	461a      	mov	r2, r3
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	b10b      	cbz	r3, 8007098 <_free_r+0x4c>
 8007094:	42a3      	cmp	r3, r4
 8007096:	d9fa      	bls.n	800708e <_free_r+0x42>
 8007098:	6811      	ldr	r1, [r2, #0]
 800709a:	1850      	adds	r0, r2, r1
 800709c:	42a0      	cmp	r0, r4
 800709e:	d10b      	bne.n	80070b8 <_free_r+0x6c>
 80070a0:	6820      	ldr	r0, [r4, #0]
 80070a2:	4401      	add	r1, r0
 80070a4:	1850      	adds	r0, r2, r1
 80070a6:	4283      	cmp	r3, r0
 80070a8:	6011      	str	r1, [r2, #0]
 80070aa:	d1e0      	bne.n	800706e <_free_r+0x22>
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	6053      	str	r3, [r2, #4]
 80070b2:	4408      	add	r0, r1
 80070b4:	6010      	str	r0, [r2, #0]
 80070b6:	e7da      	b.n	800706e <_free_r+0x22>
 80070b8:	d902      	bls.n	80070c0 <_free_r+0x74>
 80070ba:	230c      	movs	r3, #12
 80070bc:	602b      	str	r3, [r5, #0]
 80070be:	e7d6      	b.n	800706e <_free_r+0x22>
 80070c0:	6820      	ldr	r0, [r4, #0]
 80070c2:	1821      	adds	r1, r4, r0
 80070c4:	428b      	cmp	r3, r1
 80070c6:	bf04      	itt	eq
 80070c8:	6819      	ldreq	r1, [r3, #0]
 80070ca:	685b      	ldreq	r3, [r3, #4]
 80070cc:	6063      	str	r3, [r4, #4]
 80070ce:	bf04      	itt	eq
 80070d0:	1809      	addeq	r1, r1, r0
 80070d2:	6021      	streq	r1, [r4, #0]
 80070d4:	6054      	str	r4, [r2, #4]
 80070d6:	e7ca      	b.n	800706e <_free_r+0x22>
 80070d8:	bd38      	pop	{r3, r4, r5, pc}
 80070da:	bf00      	nop
 80070dc:	200008c8 	.word	0x200008c8

080070e0 <sbrk_aligned>:
 80070e0:	b570      	push	{r4, r5, r6, lr}
 80070e2:	4e0f      	ldr	r6, [pc, #60]	@ (8007120 <sbrk_aligned+0x40>)
 80070e4:	460c      	mov	r4, r1
 80070e6:	6831      	ldr	r1, [r6, #0]
 80070e8:	4605      	mov	r5, r0
 80070ea:	b911      	cbnz	r1, 80070f2 <sbrk_aligned+0x12>
 80070ec:	f000 fe16 	bl	8007d1c <_sbrk_r>
 80070f0:	6030      	str	r0, [r6, #0]
 80070f2:	4621      	mov	r1, r4
 80070f4:	4628      	mov	r0, r5
 80070f6:	f000 fe11 	bl	8007d1c <_sbrk_r>
 80070fa:	1c43      	adds	r3, r0, #1
 80070fc:	d103      	bne.n	8007106 <sbrk_aligned+0x26>
 80070fe:	f04f 34ff 	mov.w	r4, #4294967295
 8007102:	4620      	mov	r0, r4
 8007104:	bd70      	pop	{r4, r5, r6, pc}
 8007106:	1cc4      	adds	r4, r0, #3
 8007108:	f024 0403 	bic.w	r4, r4, #3
 800710c:	42a0      	cmp	r0, r4
 800710e:	d0f8      	beq.n	8007102 <sbrk_aligned+0x22>
 8007110:	1a21      	subs	r1, r4, r0
 8007112:	4628      	mov	r0, r5
 8007114:	f000 fe02 	bl	8007d1c <_sbrk_r>
 8007118:	3001      	adds	r0, #1
 800711a:	d1f2      	bne.n	8007102 <sbrk_aligned+0x22>
 800711c:	e7ef      	b.n	80070fe <sbrk_aligned+0x1e>
 800711e:	bf00      	nop
 8007120:	200008c4 	.word	0x200008c4

08007124 <_malloc_r>:
 8007124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007128:	1ccd      	adds	r5, r1, #3
 800712a:	f025 0503 	bic.w	r5, r5, #3
 800712e:	3508      	adds	r5, #8
 8007130:	2d0c      	cmp	r5, #12
 8007132:	bf38      	it	cc
 8007134:	250c      	movcc	r5, #12
 8007136:	2d00      	cmp	r5, #0
 8007138:	4606      	mov	r6, r0
 800713a:	db01      	blt.n	8007140 <_malloc_r+0x1c>
 800713c:	42a9      	cmp	r1, r5
 800713e:	d904      	bls.n	800714a <_malloc_r+0x26>
 8007140:	230c      	movs	r3, #12
 8007142:	6033      	str	r3, [r6, #0]
 8007144:	2000      	movs	r0, #0
 8007146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800714a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007220 <_malloc_r+0xfc>
 800714e:	f000 f869 	bl	8007224 <__malloc_lock>
 8007152:	f8d8 3000 	ldr.w	r3, [r8]
 8007156:	461c      	mov	r4, r3
 8007158:	bb44      	cbnz	r4, 80071ac <_malloc_r+0x88>
 800715a:	4629      	mov	r1, r5
 800715c:	4630      	mov	r0, r6
 800715e:	f7ff ffbf 	bl	80070e0 <sbrk_aligned>
 8007162:	1c43      	adds	r3, r0, #1
 8007164:	4604      	mov	r4, r0
 8007166:	d158      	bne.n	800721a <_malloc_r+0xf6>
 8007168:	f8d8 4000 	ldr.w	r4, [r8]
 800716c:	4627      	mov	r7, r4
 800716e:	2f00      	cmp	r7, #0
 8007170:	d143      	bne.n	80071fa <_malloc_r+0xd6>
 8007172:	2c00      	cmp	r4, #0
 8007174:	d04b      	beq.n	800720e <_malloc_r+0xea>
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	4639      	mov	r1, r7
 800717a:	4630      	mov	r0, r6
 800717c:	eb04 0903 	add.w	r9, r4, r3
 8007180:	f000 fdcc 	bl	8007d1c <_sbrk_r>
 8007184:	4581      	cmp	r9, r0
 8007186:	d142      	bne.n	800720e <_malloc_r+0xea>
 8007188:	6821      	ldr	r1, [r4, #0]
 800718a:	1a6d      	subs	r5, r5, r1
 800718c:	4629      	mov	r1, r5
 800718e:	4630      	mov	r0, r6
 8007190:	f7ff ffa6 	bl	80070e0 <sbrk_aligned>
 8007194:	3001      	adds	r0, #1
 8007196:	d03a      	beq.n	800720e <_malloc_r+0xea>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	442b      	add	r3, r5
 800719c:	6023      	str	r3, [r4, #0]
 800719e:	f8d8 3000 	ldr.w	r3, [r8]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	bb62      	cbnz	r2, 8007200 <_malloc_r+0xdc>
 80071a6:	f8c8 7000 	str.w	r7, [r8]
 80071aa:	e00f      	b.n	80071cc <_malloc_r+0xa8>
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	1b52      	subs	r2, r2, r5
 80071b0:	d420      	bmi.n	80071f4 <_malloc_r+0xd0>
 80071b2:	2a0b      	cmp	r2, #11
 80071b4:	d917      	bls.n	80071e6 <_malloc_r+0xc2>
 80071b6:	1961      	adds	r1, r4, r5
 80071b8:	42a3      	cmp	r3, r4
 80071ba:	6025      	str	r5, [r4, #0]
 80071bc:	bf18      	it	ne
 80071be:	6059      	strne	r1, [r3, #4]
 80071c0:	6863      	ldr	r3, [r4, #4]
 80071c2:	bf08      	it	eq
 80071c4:	f8c8 1000 	streq.w	r1, [r8]
 80071c8:	5162      	str	r2, [r4, r5]
 80071ca:	604b      	str	r3, [r1, #4]
 80071cc:	4630      	mov	r0, r6
 80071ce:	f000 f82f 	bl	8007230 <__malloc_unlock>
 80071d2:	f104 000b 	add.w	r0, r4, #11
 80071d6:	1d23      	adds	r3, r4, #4
 80071d8:	f020 0007 	bic.w	r0, r0, #7
 80071dc:	1ac2      	subs	r2, r0, r3
 80071de:	bf1c      	itt	ne
 80071e0:	1a1b      	subne	r3, r3, r0
 80071e2:	50a3      	strne	r3, [r4, r2]
 80071e4:	e7af      	b.n	8007146 <_malloc_r+0x22>
 80071e6:	6862      	ldr	r2, [r4, #4]
 80071e8:	42a3      	cmp	r3, r4
 80071ea:	bf0c      	ite	eq
 80071ec:	f8c8 2000 	streq.w	r2, [r8]
 80071f0:	605a      	strne	r2, [r3, #4]
 80071f2:	e7eb      	b.n	80071cc <_malloc_r+0xa8>
 80071f4:	4623      	mov	r3, r4
 80071f6:	6864      	ldr	r4, [r4, #4]
 80071f8:	e7ae      	b.n	8007158 <_malloc_r+0x34>
 80071fa:	463c      	mov	r4, r7
 80071fc:	687f      	ldr	r7, [r7, #4]
 80071fe:	e7b6      	b.n	800716e <_malloc_r+0x4a>
 8007200:	461a      	mov	r2, r3
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	42a3      	cmp	r3, r4
 8007206:	d1fb      	bne.n	8007200 <_malloc_r+0xdc>
 8007208:	2300      	movs	r3, #0
 800720a:	6053      	str	r3, [r2, #4]
 800720c:	e7de      	b.n	80071cc <_malloc_r+0xa8>
 800720e:	230c      	movs	r3, #12
 8007210:	6033      	str	r3, [r6, #0]
 8007212:	4630      	mov	r0, r6
 8007214:	f000 f80c 	bl	8007230 <__malloc_unlock>
 8007218:	e794      	b.n	8007144 <_malloc_r+0x20>
 800721a:	6005      	str	r5, [r0, #0]
 800721c:	e7d6      	b.n	80071cc <_malloc_r+0xa8>
 800721e:	bf00      	nop
 8007220:	200008c8 	.word	0x200008c8

08007224 <__malloc_lock>:
 8007224:	4801      	ldr	r0, [pc, #4]	@ (800722c <__malloc_lock+0x8>)
 8007226:	f7ff bf00 	b.w	800702a <__retarget_lock_acquire_recursive>
 800722a:	bf00      	nop
 800722c:	200008c0 	.word	0x200008c0

08007230 <__malloc_unlock>:
 8007230:	4801      	ldr	r0, [pc, #4]	@ (8007238 <__malloc_unlock+0x8>)
 8007232:	f7ff befb 	b.w	800702c <__retarget_lock_release_recursive>
 8007236:	bf00      	nop
 8007238:	200008c0 	.word	0x200008c0

0800723c <__ssputs_r>:
 800723c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007240:	688e      	ldr	r6, [r1, #8]
 8007242:	461f      	mov	r7, r3
 8007244:	42be      	cmp	r6, r7
 8007246:	680b      	ldr	r3, [r1, #0]
 8007248:	4682      	mov	sl, r0
 800724a:	460c      	mov	r4, r1
 800724c:	4690      	mov	r8, r2
 800724e:	d82d      	bhi.n	80072ac <__ssputs_r+0x70>
 8007250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007258:	d026      	beq.n	80072a8 <__ssputs_r+0x6c>
 800725a:	6965      	ldr	r5, [r4, #20]
 800725c:	6909      	ldr	r1, [r1, #16]
 800725e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007262:	eba3 0901 	sub.w	r9, r3, r1
 8007266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800726a:	1c7b      	adds	r3, r7, #1
 800726c:	444b      	add	r3, r9
 800726e:	106d      	asrs	r5, r5, #1
 8007270:	429d      	cmp	r5, r3
 8007272:	bf38      	it	cc
 8007274:	461d      	movcc	r5, r3
 8007276:	0553      	lsls	r3, r2, #21
 8007278:	d527      	bpl.n	80072ca <__ssputs_r+0x8e>
 800727a:	4629      	mov	r1, r5
 800727c:	f7ff ff52 	bl	8007124 <_malloc_r>
 8007280:	4606      	mov	r6, r0
 8007282:	b360      	cbz	r0, 80072de <__ssputs_r+0xa2>
 8007284:	6921      	ldr	r1, [r4, #16]
 8007286:	464a      	mov	r2, r9
 8007288:	f7ff fed1 	bl	800702e <memcpy>
 800728c:	89a3      	ldrh	r3, [r4, #12]
 800728e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007296:	81a3      	strh	r3, [r4, #12]
 8007298:	6126      	str	r6, [r4, #16]
 800729a:	6165      	str	r5, [r4, #20]
 800729c:	444e      	add	r6, r9
 800729e:	eba5 0509 	sub.w	r5, r5, r9
 80072a2:	6026      	str	r6, [r4, #0]
 80072a4:	60a5      	str	r5, [r4, #8]
 80072a6:	463e      	mov	r6, r7
 80072a8:	42be      	cmp	r6, r7
 80072aa:	d900      	bls.n	80072ae <__ssputs_r+0x72>
 80072ac:	463e      	mov	r6, r7
 80072ae:	6820      	ldr	r0, [r4, #0]
 80072b0:	4632      	mov	r2, r6
 80072b2:	4641      	mov	r1, r8
 80072b4:	f000 fcf6 	bl	8007ca4 <memmove>
 80072b8:	68a3      	ldr	r3, [r4, #8]
 80072ba:	1b9b      	subs	r3, r3, r6
 80072bc:	60a3      	str	r3, [r4, #8]
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	4433      	add	r3, r6
 80072c2:	6023      	str	r3, [r4, #0]
 80072c4:	2000      	movs	r0, #0
 80072c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ca:	462a      	mov	r2, r5
 80072cc:	f000 fd36 	bl	8007d3c <_realloc_r>
 80072d0:	4606      	mov	r6, r0
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d1e0      	bne.n	8007298 <__ssputs_r+0x5c>
 80072d6:	6921      	ldr	r1, [r4, #16]
 80072d8:	4650      	mov	r0, sl
 80072da:	f7ff feb7 	bl	800704c <_free_r>
 80072de:	230c      	movs	r3, #12
 80072e0:	f8ca 3000 	str.w	r3, [sl]
 80072e4:	89a3      	ldrh	r3, [r4, #12]
 80072e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072ea:	81a3      	strh	r3, [r4, #12]
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295
 80072f0:	e7e9      	b.n	80072c6 <__ssputs_r+0x8a>
	...

080072f4 <_svfiprintf_r>:
 80072f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f8:	4698      	mov	r8, r3
 80072fa:	898b      	ldrh	r3, [r1, #12]
 80072fc:	061b      	lsls	r3, r3, #24
 80072fe:	b09d      	sub	sp, #116	@ 0x74
 8007300:	4607      	mov	r7, r0
 8007302:	460d      	mov	r5, r1
 8007304:	4614      	mov	r4, r2
 8007306:	d510      	bpl.n	800732a <_svfiprintf_r+0x36>
 8007308:	690b      	ldr	r3, [r1, #16]
 800730a:	b973      	cbnz	r3, 800732a <_svfiprintf_r+0x36>
 800730c:	2140      	movs	r1, #64	@ 0x40
 800730e:	f7ff ff09 	bl	8007124 <_malloc_r>
 8007312:	6028      	str	r0, [r5, #0]
 8007314:	6128      	str	r0, [r5, #16]
 8007316:	b930      	cbnz	r0, 8007326 <_svfiprintf_r+0x32>
 8007318:	230c      	movs	r3, #12
 800731a:	603b      	str	r3, [r7, #0]
 800731c:	f04f 30ff 	mov.w	r0, #4294967295
 8007320:	b01d      	add	sp, #116	@ 0x74
 8007322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007326:	2340      	movs	r3, #64	@ 0x40
 8007328:	616b      	str	r3, [r5, #20]
 800732a:	2300      	movs	r3, #0
 800732c:	9309      	str	r3, [sp, #36]	@ 0x24
 800732e:	2320      	movs	r3, #32
 8007330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007334:	f8cd 800c 	str.w	r8, [sp, #12]
 8007338:	2330      	movs	r3, #48	@ 0x30
 800733a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80074d8 <_svfiprintf_r+0x1e4>
 800733e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007342:	f04f 0901 	mov.w	r9, #1
 8007346:	4623      	mov	r3, r4
 8007348:	469a      	mov	sl, r3
 800734a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800734e:	b10a      	cbz	r2, 8007354 <_svfiprintf_r+0x60>
 8007350:	2a25      	cmp	r2, #37	@ 0x25
 8007352:	d1f9      	bne.n	8007348 <_svfiprintf_r+0x54>
 8007354:	ebba 0b04 	subs.w	fp, sl, r4
 8007358:	d00b      	beq.n	8007372 <_svfiprintf_r+0x7e>
 800735a:	465b      	mov	r3, fp
 800735c:	4622      	mov	r2, r4
 800735e:	4629      	mov	r1, r5
 8007360:	4638      	mov	r0, r7
 8007362:	f7ff ff6b 	bl	800723c <__ssputs_r>
 8007366:	3001      	adds	r0, #1
 8007368:	f000 80a7 	beq.w	80074ba <_svfiprintf_r+0x1c6>
 800736c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800736e:	445a      	add	r2, fp
 8007370:	9209      	str	r2, [sp, #36]	@ 0x24
 8007372:	f89a 3000 	ldrb.w	r3, [sl]
 8007376:	2b00      	cmp	r3, #0
 8007378:	f000 809f 	beq.w	80074ba <_svfiprintf_r+0x1c6>
 800737c:	2300      	movs	r3, #0
 800737e:	f04f 32ff 	mov.w	r2, #4294967295
 8007382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007386:	f10a 0a01 	add.w	sl, sl, #1
 800738a:	9304      	str	r3, [sp, #16]
 800738c:	9307      	str	r3, [sp, #28]
 800738e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007392:	931a      	str	r3, [sp, #104]	@ 0x68
 8007394:	4654      	mov	r4, sl
 8007396:	2205      	movs	r2, #5
 8007398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800739c:	484e      	ldr	r0, [pc, #312]	@ (80074d8 <_svfiprintf_r+0x1e4>)
 800739e:	f7f8 ff2f 	bl	8000200 <memchr>
 80073a2:	9a04      	ldr	r2, [sp, #16]
 80073a4:	b9d8      	cbnz	r0, 80073de <_svfiprintf_r+0xea>
 80073a6:	06d0      	lsls	r0, r2, #27
 80073a8:	bf44      	itt	mi
 80073aa:	2320      	movmi	r3, #32
 80073ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073b0:	0711      	lsls	r1, r2, #28
 80073b2:	bf44      	itt	mi
 80073b4:	232b      	movmi	r3, #43	@ 0x2b
 80073b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80073ba:	f89a 3000 	ldrb.w	r3, [sl]
 80073be:	2b2a      	cmp	r3, #42	@ 0x2a
 80073c0:	d015      	beq.n	80073ee <_svfiprintf_r+0xfa>
 80073c2:	9a07      	ldr	r2, [sp, #28]
 80073c4:	4654      	mov	r4, sl
 80073c6:	2000      	movs	r0, #0
 80073c8:	f04f 0c0a 	mov.w	ip, #10
 80073cc:	4621      	mov	r1, r4
 80073ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073d2:	3b30      	subs	r3, #48	@ 0x30
 80073d4:	2b09      	cmp	r3, #9
 80073d6:	d94b      	bls.n	8007470 <_svfiprintf_r+0x17c>
 80073d8:	b1b0      	cbz	r0, 8007408 <_svfiprintf_r+0x114>
 80073da:	9207      	str	r2, [sp, #28]
 80073dc:	e014      	b.n	8007408 <_svfiprintf_r+0x114>
 80073de:	eba0 0308 	sub.w	r3, r0, r8
 80073e2:	fa09 f303 	lsl.w	r3, r9, r3
 80073e6:	4313      	orrs	r3, r2
 80073e8:	9304      	str	r3, [sp, #16]
 80073ea:	46a2      	mov	sl, r4
 80073ec:	e7d2      	b.n	8007394 <_svfiprintf_r+0xa0>
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	1d19      	adds	r1, r3, #4
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	9103      	str	r1, [sp, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfbb      	ittet	lt
 80073fa:	425b      	neglt	r3, r3
 80073fc:	f042 0202 	orrlt.w	r2, r2, #2
 8007400:	9307      	strge	r3, [sp, #28]
 8007402:	9307      	strlt	r3, [sp, #28]
 8007404:	bfb8      	it	lt
 8007406:	9204      	strlt	r2, [sp, #16]
 8007408:	7823      	ldrb	r3, [r4, #0]
 800740a:	2b2e      	cmp	r3, #46	@ 0x2e
 800740c:	d10a      	bne.n	8007424 <_svfiprintf_r+0x130>
 800740e:	7863      	ldrb	r3, [r4, #1]
 8007410:	2b2a      	cmp	r3, #42	@ 0x2a
 8007412:	d132      	bne.n	800747a <_svfiprintf_r+0x186>
 8007414:	9b03      	ldr	r3, [sp, #12]
 8007416:	1d1a      	adds	r2, r3, #4
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	9203      	str	r2, [sp, #12]
 800741c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007420:	3402      	adds	r4, #2
 8007422:	9305      	str	r3, [sp, #20]
 8007424:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80074e8 <_svfiprintf_r+0x1f4>
 8007428:	7821      	ldrb	r1, [r4, #0]
 800742a:	2203      	movs	r2, #3
 800742c:	4650      	mov	r0, sl
 800742e:	f7f8 fee7 	bl	8000200 <memchr>
 8007432:	b138      	cbz	r0, 8007444 <_svfiprintf_r+0x150>
 8007434:	9b04      	ldr	r3, [sp, #16]
 8007436:	eba0 000a 	sub.w	r0, r0, sl
 800743a:	2240      	movs	r2, #64	@ 0x40
 800743c:	4082      	lsls	r2, r0
 800743e:	4313      	orrs	r3, r2
 8007440:	3401      	adds	r4, #1
 8007442:	9304      	str	r3, [sp, #16]
 8007444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007448:	4824      	ldr	r0, [pc, #144]	@ (80074dc <_svfiprintf_r+0x1e8>)
 800744a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800744e:	2206      	movs	r2, #6
 8007450:	f7f8 fed6 	bl	8000200 <memchr>
 8007454:	2800      	cmp	r0, #0
 8007456:	d036      	beq.n	80074c6 <_svfiprintf_r+0x1d2>
 8007458:	4b21      	ldr	r3, [pc, #132]	@ (80074e0 <_svfiprintf_r+0x1ec>)
 800745a:	bb1b      	cbnz	r3, 80074a4 <_svfiprintf_r+0x1b0>
 800745c:	9b03      	ldr	r3, [sp, #12]
 800745e:	3307      	adds	r3, #7
 8007460:	f023 0307 	bic.w	r3, r3, #7
 8007464:	3308      	adds	r3, #8
 8007466:	9303      	str	r3, [sp, #12]
 8007468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746a:	4433      	add	r3, r6
 800746c:	9309      	str	r3, [sp, #36]	@ 0x24
 800746e:	e76a      	b.n	8007346 <_svfiprintf_r+0x52>
 8007470:	fb0c 3202 	mla	r2, ip, r2, r3
 8007474:	460c      	mov	r4, r1
 8007476:	2001      	movs	r0, #1
 8007478:	e7a8      	b.n	80073cc <_svfiprintf_r+0xd8>
 800747a:	2300      	movs	r3, #0
 800747c:	3401      	adds	r4, #1
 800747e:	9305      	str	r3, [sp, #20]
 8007480:	4619      	mov	r1, r3
 8007482:	f04f 0c0a 	mov.w	ip, #10
 8007486:	4620      	mov	r0, r4
 8007488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800748c:	3a30      	subs	r2, #48	@ 0x30
 800748e:	2a09      	cmp	r2, #9
 8007490:	d903      	bls.n	800749a <_svfiprintf_r+0x1a6>
 8007492:	2b00      	cmp	r3, #0
 8007494:	d0c6      	beq.n	8007424 <_svfiprintf_r+0x130>
 8007496:	9105      	str	r1, [sp, #20]
 8007498:	e7c4      	b.n	8007424 <_svfiprintf_r+0x130>
 800749a:	fb0c 2101 	mla	r1, ip, r1, r2
 800749e:	4604      	mov	r4, r0
 80074a0:	2301      	movs	r3, #1
 80074a2:	e7f0      	b.n	8007486 <_svfiprintf_r+0x192>
 80074a4:	ab03      	add	r3, sp, #12
 80074a6:	9300      	str	r3, [sp, #0]
 80074a8:	462a      	mov	r2, r5
 80074aa:	4b0e      	ldr	r3, [pc, #56]	@ (80074e4 <_svfiprintf_r+0x1f0>)
 80074ac:	a904      	add	r1, sp, #16
 80074ae:	4638      	mov	r0, r7
 80074b0:	f3af 8000 	nop.w
 80074b4:	1c42      	adds	r2, r0, #1
 80074b6:	4606      	mov	r6, r0
 80074b8:	d1d6      	bne.n	8007468 <_svfiprintf_r+0x174>
 80074ba:	89ab      	ldrh	r3, [r5, #12]
 80074bc:	065b      	lsls	r3, r3, #25
 80074be:	f53f af2d 	bmi.w	800731c <_svfiprintf_r+0x28>
 80074c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80074c4:	e72c      	b.n	8007320 <_svfiprintf_r+0x2c>
 80074c6:	ab03      	add	r3, sp, #12
 80074c8:	9300      	str	r3, [sp, #0]
 80074ca:	462a      	mov	r2, r5
 80074cc:	4b05      	ldr	r3, [pc, #20]	@ (80074e4 <_svfiprintf_r+0x1f0>)
 80074ce:	a904      	add	r1, sp, #16
 80074d0:	4638      	mov	r0, r7
 80074d2:	f000 f9bb 	bl	800784c <_printf_i>
 80074d6:	e7ed      	b.n	80074b4 <_svfiprintf_r+0x1c0>
 80074d8:	08007f30 	.word	0x08007f30
 80074dc:	08007f3a 	.word	0x08007f3a
 80074e0:	00000000 	.word	0x00000000
 80074e4:	0800723d 	.word	0x0800723d
 80074e8:	08007f36 	.word	0x08007f36

080074ec <__sfputc_r>:
 80074ec:	6893      	ldr	r3, [r2, #8]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	b410      	push	{r4}
 80074f4:	6093      	str	r3, [r2, #8]
 80074f6:	da08      	bge.n	800750a <__sfputc_r+0x1e>
 80074f8:	6994      	ldr	r4, [r2, #24]
 80074fa:	42a3      	cmp	r3, r4
 80074fc:	db01      	blt.n	8007502 <__sfputc_r+0x16>
 80074fe:	290a      	cmp	r1, #10
 8007500:	d103      	bne.n	800750a <__sfputc_r+0x1e>
 8007502:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007506:	f7ff bc82 	b.w	8006e0e <__swbuf_r>
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	1c58      	adds	r0, r3, #1
 800750e:	6010      	str	r0, [r2, #0]
 8007510:	7019      	strb	r1, [r3, #0]
 8007512:	4608      	mov	r0, r1
 8007514:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007518:	4770      	bx	lr

0800751a <__sfputs_r>:
 800751a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751c:	4606      	mov	r6, r0
 800751e:	460f      	mov	r7, r1
 8007520:	4614      	mov	r4, r2
 8007522:	18d5      	adds	r5, r2, r3
 8007524:	42ac      	cmp	r4, r5
 8007526:	d101      	bne.n	800752c <__sfputs_r+0x12>
 8007528:	2000      	movs	r0, #0
 800752a:	e007      	b.n	800753c <__sfputs_r+0x22>
 800752c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007530:	463a      	mov	r2, r7
 8007532:	4630      	mov	r0, r6
 8007534:	f7ff ffda 	bl	80074ec <__sfputc_r>
 8007538:	1c43      	adds	r3, r0, #1
 800753a:	d1f3      	bne.n	8007524 <__sfputs_r+0xa>
 800753c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007540 <_vfiprintf_r>:
 8007540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007544:	460d      	mov	r5, r1
 8007546:	b09d      	sub	sp, #116	@ 0x74
 8007548:	4614      	mov	r4, r2
 800754a:	4698      	mov	r8, r3
 800754c:	4606      	mov	r6, r0
 800754e:	b118      	cbz	r0, 8007558 <_vfiprintf_r+0x18>
 8007550:	6a03      	ldr	r3, [r0, #32]
 8007552:	b90b      	cbnz	r3, 8007558 <_vfiprintf_r+0x18>
 8007554:	f7ff fb50 	bl	8006bf8 <__sinit>
 8007558:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800755a:	07d9      	lsls	r1, r3, #31
 800755c:	d405      	bmi.n	800756a <_vfiprintf_r+0x2a>
 800755e:	89ab      	ldrh	r3, [r5, #12]
 8007560:	059a      	lsls	r2, r3, #22
 8007562:	d402      	bmi.n	800756a <_vfiprintf_r+0x2a>
 8007564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007566:	f7ff fd60 	bl	800702a <__retarget_lock_acquire_recursive>
 800756a:	89ab      	ldrh	r3, [r5, #12]
 800756c:	071b      	lsls	r3, r3, #28
 800756e:	d501      	bpl.n	8007574 <_vfiprintf_r+0x34>
 8007570:	692b      	ldr	r3, [r5, #16]
 8007572:	b99b      	cbnz	r3, 800759c <_vfiprintf_r+0x5c>
 8007574:	4629      	mov	r1, r5
 8007576:	4630      	mov	r0, r6
 8007578:	f7ff fc88 	bl	8006e8c <__swsetup_r>
 800757c:	b170      	cbz	r0, 800759c <_vfiprintf_r+0x5c>
 800757e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007580:	07dc      	lsls	r4, r3, #31
 8007582:	d504      	bpl.n	800758e <_vfiprintf_r+0x4e>
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	b01d      	add	sp, #116	@ 0x74
 800758a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800758e:	89ab      	ldrh	r3, [r5, #12]
 8007590:	0598      	lsls	r0, r3, #22
 8007592:	d4f7      	bmi.n	8007584 <_vfiprintf_r+0x44>
 8007594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007596:	f7ff fd49 	bl	800702c <__retarget_lock_release_recursive>
 800759a:	e7f3      	b.n	8007584 <_vfiprintf_r+0x44>
 800759c:	2300      	movs	r3, #0
 800759e:	9309      	str	r3, [sp, #36]	@ 0x24
 80075a0:	2320      	movs	r3, #32
 80075a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80075aa:	2330      	movs	r3, #48	@ 0x30
 80075ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800775c <_vfiprintf_r+0x21c>
 80075b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075b4:	f04f 0901 	mov.w	r9, #1
 80075b8:	4623      	mov	r3, r4
 80075ba:	469a      	mov	sl, r3
 80075bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075c0:	b10a      	cbz	r2, 80075c6 <_vfiprintf_r+0x86>
 80075c2:	2a25      	cmp	r2, #37	@ 0x25
 80075c4:	d1f9      	bne.n	80075ba <_vfiprintf_r+0x7a>
 80075c6:	ebba 0b04 	subs.w	fp, sl, r4
 80075ca:	d00b      	beq.n	80075e4 <_vfiprintf_r+0xa4>
 80075cc:	465b      	mov	r3, fp
 80075ce:	4622      	mov	r2, r4
 80075d0:	4629      	mov	r1, r5
 80075d2:	4630      	mov	r0, r6
 80075d4:	f7ff ffa1 	bl	800751a <__sfputs_r>
 80075d8:	3001      	adds	r0, #1
 80075da:	f000 80a7 	beq.w	800772c <_vfiprintf_r+0x1ec>
 80075de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075e0:	445a      	add	r2, fp
 80075e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80075e4:	f89a 3000 	ldrb.w	r3, [sl]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 809f 	beq.w	800772c <_vfiprintf_r+0x1ec>
 80075ee:	2300      	movs	r3, #0
 80075f0:	f04f 32ff 	mov.w	r2, #4294967295
 80075f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075f8:	f10a 0a01 	add.w	sl, sl, #1
 80075fc:	9304      	str	r3, [sp, #16]
 80075fe:	9307      	str	r3, [sp, #28]
 8007600:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007604:	931a      	str	r3, [sp, #104]	@ 0x68
 8007606:	4654      	mov	r4, sl
 8007608:	2205      	movs	r2, #5
 800760a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760e:	4853      	ldr	r0, [pc, #332]	@ (800775c <_vfiprintf_r+0x21c>)
 8007610:	f7f8 fdf6 	bl	8000200 <memchr>
 8007614:	9a04      	ldr	r2, [sp, #16]
 8007616:	b9d8      	cbnz	r0, 8007650 <_vfiprintf_r+0x110>
 8007618:	06d1      	lsls	r1, r2, #27
 800761a:	bf44      	itt	mi
 800761c:	2320      	movmi	r3, #32
 800761e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007622:	0713      	lsls	r3, r2, #28
 8007624:	bf44      	itt	mi
 8007626:	232b      	movmi	r3, #43	@ 0x2b
 8007628:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800762c:	f89a 3000 	ldrb.w	r3, [sl]
 8007630:	2b2a      	cmp	r3, #42	@ 0x2a
 8007632:	d015      	beq.n	8007660 <_vfiprintf_r+0x120>
 8007634:	9a07      	ldr	r2, [sp, #28]
 8007636:	4654      	mov	r4, sl
 8007638:	2000      	movs	r0, #0
 800763a:	f04f 0c0a 	mov.w	ip, #10
 800763e:	4621      	mov	r1, r4
 8007640:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007644:	3b30      	subs	r3, #48	@ 0x30
 8007646:	2b09      	cmp	r3, #9
 8007648:	d94b      	bls.n	80076e2 <_vfiprintf_r+0x1a2>
 800764a:	b1b0      	cbz	r0, 800767a <_vfiprintf_r+0x13a>
 800764c:	9207      	str	r2, [sp, #28]
 800764e:	e014      	b.n	800767a <_vfiprintf_r+0x13a>
 8007650:	eba0 0308 	sub.w	r3, r0, r8
 8007654:	fa09 f303 	lsl.w	r3, r9, r3
 8007658:	4313      	orrs	r3, r2
 800765a:	9304      	str	r3, [sp, #16]
 800765c:	46a2      	mov	sl, r4
 800765e:	e7d2      	b.n	8007606 <_vfiprintf_r+0xc6>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	1d19      	adds	r1, r3, #4
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	9103      	str	r1, [sp, #12]
 8007668:	2b00      	cmp	r3, #0
 800766a:	bfbb      	ittet	lt
 800766c:	425b      	neglt	r3, r3
 800766e:	f042 0202 	orrlt.w	r2, r2, #2
 8007672:	9307      	strge	r3, [sp, #28]
 8007674:	9307      	strlt	r3, [sp, #28]
 8007676:	bfb8      	it	lt
 8007678:	9204      	strlt	r2, [sp, #16]
 800767a:	7823      	ldrb	r3, [r4, #0]
 800767c:	2b2e      	cmp	r3, #46	@ 0x2e
 800767e:	d10a      	bne.n	8007696 <_vfiprintf_r+0x156>
 8007680:	7863      	ldrb	r3, [r4, #1]
 8007682:	2b2a      	cmp	r3, #42	@ 0x2a
 8007684:	d132      	bne.n	80076ec <_vfiprintf_r+0x1ac>
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	1d1a      	adds	r2, r3, #4
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	9203      	str	r2, [sp, #12]
 800768e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007692:	3402      	adds	r4, #2
 8007694:	9305      	str	r3, [sp, #20]
 8007696:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800776c <_vfiprintf_r+0x22c>
 800769a:	7821      	ldrb	r1, [r4, #0]
 800769c:	2203      	movs	r2, #3
 800769e:	4650      	mov	r0, sl
 80076a0:	f7f8 fdae 	bl	8000200 <memchr>
 80076a4:	b138      	cbz	r0, 80076b6 <_vfiprintf_r+0x176>
 80076a6:	9b04      	ldr	r3, [sp, #16]
 80076a8:	eba0 000a 	sub.w	r0, r0, sl
 80076ac:	2240      	movs	r2, #64	@ 0x40
 80076ae:	4082      	lsls	r2, r0
 80076b0:	4313      	orrs	r3, r2
 80076b2:	3401      	adds	r4, #1
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ba:	4829      	ldr	r0, [pc, #164]	@ (8007760 <_vfiprintf_r+0x220>)
 80076bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076c0:	2206      	movs	r2, #6
 80076c2:	f7f8 fd9d 	bl	8000200 <memchr>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	d03f      	beq.n	800774a <_vfiprintf_r+0x20a>
 80076ca:	4b26      	ldr	r3, [pc, #152]	@ (8007764 <_vfiprintf_r+0x224>)
 80076cc:	bb1b      	cbnz	r3, 8007716 <_vfiprintf_r+0x1d6>
 80076ce:	9b03      	ldr	r3, [sp, #12]
 80076d0:	3307      	adds	r3, #7
 80076d2:	f023 0307 	bic.w	r3, r3, #7
 80076d6:	3308      	adds	r3, #8
 80076d8:	9303      	str	r3, [sp, #12]
 80076da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076dc:	443b      	add	r3, r7
 80076de:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e0:	e76a      	b.n	80075b8 <_vfiprintf_r+0x78>
 80076e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80076e6:	460c      	mov	r4, r1
 80076e8:	2001      	movs	r0, #1
 80076ea:	e7a8      	b.n	800763e <_vfiprintf_r+0xfe>
 80076ec:	2300      	movs	r3, #0
 80076ee:	3401      	adds	r4, #1
 80076f0:	9305      	str	r3, [sp, #20]
 80076f2:	4619      	mov	r1, r3
 80076f4:	f04f 0c0a 	mov.w	ip, #10
 80076f8:	4620      	mov	r0, r4
 80076fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076fe:	3a30      	subs	r2, #48	@ 0x30
 8007700:	2a09      	cmp	r2, #9
 8007702:	d903      	bls.n	800770c <_vfiprintf_r+0x1cc>
 8007704:	2b00      	cmp	r3, #0
 8007706:	d0c6      	beq.n	8007696 <_vfiprintf_r+0x156>
 8007708:	9105      	str	r1, [sp, #20]
 800770a:	e7c4      	b.n	8007696 <_vfiprintf_r+0x156>
 800770c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007710:	4604      	mov	r4, r0
 8007712:	2301      	movs	r3, #1
 8007714:	e7f0      	b.n	80076f8 <_vfiprintf_r+0x1b8>
 8007716:	ab03      	add	r3, sp, #12
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	462a      	mov	r2, r5
 800771c:	4b12      	ldr	r3, [pc, #72]	@ (8007768 <_vfiprintf_r+0x228>)
 800771e:	a904      	add	r1, sp, #16
 8007720:	4630      	mov	r0, r6
 8007722:	f3af 8000 	nop.w
 8007726:	4607      	mov	r7, r0
 8007728:	1c78      	adds	r0, r7, #1
 800772a:	d1d6      	bne.n	80076da <_vfiprintf_r+0x19a>
 800772c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800772e:	07d9      	lsls	r1, r3, #31
 8007730:	d405      	bmi.n	800773e <_vfiprintf_r+0x1fe>
 8007732:	89ab      	ldrh	r3, [r5, #12]
 8007734:	059a      	lsls	r2, r3, #22
 8007736:	d402      	bmi.n	800773e <_vfiprintf_r+0x1fe>
 8007738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800773a:	f7ff fc77 	bl	800702c <__retarget_lock_release_recursive>
 800773e:	89ab      	ldrh	r3, [r5, #12]
 8007740:	065b      	lsls	r3, r3, #25
 8007742:	f53f af1f 	bmi.w	8007584 <_vfiprintf_r+0x44>
 8007746:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007748:	e71e      	b.n	8007588 <_vfiprintf_r+0x48>
 800774a:	ab03      	add	r3, sp, #12
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	462a      	mov	r2, r5
 8007750:	4b05      	ldr	r3, [pc, #20]	@ (8007768 <_vfiprintf_r+0x228>)
 8007752:	a904      	add	r1, sp, #16
 8007754:	4630      	mov	r0, r6
 8007756:	f000 f879 	bl	800784c <_printf_i>
 800775a:	e7e4      	b.n	8007726 <_vfiprintf_r+0x1e6>
 800775c:	08007f30 	.word	0x08007f30
 8007760:	08007f3a 	.word	0x08007f3a
 8007764:	00000000 	.word	0x00000000
 8007768:	0800751b 	.word	0x0800751b
 800776c:	08007f36 	.word	0x08007f36

08007770 <_printf_common>:
 8007770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007774:	4616      	mov	r6, r2
 8007776:	4698      	mov	r8, r3
 8007778:	688a      	ldr	r2, [r1, #8]
 800777a:	690b      	ldr	r3, [r1, #16]
 800777c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007780:	4293      	cmp	r3, r2
 8007782:	bfb8      	it	lt
 8007784:	4613      	movlt	r3, r2
 8007786:	6033      	str	r3, [r6, #0]
 8007788:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800778c:	4607      	mov	r7, r0
 800778e:	460c      	mov	r4, r1
 8007790:	b10a      	cbz	r2, 8007796 <_printf_common+0x26>
 8007792:	3301      	adds	r3, #1
 8007794:	6033      	str	r3, [r6, #0]
 8007796:	6823      	ldr	r3, [r4, #0]
 8007798:	0699      	lsls	r1, r3, #26
 800779a:	bf42      	ittt	mi
 800779c:	6833      	ldrmi	r3, [r6, #0]
 800779e:	3302      	addmi	r3, #2
 80077a0:	6033      	strmi	r3, [r6, #0]
 80077a2:	6825      	ldr	r5, [r4, #0]
 80077a4:	f015 0506 	ands.w	r5, r5, #6
 80077a8:	d106      	bne.n	80077b8 <_printf_common+0x48>
 80077aa:	f104 0a19 	add.w	sl, r4, #25
 80077ae:	68e3      	ldr	r3, [r4, #12]
 80077b0:	6832      	ldr	r2, [r6, #0]
 80077b2:	1a9b      	subs	r3, r3, r2
 80077b4:	42ab      	cmp	r3, r5
 80077b6:	dc26      	bgt.n	8007806 <_printf_common+0x96>
 80077b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077bc:	6822      	ldr	r2, [r4, #0]
 80077be:	3b00      	subs	r3, #0
 80077c0:	bf18      	it	ne
 80077c2:	2301      	movne	r3, #1
 80077c4:	0692      	lsls	r2, r2, #26
 80077c6:	d42b      	bmi.n	8007820 <_printf_common+0xb0>
 80077c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077cc:	4641      	mov	r1, r8
 80077ce:	4638      	mov	r0, r7
 80077d0:	47c8      	blx	r9
 80077d2:	3001      	adds	r0, #1
 80077d4:	d01e      	beq.n	8007814 <_printf_common+0xa4>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	6922      	ldr	r2, [r4, #16]
 80077da:	f003 0306 	and.w	r3, r3, #6
 80077de:	2b04      	cmp	r3, #4
 80077e0:	bf02      	ittt	eq
 80077e2:	68e5      	ldreq	r5, [r4, #12]
 80077e4:	6833      	ldreq	r3, [r6, #0]
 80077e6:	1aed      	subeq	r5, r5, r3
 80077e8:	68a3      	ldr	r3, [r4, #8]
 80077ea:	bf0c      	ite	eq
 80077ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077f0:	2500      	movne	r5, #0
 80077f2:	4293      	cmp	r3, r2
 80077f4:	bfc4      	itt	gt
 80077f6:	1a9b      	subgt	r3, r3, r2
 80077f8:	18ed      	addgt	r5, r5, r3
 80077fa:	2600      	movs	r6, #0
 80077fc:	341a      	adds	r4, #26
 80077fe:	42b5      	cmp	r5, r6
 8007800:	d11a      	bne.n	8007838 <_printf_common+0xc8>
 8007802:	2000      	movs	r0, #0
 8007804:	e008      	b.n	8007818 <_printf_common+0xa8>
 8007806:	2301      	movs	r3, #1
 8007808:	4652      	mov	r2, sl
 800780a:	4641      	mov	r1, r8
 800780c:	4638      	mov	r0, r7
 800780e:	47c8      	blx	r9
 8007810:	3001      	adds	r0, #1
 8007812:	d103      	bne.n	800781c <_printf_common+0xac>
 8007814:	f04f 30ff 	mov.w	r0, #4294967295
 8007818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800781c:	3501      	adds	r5, #1
 800781e:	e7c6      	b.n	80077ae <_printf_common+0x3e>
 8007820:	18e1      	adds	r1, r4, r3
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	2030      	movs	r0, #48	@ 0x30
 8007826:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800782a:	4422      	add	r2, r4
 800782c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007830:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007834:	3302      	adds	r3, #2
 8007836:	e7c7      	b.n	80077c8 <_printf_common+0x58>
 8007838:	2301      	movs	r3, #1
 800783a:	4622      	mov	r2, r4
 800783c:	4641      	mov	r1, r8
 800783e:	4638      	mov	r0, r7
 8007840:	47c8      	blx	r9
 8007842:	3001      	adds	r0, #1
 8007844:	d0e6      	beq.n	8007814 <_printf_common+0xa4>
 8007846:	3601      	adds	r6, #1
 8007848:	e7d9      	b.n	80077fe <_printf_common+0x8e>
	...

0800784c <_printf_i>:
 800784c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007850:	7e0f      	ldrb	r7, [r1, #24]
 8007852:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007854:	2f78      	cmp	r7, #120	@ 0x78
 8007856:	4691      	mov	r9, r2
 8007858:	4680      	mov	r8, r0
 800785a:	460c      	mov	r4, r1
 800785c:	469a      	mov	sl, r3
 800785e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007862:	d807      	bhi.n	8007874 <_printf_i+0x28>
 8007864:	2f62      	cmp	r7, #98	@ 0x62
 8007866:	d80a      	bhi.n	800787e <_printf_i+0x32>
 8007868:	2f00      	cmp	r7, #0
 800786a:	f000 80d1 	beq.w	8007a10 <_printf_i+0x1c4>
 800786e:	2f58      	cmp	r7, #88	@ 0x58
 8007870:	f000 80b8 	beq.w	80079e4 <_printf_i+0x198>
 8007874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007878:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800787c:	e03a      	b.n	80078f4 <_printf_i+0xa8>
 800787e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007882:	2b15      	cmp	r3, #21
 8007884:	d8f6      	bhi.n	8007874 <_printf_i+0x28>
 8007886:	a101      	add	r1, pc, #4	@ (adr r1, 800788c <_printf_i+0x40>)
 8007888:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800788c:	080078e5 	.word	0x080078e5
 8007890:	080078f9 	.word	0x080078f9
 8007894:	08007875 	.word	0x08007875
 8007898:	08007875 	.word	0x08007875
 800789c:	08007875 	.word	0x08007875
 80078a0:	08007875 	.word	0x08007875
 80078a4:	080078f9 	.word	0x080078f9
 80078a8:	08007875 	.word	0x08007875
 80078ac:	08007875 	.word	0x08007875
 80078b0:	08007875 	.word	0x08007875
 80078b4:	08007875 	.word	0x08007875
 80078b8:	080079f7 	.word	0x080079f7
 80078bc:	08007923 	.word	0x08007923
 80078c0:	080079b1 	.word	0x080079b1
 80078c4:	08007875 	.word	0x08007875
 80078c8:	08007875 	.word	0x08007875
 80078cc:	08007a19 	.word	0x08007a19
 80078d0:	08007875 	.word	0x08007875
 80078d4:	08007923 	.word	0x08007923
 80078d8:	08007875 	.word	0x08007875
 80078dc:	08007875 	.word	0x08007875
 80078e0:	080079b9 	.word	0x080079b9
 80078e4:	6833      	ldr	r3, [r6, #0]
 80078e6:	1d1a      	adds	r2, r3, #4
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6032      	str	r2, [r6, #0]
 80078ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078f4:	2301      	movs	r3, #1
 80078f6:	e09c      	b.n	8007a32 <_printf_i+0x1e6>
 80078f8:	6833      	ldr	r3, [r6, #0]
 80078fa:	6820      	ldr	r0, [r4, #0]
 80078fc:	1d19      	adds	r1, r3, #4
 80078fe:	6031      	str	r1, [r6, #0]
 8007900:	0606      	lsls	r6, r0, #24
 8007902:	d501      	bpl.n	8007908 <_printf_i+0xbc>
 8007904:	681d      	ldr	r5, [r3, #0]
 8007906:	e003      	b.n	8007910 <_printf_i+0xc4>
 8007908:	0645      	lsls	r5, r0, #25
 800790a:	d5fb      	bpl.n	8007904 <_printf_i+0xb8>
 800790c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007910:	2d00      	cmp	r5, #0
 8007912:	da03      	bge.n	800791c <_printf_i+0xd0>
 8007914:	232d      	movs	r3, #45	@ 0x2d
 8007916:	426d      	negs	r5, r5
 8007918:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800791c:	4858      	ldr	r0, [pc, #352]	@ (8007a80 <_printf_i+0x234>)
 800791e:	230a      	movs	r3, #10
 8007920:	e011      	b.n	8007946 <_printf_i+0xfa>
 8007922:	6821      	ldr	r1, [r4, #0]
 8007924:	6833      	ldr	r3, [r6, #0]
 8007926:	0608      	lsls	r0, r1, #24
 8007928:	f853 5b04 	ldr.w	r5, [r3], #4
 800792c:	d402      	bmi.n	8007934 <_printf_i+0xe8>
 800792e:	0649      	lsls	r1, r1, #25
 8007930:	bf48      	it	mi
 8007932:	b2ad      	uxthmi	r5, r5
 8007934:	2f6f      	cmp	r7, #111	@ 0x6f
 8007936:	4852      	ldr	r0, [pc, #328]	@ (8007a80 <_printf_i+0x234>)
 8007938:	6033      	str	r3, [r6, #0]
 800793a:	bf14      	ite	ne
 800793c:	230a      	movne	r3, #10
 800793e:	2308      	moveq	r3, #8
 8007940:	2100      	movs	r1, #0
 8007942:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007946:	6866      	ldr	r6, [r4, #4]
 8007948:	60a6      	str	r6, [r4, #8]
 800794a:	2e00      	cmp	r6, #0
 800794c:	db05      	blt.n	800795a <_printf_i+0x10e>
 800794e:	6821      	ldr	r1, [r4, #0]
 8007950:	432e      	orrs	r6, r5
 8007952:	f021 0104 	bic.w	r1, r1, #4
 8007956:	6021      	str	r1, [r4, #0]
 8007958:	d04b      	beq.n	80079f2 <_printf_i+0x1a6>
 800795a:	4616      	mov	r6, r2
 800795c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007960:	fb03 5711 	mls	r7, r3, r1, r5
 8007964:	5dc7      	ldrb	r7, [r0, r7]
 8007966:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800796a:	462f      	mov	r7, r5
 800796c:	42bb      	cmp	r3, r7
 800796e:	460d      	mov	r5, r1
 8007970:	d9f4      	bls.n	800795c <_printf_i+0x110>
 8007972:	2b08      	cmp	r3, #8
 8007974:	d10b      	bne.n	800798e <_printf_i+0x142>
 8007976:	6823      	ldr	r3, [r4, #0]
 8007978:	07df      	lsls	r7, r3, #31
 800797a:	d508      	bpl.n	800798e <_printf_i+0x142>
 800797c:	6923      	ldr	r3, [r4, #16]
 800797e:	6861      	ldr	r1, [r4, #4]
 8007980:	4299      	cmp	r1, r3
 8007982:	bfde      	ittt	le
 8007984:	2330      	movle	r3, #48	@ 0x30
 8007986:	f806 3c01 	strble.w	r3, [r6, #-1]
 800798a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800798e:	1b92      	subs	r2, r2, r6
 8007990:	6122      	str	r2, [r4, #16]
 8007992:	f8cd a000 	str.w	sl, [sp]
 8007996:	464b      	mov	r3, r9
 8007998:	aa03      	add	r2, sp, #12
 800799a:	4621      	mov	r1, r4
 800799c:	4640      	mov	r0, r8
 800799e:	f7ff fee7 	bl	8007770 <_printf_common>
 80079a2:	3001      	adds	r0, #1
 80079a4:	d14a      	bne.n	8007a3c <_printf_i+0x1f0>
 80079a6:	f04f 30ff 	mov.w	r0, #4294967295
 80079aa:	b004      	add	sp, #16
 80079ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	f043 0320 	orr.w	r3, r3, #32
 80079b6:	6023      	str	r3, [r4, #0]
 80079b8:	4832      	ldr	r0, [pc, #200]	@ (8007a84 <_printf_i+0x238>)
 80079ba:	2778      	movs	r7, #120	@ 0x78
 80079bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	6831      	ldr	r1, [r6, #0]
 80079c4:	061f      	lsls	r7, r3, #24
 80079c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80079ca:	d402      	bmi.n	80079d2 <_printf_i+0x186>
 80079cc:	065f      	lsls	r7, r3, #25
 80079ce:	bf48      	it	mi
 80079d0:	b2ad      	uxthmi	r5, r5
 80079d2:	6031      	str	r1, [r6, #0]
 80079d4:	07d9      	lsls	r1, r3, #31
 80079d6:	bf44      	itt	mi
 80079d8:	f043 0320 	orrmi.w	r3, r3, #32
 80079dc:	6023      	strmi	r3, [r4, #0]
 80079de:	b11d      	cbz	r5, 80079e8 <_printf_i+0x19c>
 80079e0:	2310      	movs	r3, #16
 80079e2:	e7ad      	b.n	8007940 <_printf_i+0xf4>
 80079e4:	4826      	ldr	r0, [pc, #152]	@ (8007a80 <_printf_i+0x234>)
 80079e6:	e7e9      	b.n	80079bc <_printf_i+0x170>
 80079e8:	6823      	ldr	r3, [r4, #0]
 80079ea:	f023 0320 	bic.w	r3, r3, #32
 80079ee:	6023      	str	r3, [r4, #0]
 80079f0:	e7f6      	b.n	80079e0 <_printf_i+0x194>
 80079f2:	4616      	mov	r6, r2
 80079f4:	e7bd      	b.n	8007972 <_printf_i+0x126>
 80079f6:	6833      	ldr	r3, [r6, #0]
 80079f8:	6825      	ldr	r5, [r4, #0]
 80079fa:	6961      	ldr	r1, [r4, #20]
 80079fc:	1d18      	adds	r0, r3, #4
 80079fe:	6030      	str	r0, [r6, #0]
 8007a00:	062e      	lsls	r6, r5, #24
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	d501      	bpl.n	8007a0a <_printf_i+0x1be>
 8007a06:	6019      	str	r1, [r3, #0]
 8007a08:	e002      	b.n	8007a10 <_printf_i+0x1c4>
 8007a0a:	0668      	lsls	r0, r5, #25
 8007a0c:	d5fb      	bpl.n	8007a06 <_printf_i+0x1ba>
 8007a0e:	8019      	strh	r1, [r3, #0]
 8007a10:	2300      	movs	r3, #0
 8007a12:	6123      	str	r3, [r4, #16]
 8007a14:	4616      	mov	r6, r2
 8007a16:	e7bc      	b.n	8007992 <_printf_i+0x146>
 8007a18:	6833      	ldr	r3, [r6, #0]
 8007a1a:	1d1a      	adds	r2, r3, #4
 8007a1c:	6032      	str	r2, [r6, #0]
 8007a1e:	681e      	ldr	r6, [r3, #0]
 8007a20:	6862      	ldr	r2, [r4, #4]
 8007a22:	2100      	movs	r1, #0
 8007a24:	4630      	mov	r0, r6
 8007a26:	f7f8 fbeb 	bl	8000200 <memchr>
 8007a2a:	b108      	cbz	r0, 8007a30 <_printf_i+0x1e4>
 8007a2c:	1b80      	subs	r0, r0, r6
 8007a2e:	6060      	str	r0, [r4, #4]
 8007a30:	6863      	ldr	r3, [r4, #4]
 8007a32:	6123      	str	r3, [r4, #16]
 8007a34:	2300      	movs	r3, #0
 8007a36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a3a:	e7aa      	b.n	8007992 <_printf_i+0x146>
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	4632      	mov	r2, r6
 8007a40:	4649      	mov	r1, r9
 8007a42:	4640      	mov	r0, r8
 8007a44:	47d0      	blx	sl
 8007a46:	3001      	adds	r0, #1
 8007a48:	d0ad      	beq.n	80079a6 <_printf_i+0x15a>
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	079b      	lsls	r3, r3, #30
 8007a4e:	d413      	bmi.n	8007a78 <_printf_i+0x22c>
 8007a50:	68e0      	ldr	r0, [r4, #12]
 8007a52:	9b03      	ldr	r3, [sp, #12]
 8007a54:	4298      	cmp	r0, r3
 8007a56:	bfb8      	it	lt
 8007a58:	4618      	movlt	r0, r3
 8007a5a:	e7a6      	b.n	80079aa <_printf_i+0x15e>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	4632      	mov	r2, r6
 8007a60:	4649      	mov	r1, r9
 8007a62:	4640      	mov	r0, r8
 8007a64:	47d0      	blx	sl
 8007a66:	3001      	adds	r0, #1
 8007a68:	d09d      	beq.n	80079a6 <_printf_i+0x15a>
 8007a6a:	3501      	adds	r5, #1
 8007a6c:	68e3      	ldr	r3, [r4, #12]
 8007a6e:	9903      	ldr	r1, [sp, #12]
 8007a70:	1a5b      	subs	r3, r3, r1
 8007a72:	42ab      	cmp	r3, r5
 8007a74:	dcf2      	bgt.n	8007a5c <_printf_i+0x210>
 8007a76:	e7eb      	b.n	8007a50 <_printf_i+0x204>
 8007a78:	2500      	movs	r5, #0
 8007a7a:	f104 0619 	add.w	r6, r4, #25
 8007a7e:	e7f5      	b.n	8007a6c <_printf_i+0x220>
 8007a80:	08007f41 	.word	0x08007f41
 8007a84:	08007f52 	.word	0x08007f52

08007a88 <__sflush_r>:
 8007a88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a90:	0716      	lsls	r6, r2, #28
 8007a92:	4605      	mov	r5, r0
 8007a94:	460c      	mov	r4, r1
 8007a96:	d454      	bmi.n	8007b42 <__sflush_r+0xba>
 8007a98:	684b      	ldr	r3, [r1, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	dc02      	bgt.n	8007aa4 <__sflush_r+0x1c>
 8007a9e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	dd48      	ble.n	8007b36 <__sflush_r+0xae>
 8007aa4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007aa6:	2e00      	cmp	r6, #0
 8007aa8:	d045      	beq.n	8007b36 <__sflush_r+0xae>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ab0:	682f      	ldr	r7, [r5, #0]
 8007ab2:	6a21      	ldr	r1, [r4, #32]
 8007ab4:	602b      	str	r3, [r5, #0]
 8007ab6:	d030      	beq.n	8007b1a <__sflush_r+0x92>
 8007ab8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007aba:	89a3      	ldrh	r3, [r4, #12]
 8007abc:	0759      	lsls	r1, r3, #29
 8007abe:	d505      	bpl.n	8007acc <__sflush_r+0x44>
 8007ac0:	6863      	ldr	r3, [r4, #4]
 8007ac2:	1ad2      	subs	r2, r2, r3
 8007ac4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007ac6:	b10b      	cbz	r3, 8007acc <__sflush_r+0x44>
 8007ac8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007aca:	1ad2      	subs	r2, r2, r3
 8007acc:	2300      	movs	r3, #0
 8007ace:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ad0:	6a21      	ldr	r1, [r4, #32]
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	47b0      	blx	r6
 8007ad6:	1c43      	adds	r3, r0, #1
 8007ad8:	89a3      	ldrh	r3, [r4, #12]
 8007ada:	d106      	bne.n	8007aea <__sflush_r+0x62>
 8007adc:	6829      	ldr	r1, [r5, #0]
 8007ade:	291d      	cmp	r1, #29
 8007ae0:	d82b      	bhi.n	8007b3a <__sflush_r+0xb2>
 8007ae2:	4a2a      	ldr	r2, [pc, #168]	@ (8007b8c <__sflush_r+0x104>)
 8007ae4:	40ca      	lsrs	r2, r1
 8007ae6:	07d6      	lsls	r6, r2, #31
 8007ae8:	d527      	bpl.n	8007b3a <__sflush_r+0xb2>
 8007aea:	2200      	movs	r2, #0
 8007aec:	6062      	str	r2, [r4, #4]
 8007aee:	04d9      	lsls	r1, r3, #19
 8007af0:	6922      	ldr	r2, [r4, #16]
 8007af2:	6022      	str	r2, [r4, #0]
 8007af4:	d504      	bpl.n	8007b00 <__sflush_r+0x78>
 8007af6:	1c42      	adds	r2, r0, #1
 8007af8:	d101      	bne.n	8007afe <__sflush_r+0x76>
 8007afa:	682b      	ldr	r3, [r5, #0]
 8007afc:	b903      	cbnz	r3, 8007b00 <__sflush_r+0x78>
 8007afe:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b02:	602f      	str	r7, [r5, #0]
 8007b04:	b1b9      	cbz	r1, 8007b36 <__sflush_r+0xae>
 8007b06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b0a:	4299      	cmp	r1, r3
 8007b0c:	d002      	beq.n	8007b14 <__sflush_r+0x8c>
 8007b0e:	4628      	mov	r0, r5
 8007b10:	f7ff fa9c 	bl	800704c <_free_r>
 8007b14:	2300      	movs	r3, #0
 8007b16:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b18:	e00d      	b.n	8007b36 <__sflush_r+0xae>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b0      	blx	r6
 8007b20:	4602      	mov	r2, r0
 8007b22:	1c50      	adds	r0, r2, #1
 8007b24:	d1c9      	bne.n	8007aba <__sflush_r+0x32>
 8007b26:	682b      	ldr	r3, [r5, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d0c6      	beq.n	8007aba <__sflush_r+0x32>
 8007b2c:	2b1d      	cmp	r3, #29
 8007b2e:	d001      	beq.n	8007b34 <__sflush_r+0xac>
 8007b30:	2b16      	cmp	r3, #22
 8007b32:	d11e      	bne.n	8007b72 <__sflush_r+0xea>
 8007b34:	602f      	str	r7, [r5, #0]
 8007b36:	2000      	movs	r0, #0
 8007b38:	e022      	b.n	8007b80 <__sflush_r+0xf8>
 8007b3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b3e:	b21b      	sxth	r3, r3
 8007b40:	e01b      	b.n	8007b7a <__sflush_r+0xf2>
 8007b42:	690f      	ldr	r7, [r1, #16]
 8007b44:	2f00      	cmp	r7, #0
 8007b46:	d0f6      	beq.n	8007b36 <__sflush_r+0xae>
 8007b48:	0793      	lsls	r3, r2, #30
 8007b4a:	680e      	ldr	r6, [r1, #0]
 8007b4c:	bf08      	it	eq
 8007b4e:	694b      	ldreq	r3, [r1, #20]
 8007b50:	600f      	str	r7, [r1, #0]
 8007b52:	bf18      	it	ne
 8007b54:	2300      	movne	r3, #0
 8007b56:	eba6 0807 	sub.w	r8, r6, r7
 8007b5a:	608b      	str	r3, [r1, #8]
 8007b5c:	f1b8 0f00 	cmp.w	r8, #0
 8007b60:	dde9      	ble.n	8007b36 <__sflush_r+0xae>
 8007b62:	6a21      	ldr	r1, [r4, #32]
 8007b64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b66:	4643      	mov	r3, r8
 8007b68:	463a      	mov	r2, r7
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	47b0      	blx	r6
 8007b6e:	2800      	cmp	r0, #0
 8007b70:	dc08      	bgt.n	8007b84 <__sflush_r+0xfc>
 8007b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b7a:	81a3      	strh	r3, [r4, #12]
 8007b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b84:	4407      	add	r7, r0
 8007b86:	eba8 0800 	sub.w	r8, r8, r0
 8007b8a:	e7e7      	b.n	8007b5c <__sflush_r+0xd4>
 8007b8c:	20400001 	.word	0x20400001

08007b90 <_fflush_r>:
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	690b      	ldr	r3, [r1, #16]
 8007b94:	4605      	mov	r5, r0
 8007b96:	460c      	mov	r4, r1
 8007b98:	b913      	cbnz	r3, 8007ba0 <_fflush_r+0x10>
 8007b9a:	2500      	movs	r5, #0
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ba0:	b118      	cbz	r0, 8007baa <_fflush_r+0x1a>
 8007ba2:	6a03      	ldr	r3, [r0, #32]
 8007ba4:	b90b      	cbnz	r3, 8007baa <_fflush_r+0x1a>
 8007ba6:	f7ff f827 	bl	8006bf8 <__sinit>
 8007baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0f3      	beq.n	8007b9a <_fflush_r+0xa>
 8007bb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007bb4:	07d0      	lsls	r0, r2, #31
 8007bb6:	d404      	bmi.n	8007bc2 <_fflush_r+0x32>
 8007bb8:	0599      	lsls	r1, r3, #22
 8007bba:	d402      	bmi.n	8007bc2 <_fflush_r+0x32>
 8007bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bbe:	f7ff fa34 	bl	800702a <__retarget_lock_acquire_recursive>
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	f7ff ff5f 	bl	8007a88 <__sflush_r>
 8007bca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bcc:	07da      	lsls	r2, r3, #31
 8007bce:	4605      	mov	r5, r0
 8007bd0:	d4e4      	bmi.n	8007b9c <_fflush_r+0xc>
 8007bd2:	89a3      	ldrh	r3, [r4, #12]
 8007bd4:	059b      	lsls	r3, r3, #22
 8007bd6:	d4e1      	bmi.n	8007b9c <_fflush_r+0xc>
 8007bd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bda:	f7ff fa27 	bl	800702c <__retarget_lock_release_recursive>
 8007bde:	e7dd      	b.n	8007b9c <_fflush_r+0xc>

08007be0 <__swhatbuf_r>:
 8007be0:	b570      	push	{r4, r5, r6, lr}
 8007be2:	460c      	mov	r4, r1
 8007be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be8:	2900      	cmp	r1, #0
 8007bea:	b096      	sub	sp, #88	@ 0x58
 8007bec:	4615      	mov	r5, r2
 8007bee:	461e      	mov	r6, r3
 8007bf0:	da0d      	bge.n	8007c0e <__swhatbuf_r+0x2e>
 8007bf2:	89a3      	ldrh	r3, [r4, #12]
 8007bf4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bf8:	f04f 0100 	mov.w	r1, #0
 8007bfc:	bf14      	ite	ne
 8007bfe:	2340      	movne	r3, #64	@ 0x40
 8007c00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007c04:	2000      	movs	r0, #0
 8007c06:	6031      	str	r1, [r6, #0]
 8007c08:	602b      	str	r3, [r5, #0]
 8007c0a:	b016      	add	sp, #88	@ 0x58
 8007c0c:	bd70      	pop	{r4, r5, r6, pc}
 8007c0e:	466a      	mov	r2, sp
 8007c10:	f000 f862 	bl	8007cd8 <_fstat_r>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	dbec      	blt.n	8007bf2 <__swhatbuf_r+0x12>
 8007c18:	9901      	ldr	r1, [sp, #4]
 8007c1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007c1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007c22:	4259      	negs	r1, r3
 8007c24:	4159      	adcs	r1, r3
 8007c26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c2a:	e7eb      	b.n	8007c04 <__swhatbuf_r+0x24>

08007c2c <__smakebuf_r>:
 8007c2c:	898b      	ldrh	r3, [r1, #12]
 8007c2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c30:	079d      	lsls	r5, r3, #30
 8007c32:	4606      	mov	r6, r0
 8007c34:	460c      	mov	r4, r1
 8007c36:	d507      	bpl.n	8007c48 <__smakebuf_r+0x1c>
 8007c38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c3c:	6023      	str	r3, [r4, #0]
 8007c3e:	6123      	str	r3, [r4, #16]
 8007c40:	2301      	movs	r3, #1
 8007c42:	6163      	str	r3, [r4, #20]
 8007c44:	b003      	add	sp, #12
 8007c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c48:	ab01      	add	r3, sp, #4
 8007c4a:	466a      	mov	r2, sp
 8007c4c:	f7ff ffc8 	bl	8007be0 <__swhatbuf_r>
 8007c50:	9f00      	ldr	r7, [sp, #0]
 8007c52:	4605      	mov	r5, r0
 8007c54:	4639      	mov	r1, r7
 8007c56:	4630      	mov	r0, r6
 8007c58:	f7ff fa64 	bl	8007124 <_malloc_r>
 8007c5c:	b948      	cbnz	r0, 8007c72 <__smakebuf_r+0x46>
 8007c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c62:	059a      	lsls	r2, r3, #22
 8007c64:	d4ee      	bmi.n	8007c44 <__smakebuf_r+0x18>
 8007c66:	f023 0303 	bic.w	r3, r3, #3
 8007c6a:	f043 0302 	orr.w	r3, r3, #2
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	e7e2      	b.n	8007c38 <__smakebuf_r+0xc>
 8007c72:	89a3      	ldrh	r3, [r4, #12]
 8007c74:	6020      	str	r0, [r4, #0]
 8007c76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7a:	81a3      	strh	r3, [r4, #12]
 8007c7c:	9b01      	ldr	r3, [sp, #4]
 8007c7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c82:	b15b      	cbz	r3, 8007c9c <__smakebuf_r+0x70>
 8007c84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c88:	4630      	mov	r0, r6
 8007c8a:	f000 f837 	bl	8007cfc <_isatty_r>
 8007c8e:	b128      	cbz	r0, 8007c9c <__smakebuf_r+0x70>
 8007c90:	89a3      	ldrh	r3, [r4, #12]
 8007c92:	f023 0303 	bic.w	r3, r3, #3
 8007c96:	f043 0301 	orr.w	r3, r3, #1
 8007c9a:	81a3      	strh	r3, [r4, #12]
 8007c9c:	89a3      	ldrh	r3, [r4, #12]
 8007c9e:	431d      	orrs	r5, r3
 8007ca0:	81a5      	strh	r5, [r4, #12]
 8007ca2:	e7cf      	b.n	8007c44 <__smakebuf_r+0x18>

08007ca4 <memmove>:
 8007ca4:	4288      	cmp	r0, r1
 8007ca6:	b510      	push	{r4, lr}
 8007ca8:	eb01 0402 	add.w	r4, r1, r2
 8007cac:	d902      	bls.n	8007cb4 <memmove+0x10>
 8007cae:	4284      	cmp	r4, r0
 8007cb0:	4623      	mov	r3, r4
 8007cb2:	d807      	bhi.n	8007cc4 <memmove+0x20>
 8007cb4:	1e43      	subs	r3, r0, #1
 8007cb6:	42a1      	cmp	r1, r4
 8007cb8:	d008      	beq.n	8007ccc <memmove+0x28>
 8007cba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cc2:	e7f8      	b.n	8007cb6 <memmove+0x12>
 8007cc4:	4402      	add	r2, r0
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	428a      	cmp	r2, r1
 8007cca:	d100      	bne.n	8007cce <memmove+0x2a>
 8007ccc:	bd10      	pop	{r4, pc}
 8007cce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cd6:	e7f7      	b.n	8007cc8 <memmove+0x24>

08007cd8 <_fstat_r>:
 8007cd8:	b538      	push	{r3, r4, r5, lr}
 8007cda:	4d07      	ldr	r5, [pc, #28]	@ (8007cf8 <_fstat_r+0x20>)
 8007cdc:	2300      	movs	r3, #0
 8007cde:	4604      	mov	r4, r0
 8007ce0:	4608      	mov	r0, r1
 8007ce2:	4611      	mov	r1, r2
 8007ce4:	602b      	str	r3, [r5, #0]
 8007ce6:	f7fa f80a 	bl	8001cfe <_fstat>
 8007cea:	1c43      	adds	r3, r0, #1
 8007cec:	d102      	bne.n	8007cf4 <_fstat_r+0x1c>
 8007cee:	682b      	ldr	r3, [r5, #0]
 8007cf0:	b103      	cbz	r3, 8007cf4 <_fstat_r+0x1c>
 8007cf2:	6023      	str	r3, [r4, #0]
 8007cf4:	bd38      	pop	{r3, r4, r5, pc}
 8007cf6:	bf00      	nop
 8007cf8:	200008bc 	.word	0x200008bc

08007cfc <_isatty_r>:
 8007cfc:	b538      	push	{r3, r4, r5, lr}
 8007cfe:	4d06      	ldr	r5, [pc, #24]	@ (8007d18 <_isatty_r+0x1c>)
 8007d00:	2300      	movs	r3, #0
 8007d02:	4604      	mov	r4, r0
 8007d04:	4608      	mov	r0, r1
 8007d06:	602b      	str	r3, [r5, #0]
 8007d08:	f7fa f809 	bl	8001d1e <_isatty>
 8007d0c:	1c43      	adds	r3, r0, #1
 8007d0e:	d102      	bne.n	8007d16 <_isatty_r+0x1a>
 8007d10:	682b      	ldr	r3, [r5, #0]
 8007d12:	b103      	cbz	r3, 8007d16 <_isatty_r+0x1a>
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	bd38      	pop	{r3, r4, r5, pc}
 8007d18:	200008bc 	.word	0x200008bc

08007d1c <_sbrk_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	4d06      	ldr	r5, [pc, #24]	@ (8007d38 <_sbrk_r+0x1c>)
 8007d20:	2300      	movs	r3, #0
 8007d22:	4604      	mov	r4, r0
 8007d24:	4608      	mov	r0, r1
 8007d26:	602b      	str	r3, [r5, #0]
 8007d28:	f7fa f812 	bl	8001d50 <_sbrk>
 8007d2c:	1c43      	adds	r3, r0, #1
 8007d2e:	d102      	bne.n	8007d36 <_sbrk_r+0x1a>
 8007d30:	682b      	ldr	r3, [r5, #0]
 8007d32:	b103      	cbz	r3, 8007d36 <_sbrk_r+0x1a>
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	bd38      	pop	{r3, r4, r5, pc}
 8007d38:	200008bc 	.word	0x200008bc

08007d3c <_realloc_r>:
 8007d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d40:	4607      	mov	r7, r0
 8007d42:	4614      	mov	r4, r2
 8007d44:	460d      	mov	r5, r1
 8007d46:	b921      	cbnz	r1, 8007d52 <_realloc_r+0x16>
 8007d48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4c:	4611      	mov	r1, r2
 8007d4e:	f7ff b9e9 	b.w	8007124 <_malloc_r>
 8007d52:	b92a      	cbnz	r2, 8007d60 <_realloc_r+0x24>
 8007d54:	f7ff f97a 	bl	800704c <_free_r>
 8007d58:	4625      	mov	r5, r4
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	f000 f81a 	bl	8007d98 <_malloc_usable_size_r>
 8007d64:	4284      	cmp	r4, r0
 8007d66:	4606      	mov	r6, r0
 8007d68:	d802      	bhi.n	8007d70 <_realloc_r+0x34>
 8007d6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d6e:	d8f4      	bhi.n	8007d5a <_realloc_r+0x1e>
 8007d70:	4621      	mov	r1, r4
 8007d72:	4638      	mov	r0, r7
 8007d74:	f7ff f9d6 	bl	8007124 <_malloc_r>
 8007d78:	4680      	mov	r8, r0
 8007d7a:	b908      	cbnz	r0, 8007d80 <_realloc_r+0x44>
 8007d7c:	4645      	mov	r5, r8
 8007d7e:	e7ec      	b.n	8007d5a <_realloc_r+0x1e>
 8007d80:	42b4      	cmp	r4, r6
 8007d82:	4622      	mov	r2, r4
 8007d84:	4629      	mov	r1, r5
 8007d86:	bf28      	it	cs
 8007d88:	4632      	movcs	r2, r6
 8007d8a:	f7ff f950 	bl	800702e <memcpy>
 8007d8e:	4629      	mov	r1, r5
 8007d90:	4638      	mov	r0, r7
 8007d92:	f7ff f95b 	bl	800704c <_free_r>
 8007d96:	e7f1      	b.n	8007d7c <_realloc_r+0x40>

08007d98 <_malloc_usable_size_r>:
 8007d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d9c:	1f18      	subs	r0, r3, #4
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	bfbc      	itt	lt
 8007da2:	580b      	ldrlt	r3, [r1, r0]
 8007da4:	18c0      	addlt	r0, r0, r3
 8007da6:	4770      	bx	lr

08007da8 <_init>:
 8007da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007daa:	bf00      	nop
 8007dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dae:	bc08      	pop	{r3}
 8007db0:	469e      	mov	lr, r3
 8007db2:	4770      	bx	lr

08007db4 <_fini>:
 8007db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db6:	bf00      	nop
 8007db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dba:	bc08      	pop	{r3}
 8007dbc:	469e      	mov	lr, r3
 8007dbe:	4770      	bx	lr
