/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_video_enc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:58a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:02:46 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_video_enc.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:58a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_H__
#define BCHP_VIDEO_ENC_H__

/***************************************************************************
 *VIDEO_ENC - Top-Level Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_Revision_ID               0x00182000 /* Video Encoder Revision ID */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM           0x00182004 /* Soft Reset Register for primary VEC cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC            0x00182008 /* Soft Reset Register for secondary VEC cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT           0x0018200c /* Soft Reset Register for tertiary VEC cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI            0x00182010 /* Soft Reset Register for DVI VEC cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656         0x00182014 /* Soft Reset Register for DVI VEC cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC           0x00182018 /* Soft Reset Register for decimator, test pattern generator and other cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI       0x0018201c /* Soft Reset Register for primary VBI cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI        0x00182020 /* Soft Reset Register for secondary VBI cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI       0x00182024 /* Soft Reset Register for tertiary VBI cores */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI      0x00182028 /* Soft Reset Register for Ancilary VBI cores */
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL              0x0018202c /* Video Encoder Primary Channel source select */
#define BCHP_VIDEO_ENC_SEC_SRC_SEL               0x00182030 /* Video Encoder Seconndary Channel source select */
#define BCHP_VIDEO_ENC_TERT_SRC_SEL              0x00182034 /* Video Encoder Tertiary Channel source select */
#define BCHP_VIDEO_ENC_DVI_SRC_SEL               0x00182038 /* Video Encoder DVI Channel source select */
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL            0x0018203c /* Video Encoder ITU656 Channel source select */
#define BCHP_VIDEO_ENC_FIFO_STATUS               0x00182040 /* Fifo Status */
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL             0x00182044 /* Input source select register for decimator */
#define BCHP_VIDEO_ENC_TP_Control                0x00182048 /* Testport Control */
#define BCHP_VIDEO_ENC_Ram_Test_Control          0x0018204c /* RAM test Control */

/***************************************************************************
 *Revision_ID - Video Encoder Revision ID
 ***************************************************************************/
/* VIDEO_ENC :: Revision_ID :: reserved0 [31:16] */
#define BCHP_VIDEO_ENC_Revision_ID_reserved0_MASK                  0xffff0000
#define BCHP_VIDEO_ENC_Revision_ID_reserved0_SHIFT                 16

/* VIDEO_ENC :: Revision_ID :: REVISION_ID [15:00] */
#define BCHP_VIDEO_ENC_Revision_ID_REVISION_ID_MASK                0x0000ffff
#define BCHP_VIDEO_ENC_Revision_ID_REVISION_ID_SHIFT               0

/***************************************************************************
 *SOFT_RESET_PRIM - Soft Reset Register for primary VEC cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_PRIM :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_reserved0_MASK              0xfffffff0
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_reserved0_SHIFT             4

/* VIDEO_ENC :: SOFT_RESET_PRIM :: PRIM_SM_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_SM_RESET_MASK          0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_SM_RESET_SHIFT         3

/* VIDEO_ENC :: SOFT_RESET_PRIM :: PRIM_VF_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_VF_RESET_MASK          0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_VF_RESET_SHIFT         2

/* VIDEO_ENC :: SOFT_RESET_PRIM :: PRIM_CSC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_CSC_RESET_MASK         0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_CSC_RESET_SHIFT        1

/* VIDEO_ENC :: SOFT_RESET_PRIM :: PRIM_IT_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_IT_RESET_MASK          0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_PRIM_IT_RESET_SHIFT         0

/***************************************************************************
 *SOFT_RESET_SEC - Soft Reset Register for secondary VEC cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_SEC :: reserved0 [31:07] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_reserved0_MASK               0xffffff80
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_reserved0_SHIFT              7

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_CO_SRC_RESET [06:06] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_SRC_RESET_MASK        0x00000040
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_SRC_RESET_SHIFT       6

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_CO_VF_RESET [05:05] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_VF_RESET_MASK         0x00000020
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_VF_RESET_SHIFT        5

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_CO_CSC_RESET [04:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_CSC_RESET_MASK        0x00000010
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CO_CSC_RESET_SHIFT       4

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_SM_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_SM_RESET_MASK            0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_SM_RESET_SHIFT           3

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_VF_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_VF_RESET_MASK            0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_VF_RESET_SHIFT           2

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_CSC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CSC_RESET_MASK           0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_CSC_RESET_SHIFT          1

/* VIDEO_ENC :: SOFT_RESET_SEC :: SEC_IT_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_IT_RESET_MASK            0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_SEC_IT_RESET_SHIFT           0

/***************************************************************************
 *SOFT_RESET_TERT - Soft Reset Register for tertiary VEC cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_TERT :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_reserved0_MASK              0xfffffff0
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_reserved0_SHIFT             4

/* VIDEO_ENC :: SOFT_RESET_TERT :: TERT_SM_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_SM_RESET_MASK          0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_SM_RESET_SHIFT         3

/* VIDEO_ENC :: SOFT_RESET_TERT :: TERT_VF_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_VF_RESET_MASK          0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_VF_RESET_SHIFT         2

/* VIDEO_ENC :: SOFT_RESET_TERT :: TERT_CSC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_CSC_RESET_MASK         0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_CSC_RESET_SHIFT        1

/* VIDEO_ENC :: SOFT_RESET_TERT :: TERT_IT_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_IT_RESET_MASK          0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_TERT_IT_RESET_SHIFT         0

/***************************************************************************
 *SOFT_RESET_DVI - Soft Reset Register for DVI VEC cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_DVI :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_reserved0_MASK               0xfffffff8
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_reserved0_SHIFT              3

/* VIDEO_ENC :: SOFT_RESET_DVI :: DVI_DVF_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_DVF_RESET_MASK           0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_DVF_RESET_SHIFT          2

/* VIDEO_ENC :: SOFT_RESET_DVI :: DVI_CSC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_CSC_RESET_MASK           0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_CSC_RESET_SHIFT          1

/* VIDEO_ENC :: SOFT_RESET_DVI :: DVI_DTG_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_DTG_RESET_MASK           0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_DVI_DVI_DTG_RESET_SHIFT          0

/***************************************************************************
 *SOFT_RESET_ITU656 - Soft Reset Register for DVI VEC cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_ITU656 :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_reserved0_MASK            0xfffffff0
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_reserved0_SHIFT           4

/* VIDEO_ENC :: SOFT_RESET_ITU656 :: ITU656_FORMATTER_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_FORMATTER_RESET_MASK 0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_FORMATTER_RESET_SHIFT 3

/* VIDEO_ENC :: SOFT_RESET_ITU656 :: ITU656_DVF_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_DVF_RESET_MASK     0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_DVF_RESET_SHIFT    2

/* VIDEO_ENC :: SOFT_RESET_ITU656 :: ITU656_CSC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_CSC_RESET_MASK     0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_CSC_RESET_SHIFT    1

/* VIDEO_ENC :: SOFT_RESET_ITU656 :: ITU656_DTG_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_DTG_RESET_MASK     0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_ITU656_ITU656_DTG_RESET_SHIFT    0

/***************************************************************************
 *SOFT_RESET_MISC - Soft Reset Register for decimator, test pattern generator and other cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_MISC :: reserved0 [31:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_reserved0_MASK              0xfffffff0
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_reserved0_SHIFT             4

/* VIDEO_ENC :: SOFT_RESET_MISC :: DECIM_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_DECIM_RESET_MASK            0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_DECIM_RESET_SHIFT           3

/* VIDEO_ENC :: SOFT_RESET_MISC :: TPG_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_TPG_RESET_MASK              0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_TPG_RESET_SHIFT             2

/* VIDEO_ENC :: SOFT_RESET_MISC :: MISC_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_MISC_RESET_MASK             0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_MISC_RESET_SHIFT            1

/* VIDEO_ENC :: SOFT_RESET_MISC :: DTRAM_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_DTRAM_RESET_MASK            0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_MISC_DTRAM_RESET_SHIFT           0

/***************************************************************************
 *SOFT_RESET_PRIM_VBI - Soft Reset Register for primary VBI cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: reserved0 [31:08] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_reserved0_MASK          0xffffff00
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_reserved0_SHIFT         8

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_PASSTHROUGH_RESET [07:07] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_PASSTHROUGH_RESET_MASK 0x00000080
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_PASSTHROUGH_RESET_SHIFT 7

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_SCTE_RESET [06:06] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_SCTE_RESET_MASK 0x00000040
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_SCTE_RESET_SHIFT 6

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_AMOL_RESET [05:05] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_AMOL_RESET_MASK 0x00000020
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_AMOL_RESET_SHIFT 5

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_CGMSAE_RESET [04:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_CGMSAE_RESET_MASK 0x00000010
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_CGMSAE_RESET_SHIFT 4

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_GS_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_GS_RESET_MASK  0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_GS_RESET_SHIFT 3

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_WSS_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_WSS_RESET_MASK 0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_WSS_RESET_SHIFT 2

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_TTX_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_TTX_RESET_MASK 0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_TTX_RESET_SHIFT 1

/* VIDEO_ENC :: SOFT_RESET_PRIM_VBI :: PRIM_VBI_CC_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_CC_RESET_MASK  0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_PRIM_VBI_PRIM_VBI_CC_RESET_SHIFT 0

/***************************************************************************
 *SOFT_RESET_SEC_VBI - Soft Reset Register for secondary VBI cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: reserved0 [31:08] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_reserved0_MASK           0xffffff00
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_reserved0_SHIFT          8

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_PASSTHROUGH_RESET [07:07] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_PASSTHROUGH_RESET_MASK 0x00000080
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_PASSTHROUGH_RESET_SHIFT 7

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_SCTE_RESET [06:06] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_SCTE_RESET_MASK  0x00000040
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_SCTE_RESET_SHIFT 6

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_AMOL_RESET [05:05] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_AMOL_RESET_MASK  0x00000020
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_AMOL_RESET_SHIFT 5

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_CGMSAE_RESET [04:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_CGMSAE_RESET_MASK 0x00000010
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_CGMSAE_RESET_SHIFT 4

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_GS_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_GS_RESET_MASK    0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_GS_RESET_SHIFT   3

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_WSS_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_WSS_RESET_MASK   0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_WSS_RESET_SHIFT  2

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_TTX_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_TTX_RESET_MASK   0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_TTX_RESET_SHIFT  1

/* VIDEO_ENC :: SOFT_RESET_SEC_VBI :: SEC_VBI_CC_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_CC_RESET_MASK    0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_SEC_VBI_SEC_VBI_CC_RESET_SHIFT   0

/***************************************************************************
 *SOFT_RESET_TERT_VBI - Soft Reset Register for tertiary VBI cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: reserved0 [31:08] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_reserved0_MASK          0xffffff00
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_reserved0_SHIFT         8

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_PASSTHROUGH_RESET [07:07] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_PASSTHROUGH_RESET_MASK 0x00000080
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_PASSTHROUGH_RESET_SHIFT 7

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_SCTE_RESET [06:06] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_SCTE_RESET_MASK 0x00000040
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_SCTE_RESET_SHIFT 6

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_AMOL_RESET [05:05] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_AMOL_RESET_MASK 0x00000020
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_AMOL_RESET_SHIFT 5

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_CGMSAE_RESET [04:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_CGMSAE_RESET_MASK 0x00000010
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_CGMSAE_RESET_SHIFT 4

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_GS_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_GS_RESET_MASK  0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_GS_RESET_SHIFT 3

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_WSS_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_WSS_RESET_MASK 0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_WSS_RESET_SHIFT 2

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_TTX_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_TTX_RESET_MASK 0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_TTX_RESET_SHIFT 1

/* VIDEO_ENC :: SOFT_RESET_TERT_VBI :: TERT_VBI_CC_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_CC_RESET_MASK  0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_TERT_VBI_TERT_VBI_CC_RESET_SHIFT 0

/***************************************************************************
 *SOFT_RESET_ANCIL_VBI - Soft Reset Register for Ancilary VBI cores
 ***************************************************************************/
/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: reserved0 [31:07] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_reserved0_MASK         0xffffff80
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_reserved0_SHIFT        7

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_PASSTHROUGH_RESET [06:06] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_PASSTHROUGH_RESET_MASK 0x00000040
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_PASSTHROUGH_RESET_SHIFT 6

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_AMOL_RESET [05:05] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_AMOL_RESET_MASK 0x00000020
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_AMOL_RESET_SHIFT 5

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_ANCI656_RESET [04:04] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_ANCI656_RESET_MASK 0x00000010
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_ANCI656_RESET_SHIFT 4

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_GS_RESET [03:03] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_GS_RESET_MASK 0x00000008
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_GS_RESET_SHIFT 3

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_WSS_RESET [02:02] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_WSS_RESET_MASK 0x00000004
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_WSS_RESET_SHIFT 2

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_TTX_RESET [01:01] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_TTX_RESET_MASK 0x00000002
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_TTX_RESET_SHIFT 1

/* VIDEO_ENC :: SOFT_RESET_ANCIL_VBI :: ANCIL_VBI_CC_RESET [00:00] */
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_CC_RESET_MASK 0x00000001
#define BCHP_VIDEO_ENC_SOFT_RESET_ANCIL_VBI_ANCIL_VBI_CC_RESET_SHIFT 0

/***************************************************************************
 *PRIM_SRC_SEL - Video Encoder Primary Channel source select
 ***************************************************************************/
/* VIDEO_ENC :: PRIM_SRC_SEL :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_reserved0_MASK                 0xfffffff8
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_reserved0_SHIFT                3

/* VIDEO_ENC :: PRIM_SRC_SEL :: SOURCE [02:00] */
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_MASK                    0x00000007
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_SHIFT                   0
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_S0_SOURCE               0
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_S1_SOURCE               1
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_S2_SOURCE               2
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_DECIM_SOURCE            3
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_TEST_PAT_SOURCE         4
#define BCHP_VIDEO_ENC_PRIM_SRC_SEL_SOURCE_DISABLE                 5

/***************************************************************************
 *SEC_SRC_SEL - Video Encoder Seconndary Channel source select
 ***************************************************************************/
/* VIDEO_ENC :: SEC_SRC_SEL :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_reserved0_MASK                  0xfffffff8
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_reserved0_SHIFT                 3

/* VIDEO_ENC :: SEC_SRC_SEL :: SOURCE [02:00] */
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_MASK                     0x00000007
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_SHIFT                    0
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_S0_SOURCE                0
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_S1_SOURCE                1
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_S2_SOURCE                2
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_DECIM_SOURCE             3
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_TEST_PAT_SOURCE          4
#define BCHP_VIDEO_ENC_SEC_SRC_SEL_SOURCE_DISABLE                  5

/***************************************************************************
 *TERT_SRC_SEL - Video Encoder Tertiary Channel source select
 ***************************************************************************/
/* VIDEO_ENC :: TERT_SRC_SEL :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_reserved0_MASK                 0xfffffff8
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_reserved0_SHIFT                3

/* VIDEO_ENC :: TERT_SRC_SEL :: SOURCE [02:00] */
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_MASK                    0x00000007
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_SHIFT                   0
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_S0_SOURCE               0
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_S1_SOURCE               1
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_S2_SOURCE               2
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_DECIM_SOURCE            3
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_TEST_PAT_SOURCE         4
#define BCHP_VIDEO_ENC_TERT_SRC_SEL_SOURCE_DISABLE                 5

/***************************************************************************
 *DVI_SRC_SEL - Video Encoder DVI Channel source select
 ***************************************************************************/
/* VIDEO_ENC :: DVI_SRC_SEL :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_reserved0_MASK                  0xfffffff8
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_reserved0_SHIFT                 3

/* VIDEO_ENC :: DVI_SRC_SEL :: SOURCE [02:00] */
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_MASK                     0x00000007
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_SHIFT                    0
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_S0_SOURCE                0
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_S1_SOURCE                1
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_S2_SOURCE                2
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_DECIM_SOURCE             3
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_TEST_PAT_SOURCE          4
#define BCHP_VIDEO_ENC_DVI_SRC_SEL_SOURCE_DISABLE                  5

/***************************************************************************
 *ITU656_SRC_SEL - Video Encoder ITU656 Channel source select
 ***************************************************************************/
/* VIDEO_ENC :: ITU656_SRC_SEL :: reserved0 [31:03] */
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_reserved0_MASK               0xfffffff8
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_reserved0_SHIFT              3

/* VIDEO_ENC :: ITU656_SRC_SEL :: SOURCE [02:00] */
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_MASK                  0x00000007
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_SHIFT                 0
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_S0_SOURCE             0
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_S1_SOURCE             1
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_S2_SOURCE             2
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_DECIM_SOURCE          3
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_TEST_PAT_SOURCE       4
#define BCHP_VIDEO_ENC_ITU656_SRC_SEL_SOURCE_DISABLE               5

/***************************************************************************
 *FIFO_STATUS - Fifo Status
 ***************************************************************************/
/* VIDEO_ENC :: FIFO_STATUS :: reserved0 [31:10] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_reserved0_MASK                  0xfffffc00
#define BCHP_VIDEO_ENC_FIFO_STATUS_reserved0_SHIFT                 10

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_OVERFLOW_ITU656 [09:09] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_ITU656_MASK       0x00000200
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_ITU656_SHIFT      9
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_ITU656_OVERFLOW   1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_ITU656_NOT_OVERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_UNDERFLOW_ITU656 [08:08] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_ITU656_MASK      0x00000100
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_ITU656_SHIFT     8
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_ITU656_UNDERFLOW 1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_ITU656_NOT_UNDERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_OVERFLOW_DVI [07:07] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_DVI_MASK          0x00000080
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_DVI_SHIFT         7
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_DVI_OVERFLOW      1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_DVI_NOT_OVERFLOW  0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_UNDERFLOW_DVI [06:06] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_DVI_MASK         0x00000040
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_DVI_SHIFT        6
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_DVI_UNDERFLOW    1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_DVI_NOT_UNDERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_OVERFLOW_TERT [05:05] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_TERT_MASK         0x00000020
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_TERT_SHIFT        5
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_TERT_OVERFLOW     1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_TERT_NOT_OVERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_UNDERFLOW_TERT [04:04] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_TERT_MASK        0x00000010
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_TERT_SHIFT       4
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_TERT_UNDERFLOW   1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_TERT_NOT_UNDERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_OVERFLOW_SEC [03:03] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_SEC_MASK          0x00000008
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_SEC_SHIFT         3
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_SEC_OVERFLOW      1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_SEC_NOT_OVERFLOW  0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_UNDERFLOW_SEC [02:02] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_SEC_MASK         0x00000004
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_SEC_SHIFT        2
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_SEC_UNDERFLOW    1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_SEC_NOT_UNDERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_OVERFLOW_PRIM [01:01] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_PRIM_MASK         0x00000002
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_PRIM_SHIFT        1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_PRIM_OVERFLOW     1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_OVERFLOW_PRIM_NOT_OVERFLOW 0

/* VIDEO_ENC :: FIFO_STATUS :: FIFO_UNDERFLOW_PRIM [00:00] */
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_PRIM_MASK        0x00000001
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_PRIM_SHIFT       0
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_PRIM_UNDERFLOW   1
#define BCHP_VIDEO_ENC_FIFO_STATUS_FIFO_UNDERFLOW_PRIM_NOT_UNDERFLOW 0

/***************************************************************************
 *DECIM_SRC_SEL - Input source select register for decimator
 ***************************************************************************/
/* VIDEO_ENC :: DECIM_SRC_SEL :: reserved0 [31:02] */
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_reserved0_MASK                0xfffffffc
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_reserved0_SHIFT               2

/* VIDEO_ENC :: DECIM_SRC_SEL :: SOURCE [01:00] */
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_MASK                   0x00000003
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_SHIFT                  0
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_S0                     0
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_S1                     1
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_S2                     2
#define BCHP_VIDEO_ENC_DECIM_SRC_SEL_SOURCE_DISABLE                3

/***************************************************************************
 *TP_Control - Testport Control
 ***************************************************************************/
/* VIDEO_ENC :: TP_Control :: reserved0 [31:01] */
#define BCHP_VIDEO_ENC_TP_Control_reserved0_MASK                   0xfffffffe
#define BCHP_VIDEO_ENC_TP_Control_reserved0_SHIFT                  1

/* VIDEO_ENC :: TP_Control :: TP_SELECT [00:00] */
#define BCHP_VIDEO_ENC_TP_Control_TP_SELECT_MASK                   0x00000001
#define BCHP_VIDEO_ENC_TP_Control_TP_SELECT_SHIFT                  0
#define BCHP_VIDEO_ENC_TP_Control_TP_SELECT_TP_0                   0
#define BCHP_VIDEO_ENC_TP_Control_TP_SELECT_TP_1                   1

/***************************************************************************
 *Ram_Test_Control - RAM test Control
 ***************************************************************************/
/* VIDEO_ENC :: Ram_Test_Control :: reserved0 [31:28] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_reserved0_MASK             0xf0000000
#define BCHP_VIDEO_ENC_Ram_Test_Control_reserved0_SHIFT            28

/* VIDEO_ENC :: Ram_Test_Control :: TM_TERT_NRTV [27:24] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_TERT_NRTV_MASK          0x0f000000
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_TERT_NRTV_SHIFT         24

/* VIDEO_ENC :: Ram_Test_Control :: TM_SEC_NRTV [23:20] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_SEC_NRTV_MASK           0x00f00000
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_SEC_NRTV_SHIFT          20

/* VIDEO_ENC :: Ram_Test_Control :: TM_PRIM_NRTV [19:16] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_PRIM_NRTV_MASK          0x000f0000
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_PRIM_NRTV_SHIFT         16

/* VIDEO_ENC :: Ram_Test_Control :: TM_DTRAM [15:12] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_DTRAM_MASK              0x0000f000
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_DTRAM_SHIFT             12

/* VIDEO_ENC :: Ram_Test_Control :: TM_TERT_TGRAM [11:08] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_TERT_TGRAM_MASK         0x00000f00
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_TERT_TGRAM_SHIFT        8

/* VIDEO_ENC :: Ram_Test_Control :: TM_SEC_TGRAM [07:04] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_SEC_TGRAM_MASK          0x000000f0
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_SEC_TGRAM_SHIFT         4

/* VIDEO_ENC :: Ram_Test_Control :: TM_PRIM_TGRAM [03:00] */
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_PRIM_TGRAM_MASK         0x0000000f
#define BCHP_VIDEO_ENC_Ram_Test_Control_TM_PRIM_TGRAM_SHIFT        0

#endif /* #ifndef BCHP_VIDEO_ENC_H__ */

/* End of File */
