--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Sync_Reciver.twx Sync_Reciver.ncd -o Sync_Reciver.twr
Sync_Reciver.pcf

Design file:              Sync_Reciver.ncd
Physical constraint file: Sync_Reciver.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Baud_CLK    |    2.040(R)|    0.665(R)|CLK_BUFGP         |   0.000|
CLR         |    1.371(R)|    0.725(R)|CLK_BUFGP         |   0.000|
Ser_In      |    0.301(R)|    0.866(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Data<0>     |    7.420(R)|CLK_BUFGP         |   0.000|
Data<1>     |    7.293(R)|CLK_BUFGP         |   0.000|
Data<2>     |    6.740(R)|CLK_BUFGP         |   0.000|
Data<3>     |    6.715(R)|CLK_BUFGP         |   0.000|
Data<4>     |    6.933(R)|CLK_BUFGP         |   0.000|
Data<5>     |    6.742(R)|CLK_BUFGP         |   0.000|
Data<6>     |    6.922(R)|CLK_BUFGP         |   0.000|
Data<7>     |    6.942(R)|CLK_BUFGP         |   0.000|
Data_Ready  |    7.062(R)|CLK_BUFGP         |   0.000|
Parity_ERR  |    9.835(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.405|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 22 16:31:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



