

Implementation tool: Xilinx Vivado v.2020.1
Project:             HLS_RECEIVER_FIXED_ACC
Solution:            solution1
Device target:       xc7a100t-csg324-1
Report date:         Thu Mar 25 14:15:38 CET 2021

#=== Post-Implementation Resource usage ===
SLICE:          315
LUT:            849
FF:             831
DSP:              6
BRAM:             3
SRL:             81
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.925
CP achieved post-implementation:    8.360
Timing met
