{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-627,-214",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port ddr4_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port ddr4_clk_0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port ddr4_clk_1 -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port ddr4_1 -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD -left
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD -left
preplace portBus hwm_1 -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD -left
preplace inst axis_switch -pg 1 -lvl 1 -x 150 -y 180 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 470R -pinDir clk left -pinY clk 490L -pinDir port_select right -pinY port_select 490R
preplace inst channel_1 -pg 1 -lvl 2 -x 540 -y 650 -swap {0 1 2 3 4 5 6 7 23 9 10 11 12 13 14 15 16 17 18 19 20 21 22 8 24 25 39 26 27 32 29 38 33 36 35 31 30 37 34 28} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 60R -pinDir ddr4 left -pinY ddr4 100L -pinDir ddr4_clk left -pinY ddr4_clk 80L -pinDir clk left -pinY clk 180L -pinDir resetn left -pinY resetn 120L -pinBusDir inflow_q left -pinBusY inflow_q 140L -pinDir ram_reader_idle right -pinY ram_reader_idle 140R -pinDir start_ram_reader right -pinY start_ram_reader 80R -pinDir dbg_new_inflow right -pinY dbg_new_inflow 260R -pinBusDir dbg_acks_rcvd right -pinBusY dbg_acks_rcvd 160R -pinBusDir dbg_total_writes right -pinBusY dbg_total_writes 220R -pinBusDir cycles_rcvd right -pinBusY cycles_rcvd 200R -pinDir has_data right -pinY has_data 120R -pinDir inflow_done right -pinY inflow_done 100R -pinBusDir cycles_in_partial_block right -pinBusY cycles_in_partial_block 240R -pinBusDir full_blocks right -pinBusY full_blocks 180R -pinBusDir high_water_mark left -pinBusY high_water_mark 160L
preplace inst channel_0 -pg 1 -lvl 2 -x 540 -y 60 -swap {23 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 0 24 25 33 26 28 31 32 29 30 27} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 120L -pinDir AXIS_OUT right -pinY AXIS_OUT 120R -pinDir ddr4 left -pinY ddr4 20L -pinDir ddr4_clk left -pinY ddr4_clk 0L -pinDir clk left -pinY clk 200L -pinDir resetn left -pinY resetn 140L -pinBusDir inflow_q left -pinBusY inflow_q 180L -pinDir ram_reader_idle right -pinY ram_reader_idle 180R -pinDir start_ram_reader right -pinY start_ram_reader 200R -pinDir has_data right -pinY has_data 140R -pinDir inflow_done right -pinY inflow_done 160R -pinBusDir high_water_mark left -pinBusY high_water_mark 160L
preplace inst switch_ctrl -pg 1 -lvl 2 -x 540 -y 370 -swap {1 0 10 2 8 3 7 4 9 5 6} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L -pinDir inflow_q right -pinY inflow_q 160R -pinDir has_data0 right -pinY has_data0 0R -pinDir has_data1 right -pinY has_data1 120R -pinDir inflow_done0 right -pinY inflow_done0 20R -pinDir inflow_done1 right -pinY inflow_done1 100R -pinDir ram_reader_idle0 right -pinY ram_reader_idle0 40R -pinDir ram_reader_idle1 right -pinY ram_reader_idle1 140R -pinDir ram_reader_start0 right -pinY ram_reader_start0 60R -pinDir ram_reader_start1 right -pinY ram_reader_start1 80R
preplace inst system_ila_0 -pg 1 -lvl 3 -x 1040 -y 370 -swap {14 8 0 1 3 2 6 5 4 7 11 12 9 10 13} -defaultsOSRD -pinDir clk left -pinY clk 280L -pinBusDir probe0 left -pinBusY probe0 160L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 60L -pinBusDir probe4 left -pinBusY probe4 40L -pinBusDir probe5 left -pinBusY probe5 120L -pinBusDir probe6 left -pinBusY probe6 100L -pinBusDir probe7 left -pinBusY probe7 80L -pinBusDir probe8 left -pinBusY probe8 140L -pinBusDir probe9 left -pinBusY probe9 220L -pinBusDir probe10 left -pinBusY probe10 240L -pinBusDir probe11 left -pinBusY probe11 180L -pinBusDir probe12 left -pinBusY probe12 200L -pinBusDir probe13 left -pinBusY probe13 260L
preplace inst data_sink -pg 1 -lvl 5 -x 1470 -y 180 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 610L -pinDir resetn left -pinY resetn 20L
preplace inst axis_mux -pg 1 -lvl 4 -x 1260 -y 180 -defaultsOSRD -pinDir axis0 left -pinY axis0 0L -pinDir axis1 left -pinY axis1 530L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 550L
preplace netloc channel_0_high_water_mark 1 0 2 N 120 280
preplace netloc channel_0_ram_reader_idle 1 2 1 820 240n
preplace netloc channel_1_cycles_in_partial_block 1 2 1 920 630n
preplace netloc channel_1_cycles_rcvd 1 2 1 880 590n
preplace netloc channel_1_dbg_acks_rcvd 1 2 1 840 550n
preplace netloc channel_1_dbg_total_writes 1 2 1 900 610n
preplace netloc channel_1_full_blocks 1 2 1 860 570n
preplace netloc channel_1_high_water_mark 1 0 2 N 810 N
preplace netloc channel_1_ram_reader_idle 1 2 1 760 510n
preplace netloc pcie_bridge_axi_aclk 1 0 5 20 830 340 960 940 730 1140 790 N
preplace netloc resetn_1 1 0 5 NJ 100 300 310 N 310 1140 120 1380
preplace netloc start_ram_reader_0 1 2 1 740 260n
preplace netloc start_ram_reader_1 1 2 1 820 450n
preplace netloc stream_to_ram_0_done 1 2 1 880 220n
preplace netloc stream_to_ram_0_has_data 1 2 1 940 200n
preplace netloc stream_to_ram_1_done 1 2 1 800 470n
preplace netloc stream_to_ram_1_has_data 1 2 1 780 490n
preplace netloc switch_ctrl_0_inflow_q 1 1 2 320 590 740
preplace netloc axis_mux_axis_out 1 4 1 N 180
preplace netloc axis_switch_axis_out0 1 1 1 N 180
preplace netloc axis_switch_axis_out1 1 1 1 N 650
preplace netloc channel_0_AXIS_OUT 1 2 2 NJ 180 N
preplace netloc channel_1_AXIS_OUT 1 2 2 N 710 NJ
preplace netloc data_gen_axis 1 0 1 NJ 180
preplace netloc channel_0_ddr4 1 0 2 N 80 N
preplace netloc ddr4_clk_0_1 1 0 2 NJ 60 N
preplace netloc ddr4_clk_1 1 0 2 NJ 730 N
preplace netloc channel_1_ddr4 1 0 2 N 750 N
levelinfo -pg 1 0 150 540 1040 1260 1470 1560
pagesize -pg 1 -db -bbox -sgen -150 0 1560 970
",
   "No Loops_ScaleFactor":"0.74433",
   "No Loops_TopLeft":"-297,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace inst axis_switch -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst system_ila -pg 1 -lvl 1 -x 150 -y 210 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 20 70n
preplace netloc data_gen_axis 1 0 1 NJ 50
levelinfo -pg 1 0 150 290
pagesize -pg 1 -db -bbox -sgen -100 0 290 280
"
}
0
