
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.168735                       # Number of seconds simulated
sim_ticks                                168735270000                       # Number of ticks simulated
final_tick                               4714475445000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20109                       # Simulator instruction rate (inst/s)
host_op_rate                                    43860                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33931428                       # Simulator tick rate (ticks/s)
host_mem_usage                                2421844                       # Number of bytes of host memory used
host_seconds                                  4972.83                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     218110316                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst      1686464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      3815872                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5502592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst      1686464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1686592                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1711872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1711872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst        26351                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        59623                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 85978                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26748                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26748                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      9994733                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     22614549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32610799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      9994733                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            9995492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10145312                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10145312                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10145312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      9994733                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     22614549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42756111                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles                168735261                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         59995972                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     59995972                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      8497702                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      30893332                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         23882417                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     51745166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              276093742                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            59995972                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     23882417                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              83646092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        34826478                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6358092                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         1118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         7734                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          44509763                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5701499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    168075975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.046114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.439239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         85801763     51.05%     51.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3120830      1.86%     52.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2407608      1.43%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5189596      3.09%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4612821      2.74%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17214230     10.24%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4775979      2.84%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4329752      2.58%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         40623396     24.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    168075975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.355563                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.636254                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         61014480                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5148967                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          74485852                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1108922                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26317753                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      474435303                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles       26317753                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         68344902                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1503892                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          223                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          68195804                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3713400                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      428329244                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6862                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         222177                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       2750307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents        19353                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    454634016                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1026898749                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1026610683                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       288066                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     235289356                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        219344619                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          184                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           73                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          11299439                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     42679096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     25551851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1685341                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1222234                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          381846106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        35662                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         327882137                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       558718                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    161113244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    190253082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    168075975                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.950797                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.219097                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     76843401     45.72%     45.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16306433      9.70%     55.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12499359      7.44%     62.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     12755945      7.59%     70.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17553928     10.44%     80.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     18915094     11.25%     92.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9494033      5.65%     97.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3108485      1.85%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       599297      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    168075975                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2162704     81.25%     81.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           380      0.01%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         304337     11.43%     92.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        194491      7.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass     15832602      4.83%      4.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     253818475     77.41%     82.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     82.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     82.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        73525      0.02%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     34492623     10.52%     92.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     23664912      7.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      327882137                       # Type of FU issued
system.switch_cpus.iq.rate                   1.943175                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2661912                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008119                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    826869756                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    542876991                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    301714964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       191122                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       129369                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        90224                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      314615869                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           95578                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3570132                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     16976952                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        53170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11954                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      5655589                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4223                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          865                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26317753                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          454871                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         58128                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    381881768                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       775653                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      42679096                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     25551851                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          337                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          24229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         13794                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11954                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2289513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6663553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8953066                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     305121510                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      32765089                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22760626                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             55694590                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         36378609                       # Number of branches executed
system.switch_cpus.iew.exec_stores           22929501                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.808285                       # Inst execution rate
system.switch_cpus.iew.wb_sent              303320254                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             301805188                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         200623842                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         311053363                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.788631                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.644982                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    163784418                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8498543                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    141758222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.538608                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.368094                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     81811455     57.71%     57.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     13965583      9.85%     67.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8195690      5.78%     73.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     12269274      8.66%     82.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9758535      6.88%     88.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2718720      1.92%     90.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      2343478      1.65%     92.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1306981      0.92%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      9388506      6.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    141758222                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps      218110308                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45598398                       # Number of memory references committed
system.switch_cpus.commit.loads              25702138                       # Number of loads committed
system.switch_cpus.commit.membars               19240                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28839649                       # Number of branches committed
system.switch_cpus.commit.fp_insts              81085                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         217606513                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       9388506                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            514264442                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           790192167                       # The number of ROB writes
system.switch_cpus.timesIdled                   87686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  659286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             218110308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.687353                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.687353                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.592644                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.592644                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        582404920                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       322753957                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            149375                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            73679                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       123464580                       # number of misc regfile reads
system.l2.replacements                          53211                       # number of replacements
system.l2.tagsinuse                      25881.731710                       # Cycle average of tags in use
system.l2.total_refs                          1912636                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85883                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.270251                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         10724.232221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst    9844.611164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5310.808481                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.079843                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.327278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.300434                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.162073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.789848                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       972988                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       479410                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1452398                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           503365                       # number of Writeback hits
system.l2.Writeback_hits::total                503365                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  184                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        78176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78176                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        972988                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        557586                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1530574                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       972988                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       557586                       # number of overall hits
system.l2.overall_hits::total                 1530574                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        18561                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44922                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        41079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41080                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        59640                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  86002                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26358                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        59640                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                 86002                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1376266500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    981172499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2357438999                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       572000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       572000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2136637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2136637000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1376266500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3117809499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4494075999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1376266500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3117809499                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4494075999                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       999346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       497971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1497320                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       503365                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            503365                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              216                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       119255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            119256                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       999346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       617226                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1616576                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       999346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       617226                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1616576                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.026375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.037273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.030002                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.148148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.148148                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.344464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.344469                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.026375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.096626                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053200                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.026375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.096626                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053200                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52214.375142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52862.049405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52478.496038                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        17875                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        17875                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52012.877626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52011.611490                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52214.375142                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52277.154577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52255.482419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52214.375142                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52277.154577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52255.482419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26748                       # number of writebacks
system.l2.writebacks::total                     26748                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 17                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        18551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44902                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        41079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41079                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        59630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        59630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1059802500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    758077999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1817880499                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1280000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1280000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1643652000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1643652000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1059802500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2401729999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3461532499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1059802500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2401729999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3461532499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.026368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.037253                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.029988                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.148148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.344464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344461                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.026368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.096610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.026368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.096610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053187                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40218.682403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40864.535551                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40485.512872                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40011.976923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40011.976923                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40218.682403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40277.209442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40259.272386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40218.682403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40277.209442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40259.272386                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             8                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 999281                       # number of replacements
system.cpu.icache.tagsinuse                510.521277                       # Cycle average of tags in use
system.cpu.icache.total_refs                 43477172                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 999793                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  43.486174                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           4547660493000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   510.352847                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.168430                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.996783                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000329                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997112                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     43477168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43477172                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     43477168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43477172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     43477168                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        43477172                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1032594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1032596                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1032594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1032596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1032594                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total       1032596                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  16462690499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16462690499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  16462690499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16462690499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  16462690499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16462690499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     44509762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     44509768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     44509762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     44509768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     44509762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     44509768                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.023199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023199                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.023199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.333333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.023199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.333333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023199                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15943.042957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15943.012077                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15943.042957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15943.012077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15943.042957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15943.012077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          523                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.301587                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        32590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        32590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        32590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1000004                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1000004                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1000004                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1000004                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1000004                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1000004                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  13116530999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13116530999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  13116530999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13116530999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  13116530999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13116530999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.022467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022467                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.022467                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022467                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.022467                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022467                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13116.478533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13116.478533                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13116.478533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13116.478533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13116.478533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13116.478533                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 616204                       # number of replacements
system.cpu.dcache.tagsinuse               1023.141422                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 47692215                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 617228                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  77.268392                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           4546706418000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.134006                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.007416                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999154                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999162                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     27915649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27915649                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     19776331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19776331                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     47691980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47691980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     47691980                       # number of overall hits
system.cpu.dcache.overall_hits::total        47691980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       860462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        860463                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       119952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       119953                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       980414                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         980416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       980414                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total        980416                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  13362301500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13362301500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3526756500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3526756500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  16889058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16889058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  16889058000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16889058000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     28776111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28776112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     19896283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19896284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     48672394                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48672396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     48672394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48672396                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.029902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006029                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.020143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020143                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15529.217444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15529.199396                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29401.398059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29401.152952                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17226.455355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17226.420213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17226.455355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17226.420213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.033248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       503365                       # number of writebacks
system.cpu.dcache.writebacks::total            503365                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       362377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       362377                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          597                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       362974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       362974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       362974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       362974                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       498085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       498085                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       119355                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119355                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       617440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       617440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       617440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       617440                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6797653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6797653500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3160405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3160405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   9958058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9958058500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   9958058500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9958058500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012686                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13647.577221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13647.577221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26479.033136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26479.033136                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16127.977617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16127.977617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16127.977617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16127.977617                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
