$date
	Sun May 08 23:11:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Driver_tb $end
$var wire 7 ! seg_out_tb [6:0] $end
$var wire 7 " min_out_tb [6:0] $end
$var wire 7 # dseg_out_tb [6:0] $end
$var reg 4 $ dseg_in_tb [3:0] $end
$var reg 4 % min_in_tb [3:0] $end
$var reg 4 & seg_in_tb [3:0] $end
$scope module uut $end
$var wire 4 ' dseg_in [3:0] $end
$var wire 4 ( min_in [3:0] $end
$var wire 4 ) seg_in [3:0] $end
$var wire 7 * seg_out [6:0] $end
$var wire 7 + min_out [6:0] $end
$var wire 7 , dseg_out [6:0] $end
$var reg 4 - c_dseg [3:0] $end
$var reg 4 . c_min [3:0] $end
$var reg 4 / c_seg [3:0] $end
$scope module U1 $end
$var wire 4 0 BCDin [3:0] $end
$var reg 7 1 BINout [6:0] $end
$upscope $end
$scope module U2 $end
$var wire 4 2 BCDin [3:0] $end
$var reg 7 3 BINout [6:0] $end
$upscope $end
$scope module U3 $end
$var wire 4 4 BCDin [3:0] $end
$var reg 7 5 BINout [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 5
b0 4
b1000000 3
b0 2
b1000000 1
b0 0
b0 /
b0 .
b0 -
b1000000 ,
b1000000 +
b1000000 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b1000000 #
b1000000 "
b1000000 !
$end
#10000
b11001 "
b11001 +
b11001 1
b100100 #
b100100 ,
b100100 3
b100 .
b100 0
b10 -
b10 2
b10 $
b10 '
b100 %
b100 (
#20000
b1000000 #
b1000000 ,
b1000000 3
b1111001 !
b1111001 *
b1111001 5
b0 -
b0 2
b1 /
b1 4
b1 &
b1 )
b110 $
b110 '
b11 %
b11 (
#30000
b0 "
b0 +
b0 1
b11001 #
b11001 ,
b11001 3
b11001 !
b11001 *
b11001 5
b1000 .
b1000 0
b100 -
b100 2
b100 /
b100 4
b100 &
b100 )
b100 $
b100 '
b1000 %
b1000 (
#40000
b100100 "
b100100 +
b100100 1
b110000 #
b110000 ,
b110000 3
b1000000 !
b1000000 *
b1000000 5
b10 .
b10 0
b11 -
b11 2
b0 /
b0 4
b0 &
b0 )
b1001 $
b1001 '
b1 %
b1 (
#50000
b10010 "
b10010 +
b10010 1
b1111001 #
b1111001 ,
b1111001 3
b10000 !
b10000 *
b10000 5
b101 .
b101 0
b1 -
b1 2
b1001 /
b1001 4
b1001 &
b1001 )
b1 $
b1 '
b101 %
b101 (
#60000
