Analysis & Synthesis report for P2
Sat May 18 07:28:18 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: core:CORE|counter2:COUNTER_MULT
 18. Parameter Settings for User Entity Instance: core:CORE|counter2:COUNTER_DIV
 19. Parameter Settings for User Entity Instance: core:CORE|counter:COUNT_ROOT
 20. Parameter Settings for User Entity Instance: core:CORE|mux_2powerN:MUX_ALU_OP
 21. Parameter Settings for User Entity Instance: core:CORE|register:REG_ALU
 22. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:REMINDER
 23. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA
 24. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|register:REG_ENA
 25. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:QUOTIENT
 26. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|register_en:REG_OR_Q
 27. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:Q_SHIFT
 28. Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|final_values:REM_QUO
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Port Connectivity Checks: "core:CORE|square_root:SQUARE_ROOT|and_gate:AND_D_3_ALU"
 31. Port Connectivity Checks: "core:CORE|division:DIVISION|quotation_reg:QUOTATION"
 32. Port Connectivity Checks: "core:CORE|division:DIVISION|quotation_add:QUOTATION_ADD"
 33. Port Connectivity Checks: "core:CORE|division:DIVISION"
 34. Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|final_product:FINAL"
 35. Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS"
 36. Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT"
 37. Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION"
 38. Port Connectivity Checks: "core:CORE|mux_data:MUX_ALU_B"
 39. Port Connectivity Checks: "core:CORE|mux_data:MUX_ALU_A"
 40. Port Connectivity Checks: "core:CORE|mux_2powerN:MUX_ALU_OP"
 41. Port Connectivity Checks: "core:CORE|counter:COUNT_ROOT"
 42. Port Connectivity Checks: "core:CORE|selector_op:SELECTOR"
 43. Signal Tap Logic Analyzer Settings
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "auto_signaltap_0"
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 18 07:28:18 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; P2                                          ;
; Top-level Entity Name              ; mdr                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,565                                       ;
;     Total combinational functions  ; 1,232                                       ;
;     Dedicated logic registers      ; 893                                         ;
; Total registers                    ; 893                                         ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; mdr                ; P2                 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; src/square_root.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv                                                 ;             ;
; src/shift_reg_right_data.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv                                        ;             ;
; src/shift_left.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_left.sv                                                  ;             ;
; src/root_op_calc.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/root_op_calc.sv                                                ;             ;
; src/register.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register.sv                                                    ;             ;
; src/or_gate.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/or_gate.sv                                                     ;             ;
; src/mux_2powerN.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_2powerN.sv                                                 ;             ;
; src/and_gate.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/and_gate.sv                                                    ;             ;
; src/counter.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv                                                     ;             ;
; src/pkg_system_mdr.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pkg_system_mdr.sv                                              ;             ;
; src/pipo.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pipo.sv                                                        ;             ;
; src/mdr.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv                                                         ;             ;
; src/control.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/control.sv                                                     ;             ;
; src/multiplication.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv                                              ;             ;
; src/product_reg.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/product_reg.sv                                                 ;             ;
; src/shift_right_sign.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_right_sign.sv                                            ;             ;
; src/multiplicand_reg.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplicand_reg.sv                                            ;             ;
; src/final_product.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_product.sv                                               ;             ;
; src/division.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv                                                    ;             ;
; src/remainder_reg.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/remainder_reg.sv                                               ;             ;
; src/divisor_reg.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/divisor_reg.sv                                                 ;             ;
; src/quotation_reg.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_reg.sv                                               ;             ;
; src/rem_full_reg.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/rem_full_reg.sv                                                ;             ;
; src/quotation_add.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_add.sv                                               ;             ;
; src/core.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv                                                        ;             ;
; src/verification.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification.sv                                                ;             ;
; src/selector_op.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/selector_op.sv                                                 ;             ;
; src/operation_mult.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/operation_mult.sv                                              ;             ;
; src/counter2.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter2.sv                                                    ;             ;
; src/alu_mult.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv                                                    ;             ;
; src/mux_data.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_data.sv                                                    ;             ;
; src/final_remainder.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_remainder.sv                                             ;             ;
; src/final_quotation.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_quotation.sv                                             ;             ;
; src/register_en.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register_en.sv                                                 ;             ;
; src/final_values.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_values.sv                                                ;             ;
; src/mux_output.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_output.sv                                                  ;             ;
; src/verification2.sv                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification2.sv                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_c224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/altsyncram_c224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_usc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/mux_usc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_vei.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_vei.tdf                                                    ;             ;
; db/cntr_l6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_l6j.tdf                                                    ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld08000000/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; src/demux_data.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; src/demux_data.sv                                                                                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,565     ;
;                                             ;           ;
; Total combinational functions               ; 1232      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 662       ;
;     -- 3 input functions                    ; 353       ;
;     -- <=2 input functions                  ; 217       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1078      ;
;     -- arithmetic mode                      ; 154       ;
;                                             ;           ;
; Total registers                             ; 893       ;
;     -- Dedicated logic registers            ; 893       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 58        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 599       ;
; Total fan-out                               ; 7520      ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mdr                                                                                                                                    ; 1232 (0)            ; 893 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 58   ; 0            ; |mdr                                                                                                                                                                                                                                                                                                                                            ; mdr                               ; work         ;
;    |control:CTRL|                                                                                                                       ; 22 (22)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|control:CTRL                                                                                                                                                                                                                                                                                                                               ; control                           ; work         ;
;    |core:CORE|                                                                                                                          ; 664 (0)             ; 345 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE                                                                                                                                                                                                                                                                                                                                  ; core                              ; work         ;
;       |alu_mult:ALU|                                                                                                                    ; 208 (208)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|alu_mult:ALU                                                                                                                                                                                                                                                                                                                     ; alu_mult                          ; work         ;
;       |counter2:COUNTER_DIV|                                                                                                            ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|counter2:COUNTER_DIV                                                                                                                                                                                                                                                                                                             ; counter2                          ; work         ;
;       |counter2:COUNTER_MULT|                                                                                                           ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|counter2:COUNTER_MULT                                                                                                                                                                                                                                                                                                            ; counter2                          ; work         ;
;       |counter:COUNT_ROOT|                                                                                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|counter:COUNT_ROOT                                                                                                                                                                                                                                                                                                               ; counter                           ; work         ;
;       |division:DIVISION|                                                                                                               ; 122 (0)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION                                                                                                                                                                                                                                                                                                                ; division                          ; work         ;
;          |divisor_reg:DIVISOR|                                                                                                          ; 34 (34)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|divisor_reg:DIVISOR                                                                                                                                                                                                                                                                                            ; divisor_reg                       ; work         ;
;          |final_quotation:FINAL_QUO|                                                                                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|final_quotation:FINAL_QUO                                                                                                                                                                                                                                                                                      ; final_quotation                   ; work         ;
;          |final_remainder:FINAL_REM|                                                                                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|final_remainder:FINAL_REM                                                                                                                                                                                                                                                                                      ; final_remainder                   ; work         ;
;          |quotation_reg:QUOTATION|                                                                                                      ; 18 (18)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|quotation_reg:QUOTATION                                                                                                                                                                                                                                                                                        ; quotation_reg                     ; work         ;
;          |rem_full_reg:FULL|                                                                                                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|rem_full_reg:FULL                                                                                                                                                                                                                                                                                              ; rem_full_reg                      ; work         ;
;          |remainder_reg:REMAINDER|                                                                                                      ; 38 (38)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|division:DIVISION|remainder_reg:REMAINDER                                                                                                                                                                                                                                                                                        ; remainder_reg                     ; work         ;
;       |multiplication:MULTIPLICATION|                                                                                                   ; 36 (0)              ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|multiplication:MULTIPLICATION                                                                                                                                                                                                                                                                                                    ; multiplication                    ; work         ;
;          |final_product:FINAL|                                                                                                          ; 0 (0)               ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|multiplication:MULTIPLICATION|final_product:FINAL                                                                                                                                                                                                                                                                                ; final_product                     ; work         ;
;          |multiplicand_reg:MULTIPLICAND|                                                                                                ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|multiplication:MULTIPLICATION|multiplicand_reg:MULTIPLICAND                                                                                                                                                                                                                                                                      ; multiplicand_reg                  ; work         ;
;          |product_reg:PRODUCT|                                                                                                          ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT                                                                                                                                                                                                                                                                                ; product_reg                       ; work         ;
;          |shift_right_sign:SRS|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS                                                                                                                                                                                                                                                                               ; shift_right_sign                  ; work         ;
;       |mux_2powerN:MUX_ALU_OP|                                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|mux_2powerN:MUX_ALU_OP                                                                                                                                                                                                                                                                                                           ; mux_2powerN                       ; work         ;
;       |mux_data:MUX_ALU_A|                                                                                                              ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|mux_data:MUX_ALU_A                                                                                                                                                                                                                                                                                                               ; mux_data                          ; work         ;
;       |mux_data:MUX_ALU_B|                                                                                                              ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|mux_data:MUX_ALU_B                                                                                                                                                                                                                                                                                                               ; mux_data                          ; work         ;
;       |mux_output:MUX_OUT|                                                                                                              ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|mux_output:MUX_OUT                                                                                                                                                                                                                                                                                                               ; mux_output                        ; work         ;
;       |register:REG_ALU|                                                                                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|register:REG_ALU                                                                                                                                                                                                                                                                                                                 ; register                          ; work         ;
;       |selector_op:SELECTOR|                                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|selector_op:SELECTOR                                                                                                                                                                                                                                                                                                             ; selector_op                       ; work         ;
;       |square_root:SQUARE_ROOT|                                                                                                         ; 123 (0)             ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT                                                                                                                                                                                                                                                                                                          ; square_root                       ; work         ;
;          |final_values:REM_QUO|                                                                                                         ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|final_values:REM_QUO                                                                                                                                                                                                                                                                                     ; final_values                      ; work         ;
;          |or_gate:OR_Q_OP_Q|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|or_gate:OR_Q_OP_Q                                                                                                                                                                                                                                                                                        ; or_gate                           ; work         ;
;          |register:REG_ENA|                                                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|register:REG_ENA                                                                                                                                                                                                                                                                                         ; register                          ; work         ;
;          |register_en:REG_OR_Q|                                                                                                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|register_en:REG_OR_Q                                                                                                                                                                                                                                                                                     ; register_en                       ; work         ;
;          |root_op_calc:OPCALCROOT|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|root_op_calc:OPCALCROOT                                                                                                                                                                                                                                                                                  ; root_op_calc                      ; work         ;
;          |shift_left:QUOTIENT|                                                                                                          ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|shift_left:QUOTIENT                                                                                                                                                                                                                                                                                      ; shift_left                        ; work         ;
;          |shift_left:REMINDER|                                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|shift_left:REMINDER                                                                                                                                                                                                                                                                                      ; shift_left                        ; work         ;
;          |shift_reg_right_data:DATA|                                                                                                    ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA                                                                                                                                                                                                                                                                                ; shift_reg_right_data              ; work         ;
;    |pipo:PIPO_X|                                                                                                                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|pipo:PIPO_X                                                                                                                                                                                                                                                                                                                                ; pipo                              ; work         ;
;    |pipo:PIPO_Y|                                                                                                                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|pipo:PIPO_Y                                                                                                                                                                                                                                                                                                                                ; pipo                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 332 (2)             ; 390 (17)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 330 (0)             ; 373 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 330 (88)            ; 373 (108)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 19 (0)              ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_usc:auto_generated|                                                                                              ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_usc:auto_generated                                                                                                                              ; mux_usc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_c224:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c224:auto_generated                                                                                                                                                 ; altsyncram_c224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 66 (66)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 24 (3)              ; 59 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 72 (9)              ; 59 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vei:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                             ; cntr_vei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_l6j:auto_generated|                                                                                             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_l6j:auto_generated                                                                                      ; cntr_l6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_hgi:auto_generated                                                                            ; cntr_hgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |verification2:VERIFICATION2|                                                                                                        ; 70 (70)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|verification2:VERIFICATION2                                                                                                                                                                                                                                                                                                                ; verification2                     ; work         ;
;    |verification:VERIFICATION|                                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mdr|verification:VERIFICATION                                                                                                                                                                                                                                                                                                                  ; verification                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mdr|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                  ;
+-----------------------------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+-------------------------------------+------------------------+
; core:CORE|alu_mult:ALU|r_val_DR[31]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[0]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[29]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[1]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[2]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[3]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[4]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[5]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[6]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[7]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[8]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[9]                                    ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[10]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[11]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[12]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[13]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[14]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[15]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[14]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[13]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[12]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[11]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[10]                                    ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[9]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[8]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[7]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[6]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[5]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[4]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[3]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[2]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[1]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_M[0]                                     ; core:CORE|alu_mult:ALU|r_val_M[15]  ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[5]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[13] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[11] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[9]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[15] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[3]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[7]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[1]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[12] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[10] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[8]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[14] ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[4]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[2]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[6]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|r_val[0]  ; control:CTRL|Equal0                 ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[30]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[28]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[27]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[26]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[25]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[24]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[23]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[22]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[21]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[20]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[19]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[18]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[17]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[16]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; core:CORE|alu_mult:ALU|r_val_DR[15]                                   ; core:CORE|alu_mult:ALU|r_val_DR[31] ; yes                    ;
; Number of user-specified and inferred latches = 64                    ;                                     ;                        ;
+-----------------------------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; verification2:VERIFICATION2|r_result[15]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; verification2:VERIFICATION2|r_remainder[15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; core:CORE|square_root:SQUARE_ROOT|root_op_calc:OPCALCROOT|o_or_q[1..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; core:CORE|multiplication:MULTIPLICATION|final_product:FINAL|r_data[31]                                                                                                                 ; Merged with core:CORE|multiplication:MULTIPLICATION|final_product:FINAL|r_data[30]                                                                                                                 ;
; core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS|r_product[32]                                                                                                             ; Merged with core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS|r_product[31]                                                                                                             ;
; core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT|r_val[32]                                                                                                                  ; Merged with core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT|r_val[31]                                                                                                                  ;
; core:CORE|division:DIVISION|remainder_reg:REMAINDER|r_op[0]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 37                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 20                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 893   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 583   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 606   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; core:CORE|counter:COUNT_ROOT|r_count[2]                                                                                                                                                                                                                                                                                         ; 5       ;
; core:CORE|counter:COUNT_ROOT|r_count[0]                                                                                                                                                                                                                                                                                         ; 8       ;
; core:CORE|counter:COUNT_ROOT|r_count[1]                                                                                                                                                                                                                                                                                         ; 10      ;
; core:CORE|division:DIVISION|remainder_reg:REMAINDER|r_op[1]                                                                                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|remainder_reg:REMAINDER|r_rem[31]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|remainder_reg:REMAINDER|r_rem[15]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mdr|core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT|r_val[0]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mdr|core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT|r_val[1]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|divisor_reg:DIVISOR|r_divisor[2]                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|divisor_reg:DIVISOR|r_divisor[30]                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|rem_full_reg:FULL|r_register[20]                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |mdr|core:CORE|division:DIVISION|quotation_reg:QUOTATION|r_quotation[9]                                                                                                  ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |mdr|verification:VERIFICATION|Selector0                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mdr|core:CORE|alu_mult:ALU|Add0                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |mdr|core:CORE|alu_mult:ALU|r_val_DR[16]                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |mdr|core:CORE|alu_mult:ALU|r_val_M[12]                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mdr|core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA|o_val[1]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |mdr|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|counter2:COUNTER_MULT ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; LIMIT          ; 33    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|counter2:COUNTER_DIV ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LIMIT          ; 35    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|counter:COUNT_ROOT ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LIMIT          ; 8     ; Signed Integer                                   ;
; LB             ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|mux_2powerN:MUX_ALU_OP ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MUX_SEL        ; 2     ; Signed Integer                                       ;
; MDW            ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|register:REG_ALU ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SDW            ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:REMINDER ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SHIFT          ; 2     ; Signed Integer                                                            ;
; SDW            ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; SDW            ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|register:REG_ENA ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SDW            ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:QUOTIENT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SHIFT          ; 1     ; Signed Integer                                                            ;
; SDW            ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|register_en:REG_OR_Q ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SDW            ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|shift_left:Q_SHIFT ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; SHIFT          ; 2     ; Signed Integer                                                           ;
; SDW            ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:CORE|square_root:SQUARE_ROOT|final_values:REM_QUO ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; VW             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                   ;
+-------------------------------------------------+------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                  ; String         ;
; sld_node_info                                   ; 805334528                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                              ; Signed Integer ;
; sld_data_bits                                   ; 8                                              ; Untyped        ;
; sld_trigger_bits                                ; 8                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                              ; Untyped        ;
; sld_sample_depth                                ; 256                                            ; Untyped        ;
; sld_segment_size                                ; 256                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                           ; String         ;
; sld_inversion_mask_length                       ; 46                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|square_root:SQUARE_ROOT|and_gate:AND_D_3_ALU" ;
+-----------------+-------+----------+-----------------------------------------------+
; Port            ; Type  ; Severity ; Details                                       ;
+-----------------+-------+----------+-----------------------------------------------+
; i_val_a[31..16] ; Input ; Info     ; Stuck at GND                                  ;
; i_val_b[1..0]   ; Input ; Info     ; Stuck at VCC                                  ;
; i_val_b[31..2]  ; Input ; Info     ; Stuck at GND                                  ;
+-----------------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|division:DIVISION|quotation_reg:QUOTATION"                                                                                                                                      ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_quotation ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|division:DIVISION|quotation_add:QUOTATION_ADD"                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_quotation ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|division:DIVISION"                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_quotation ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|final_product:FINAL"                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_data ; Input ; Warning  ; Input port expression (34 bits) is wider than the input port (33 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_product ; Output ; Warning  ; Output or bidir port (33 bits) is smaller than the port expression (34 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT"                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_product ; Input ; Warning  ; Input port expression (34 bits) is wider than the input port (33 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|multiplication:MULTIPLICATION"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_alu_result         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_product_out[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|mux_data:MUX_ALU_B" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; i_null ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|mux_data:MUX_ALU_A" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; i_null ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|mux_2powerN:MUX_ALU_OP" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; i_buses[3] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|counter:COUNT_ROOT"                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_counter ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (9 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE|selector_op:SELECTOR"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_op[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 412                         ;
;     CLR               ; 111                         ;
;     ENA CLR           ; 283                         ;
;     ENA CLR SCLR      ; 18                          ;
; cycloneiii_lcell_comb ; 774                         ;
;     arith             ; 78                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 696                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 476                         ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 5.38                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 124                                                    ;
; cycloneiii_ff         ; 390                                                    ;
;     CLR               ; 47                                                     ;
;     ENA               ; 110                                                    ;
;     ENA CLR           ; 86                                                     ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 9                                                      ;
;     SLD               ; 8                                                      ;
;     plain             ; 94                                                     ;
; cycloneiii_lcell_comb ; 332                                                    ;
;     arith             ; 68                                                     ;
;         2 data inputs ; 67                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 264                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 6                                                      ;
;         2 data inputs ; 21                                                     ;
;         3 data inputs ; 97                                                     ;
;         4 data inputs ; 135                                                    ;
; cycloneiii_ram_block  ; 8                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:03     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                  ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                            ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc            ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; clk                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; control:CTRL|r_control.state[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[0]     ; N/A     ;
; control:CTRL|r_control.state[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[0]     ; N/A     ;
; control:CTRL|r_control.state[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[1]     ; N/A     ;
; control:CTRL|r_control.state[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[1]     ; N/A     ;
; control:CTRL|r_control.state[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[2]     ; N/A     ;
; control:CTRL|r_control.state[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[2]     ; N/A     ;
; control:CTRL|r_control.state[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[3]     ; N/A     ;
; control:CTRL|r_control.state[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; control:CTRL|r_control.state[3]     ; N/A     ;
; i_load                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_load                              ; N/A     ;
; i_op[0]~input                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_op[0]                             ; N/A     ;
; i_op[0]~input                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_op[0]                             ; N/A     ;
; i_op[1]~input                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_op[1]                             ; N/A     ;
; i_op[1]~input                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_op[1]                             ; N/A     ;
; i_start                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_start                             ; N/A     ;
; i_start                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; i_start                             ; N/A     ;
; rst                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A     ;
; rst                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; rst                                 ; N/A     ;
+---------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat May 18 07:27:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/top_bcd_7seg.sv
    Info (12023): Found entity 1: TOP_bcd_7seg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/TOP_bcd_7seg.sv Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file src/pkg_bin_to_thto.sv
    Info (12022): Found design unit 1: pkg_bin_to_thto (SystemVerilog) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pkg_bin_to_thto.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/displays.sv
    Info (12023): Found entity 1: displays File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/displays.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/complement_a2.sv
    Info (12023): Found entity 1: complement_a2 File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/complement_a2.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_thto.sv
    Info (12023): Found entity 1: bin_to_thto File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_thto.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/bin_to_7seg.sv
    Info (12023): Found entity 1: bin_to_7seg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/bin_to_7seg.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file src/add_con.sv
    Info (12023): Found entity 1: add_con File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/add_con.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/add.sv
    Info (12023): Found entity 1: add File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/add.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/square_root.sv
    Info (12023): Found entity 1: square_root File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv
    Info (12023): Found entity 1: shift_reg_right_data File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv
    Info (12023): Found entity 1: shift_left_quotient File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_left_quotient.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left.sv
    Info (12023): Found entity 1: shift_left File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_left.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/root_op_calc.sv
    Info (12023): Found entity 1: root_op_calc File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/root_op_calc.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/register.sv
    Info (12023): Found entity 1: register File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/or_gate.sv
    Info (12023): Found entity 1: or_gate File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/or_gate.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_2powern.sv
    Info (12023): Found entity 1: mux_2powerN File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_2powerN.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv
    Info (12023): Found entity 1: multiplier_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplier_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/demux_2powern.sv
    Info (12023): Found entity 1: demux_2powerN File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/demux_2powerN.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/and_gate.sv
    Info (12023): Found entity 1: and_gate File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/and_gate.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv
    Info (12022): Found design unit 1: pkg_system_mdr (SystemVerilog) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pkg_system_mdr.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/pipo.sv
    Info (12023): Found entity 1: pipo File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/pipo.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mdr.sv
    Info (12023): Found entity 1: mdr File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/control.sv
    Info (12023): Found entity 1: control File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/control.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplication.sv
    Info (12023): Found entity 1: multiplication File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/product_reg.sv
    Info (12023): Found entity 1: product_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/product_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv
    Info (12023): Found entity 1: shift_right_sign File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_right_sign.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv
    Info (12023): Found entity 1: multiplicand_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplicand_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/final_product.sv
    Info (12023): Found entity 1: final_product File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_product.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/division.sv
    Info (12023): Found entity 1: division File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/remainder_reg.sv
    Info (12023): Found entity 1: remainder_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/remainder_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/sub.sv
    Info (12023): Found entity 1: sub File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sub.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/divisor_reg.sv
    Info (12023): Found entity 1: divisor_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/divisor_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/quotation_reg.sv
    Info (12023): Found entity 1: quotation_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv
    Info (12023): Found entity 1: rem_full_reg File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/rem_full_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/quotation_add.sv
    Info (12023): Found entity 1: quotation_add File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/quotation_add.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/core.sv
    Info (12023): Found entity 1: core File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/verification.sv
    Info (12023): Found entity 1: verification File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/selector_op.sv
    Info (12023): Found entity 1: selector_op File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/selector_op.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/operation_mult.sv
    Info (12023): Found entity 1: operation_mult File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/operation_mult.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/counter2.sv
    Info (12023): Found entity 1: counter2 File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter2.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_mult.sv
    Info (12023): Found entity 1: alu_mult File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_2powern2.sv
    Info (12023): Found entity 1: mux_2powerN2 File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_2powerN2.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_data.sv
    Info (12023): Found entity 1: mux_data File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_data.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/final_remainder.sv
    Info (12023): Found entity 1: final_remainder File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_remainder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/final_quotation.sv
    Info (12023): Found entity 1: final_quotation File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_quotation.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/register_en.sv
    Info (12023): Found entity 1: register_en File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/register_en.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/final_values.sv
    Info (12023): Found entity 1: final_values File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_values.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_output.sv
    Info (12023): Found entity 1: mux_output File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mux_output.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/clkdivider.sv
    Info (12023): Found entity 1: clkDivider File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/clkDivider.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/sipo.sv
    Info (12023): Found entity 1: sipo File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sipo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/verification2.sv
    Info (12023): Found entity 1: verification2 File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/verification2.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at sipo.sv(24): created implicit net for "out" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/sipo.sv Line: 24
Info (12127): Elaborating entity "mdr" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:CTRL" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 67
Info (12128): Elaborating entity "pipo" for hierarchy "pipo:PIPO_X" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 77
Info (12128): Elaborating entity "verification" for hierarchy "verification:VERIFICATION" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 97
Info (12128): Elaborating entity "core" for hierarchy "core:CORE" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 113
Info (12128): Elaborating entity "selector_op" for hierarchy "core:CORE|selector_op:SELECTOR" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 29
Info (12128): Elaborating entity "counter2" for hierarchy "core:CORE|counter2:COUNTER_MULT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 39
Info (12128): Elaborating entity "counter2" for hierarchy "core:CORE|counter2:COUNTER_DIV" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 49
Info (12128): Elaborating entity "counter" for hierarchy "core:CORE|counter:COUNT_ROOT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 59
Warning (10230): Verilog HDL assignment warning at counter.sv(21): truncated value with size 32 to match size of target (3) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv Line: 21
Warning (10230): Verilog HDL assignment warning at counter.sv(25): truncated value with size 32 to match size of target (3) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv Line: 25
Info (12128): Elaborating entity "mux_2powerN" for hierarchy "core:CORE|mux_2powerN:MUX_ALU_OP" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 70
Info (12128): Elaborating entity "mux_data" for hierarchy "core:CORE|mux_data:MUX_ALU_A" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 82
Info (12128): Elaborating entity "alu_mult" for hierarchy "core:CORE|alu_mult:ALU" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 111
Warning (10240): Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable "r_val_M", which holds its previous value in one or more paths through the always construct File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 28
Warning (10240): Verilog HDL Always Construct warning at alu_mult.sv(28): inferring latch(es) for variable "r_val_DR", which holds its previous value in one or more paths through the always construct File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 28
Info (10041): Inferred latch for "r_val_DR[0]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[1]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[2]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[3]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[4]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[5]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[6]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[7]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[8]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[9]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[10]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[11]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[12]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[13]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[14]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[15]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[16]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[17]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[18]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[19]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[20]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[21]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[22]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[23]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[24]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[25]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[26]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[27]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[28]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[29]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[30]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_DR[31]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[0]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[1]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[2]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[3]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[4]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[5]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[6]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[7]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[8]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[9]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[10]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[11]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[12]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[13]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[14]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (10041): Inferred latch for "r_val_M[15]" at alu_mult.sv(71) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
Info (12128): Elaborating entity "register" for hierarchy "core:CORE|register:REG_ALU" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 120
Info (12128): Elaborating entity "multiplication" for hierarchy "core:CORE|multiplication:MULTIPLICATION" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 138
Info (12128): Elaborating entity "operation_mult" for hierarchy "core:CORE|multiplication:MULTIPLICATION|operation_mult:OPERATION" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 29
Info (12128): Elaborating entity "product_reg" for hierarchy "core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 43
Info (12128): Elaborating entity "multiplicand_reg" for hierarchy "core:CORE|multiplication:MULTIPLICATION|multiplicand_reg:MULTIPLICAND" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 53
Info (12128): Elaborating entity "shift_right_sign" for hierarchy "core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 63
Info (12128): Elaborating entity "final_product" for hierarchy "core:CORE|multiplication:MULTIPLICATION|final_product:FINAL" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 74
Warning (10036): Verilog HDL or VHDL warning at final_product.sv(17): object "r_ready" assigned a value but never read File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/final_product.sv Line: 17
Info (12128): Elaborating entity "division" for hierarchy "core:CORE|division:DIVISION" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 159
Info (12128): Elaborating entity "remainder_reg" for hierarchy "core:CORE|division:DIVISION|remainder_reg:REMAINDER" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 42
Info (12128): Elaborating entity "rem_full_reg" for hierarchy "core:CORE|division:DIVISION|rem_full_reg:FULL" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 53
Info (12128): Elaborating entity "divisor_reg" for hierarchy "core:CORE|division:DIVISION|divisor_reg:DIVISOR" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 65
Info (12128): Elaborating entity "quotation_add" for hierarchy "core:CORE|division:DIVISION|quotation_add:QUOTATION_ADD" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 77
Info (12128): Elaborating entity "quotation_reg" for hierarchy "core:CORE|division:DIVISION|quotation_reg:QUOTATION" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 89
Info (12128): Elaborating entity "final_remainder" for hierarchy "core:CORE|division:DIVISION|final_remainder:FINAL_REM" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 100
Info (12128): Elaborating entity "final_quotation" for hierarchy "core:CORE|division:DIVISION|final_quotation:FINAL_QUO" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 110
Info (12128): Elaborating entity "square_root" for hierarchy "core:CORE|square_root:SQUARE_ROOT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 179
Info (12128): Elaborating entity "shift_left" for hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_left:REMINDER" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 40
Info (12128): Elaborating entity "shift_reg_right_data" for hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 50
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(31): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 31
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(36): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 36
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(41): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 41
Warning (10240): Verilog HDL Always Construct warning at shift_reg_right_data.sv(29): inferring latch(es) for variable "r_val", which holds its previous value in one or more paths through the always construct File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 29
Info (10041): Inferred latch for "r_val[0]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[1]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[2]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[3]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[4]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[5]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[6]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[7]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[8]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[9]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[10]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[11]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[12]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[13]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[14]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[15]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[16]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[17]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[18]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[19]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[20]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[21]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[22]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[23]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[24]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[25]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[26]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[27]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[28]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[29]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[30]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (10041): Inferred latch for "r_val[31]" at shift_reg_right_data.sv(34) File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/shift_reg_right_data.sv Line: 34
Info (12128): Elaborating entity "and_gate" for hierarchy "core:CORE|square_root:SQUARE_ROOT|and_gate:AND_D_3_ALU" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 58
Info (12128): Elaborating entity "or_gate" for hierarchy "core:CORE|square_root:SQUARE_ROOT|or_gate:OR_R_D_ALU" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 66
Info (12128): Elaborating entity "root_op_calc" for hierarchy "core:CORE|square_root:SQUARE_ROOT|root_op_calc:OPCALCROOT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 80
Info (12128): Elaborating entity "register" for hierarchy "core:CORE|square_root:SQUARE_ROOT|register:REG_ENA" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 89
Info (12128): Elaborating entity "shift_left" for hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_left:QUOTIENT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 97
Info (12128): Elaborating entity "register_en" for hierarchy "core:CORE|square_root:SQUARE_ROOT|register_en:REG_OR_Q" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 117
Info (12128): Elaborating entity "final_values" for hierarchy "core:CORE|square_root:SQUARE_ROOT|final_values:REM_QUO" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/square_root.sv Line: 146
Info (12128): Elaborating entity "mux_output" for hierarchy "core:CORE|mux_output:MUX_OUT" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/core.sv Line: 196
Info (12128): Elaborating entity "verification2" for hierarchy "verification2:VERIFICATION2" File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 130
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[31]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[30]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[29]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[28]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[27]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[26]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[25]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[24]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[23]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[22]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[21]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[20]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[19]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[18]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[17]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
    Warning (12110): Net "core:CORE|division:DIVISION|wires.quotation[16]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/division.sv Line: 27
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "core:CORE|multiplication:MULTIPLICATION|wires.product_in[33]" is missing source, defaulting to GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/multiplication.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf
    Info (12023): Found entity 1: altsyncram_c224 File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/altsyncram_c224.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf
    Info (12023): Found entity 1: mux_usc File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/mux_usc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_vei.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf
    Info (12023): Found entity 1: cntr_l6j File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_l6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.18.07:27:53 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08000000/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12069): Ignored assignment(s) for "o_result[0][0]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][1]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][2]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][3]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][4]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][5]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[0][6]" because "o_result[0]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][0]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][1]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][2]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][3]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][4]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][5]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[1][6]" because "o_result[1]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][0]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][1]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][2]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][3]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][4]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][5]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[2][6]" because "o_result[2]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][0]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][1]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][2]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][3]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][4]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][5]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[3][6]" because "o_result[3]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][0]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][1]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][2]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][3]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][4]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][5]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12069): Ignored assignment(s) for "o_result[4][6]" because "o_result[4]" is not a bus or array File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[31] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[0] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[29] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[1] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[2] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[3] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[4] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[5] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[6] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[7] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[8] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[9] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[10] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[11] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[12] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[13] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[14] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[15] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[14] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[13] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[12] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[11] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[10] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[9] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[8] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[7] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[6] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[5] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[4] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[3] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[2] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[1] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_M[0] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[30] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[28] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[27] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[26] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[25] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[24] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[23] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[22] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[21] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[20] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[19] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[18] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[17] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[16] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Warning (13012): Latch core:CORE|alu_mult:ALU|r_val_DR[15] has unsafe behavior File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/alu_mult.sv Line: 71
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_op[0] File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 12
Info (13000): Registers with preset signals will power-up high File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/counter.sv Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_result[15]" is stuck at GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 18
    Warning (13410): Pin "o_remainder[15]" is stuck at GND File: C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (144001): Generated suppressed messages file C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/output_files/P2.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 50 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 1628 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings
    Info: Peak virtual memory: 730 megabytes
    Info: Processing ended: Sat May 18 07:28:18 2019
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/output_files/P2.map.smsg.


