#! /home/luwangzilu/yongfu/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/system.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/v2005_math.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/va_math.vpi";
S_0x1e96120 .scope module, "spi_master_tb" "spi_master_tb" 2 7;
 .timescale -9 -12;
P_0x1e962b0 .param/l "CLOCK_DIVIDER" 0 2 16, +C4<00000000000000000000000000000010>;
P_0x1e962f0 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x1e96330 .param/l "DEFAULT_DATA_ENABLED" 0 2 17, +C4<00000000000000000000000000000000>;
P_0x1e96370 .param/str "DEFAULT_DATA_PATTERN" 0 2 18, "a5a5";
P_0x1e963b0 .param/l "DEFAULT_DATA_VALUE" 0 2 19, C4<1010010110100101>;
P_0x1e963f0 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x1e96430 .param/l "MODE" 0 2 10, +C4<00000000000000000000000000000011>;
P_0x1e96470 .param/l "MSB_FIRST" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x1e964b0 .param/l "NUM_SLAVES" 0 2 12, +C4<00000000000000000000000000000100>;
P_0x1e964f0 .param/l "SLAVE_ACTIVE_LOW" 0 2 13, +C4<00000000000000000000000000000001>;
v0x1ec68f0_0 .net "busy", 0 0, v0x1e6f5b0_0;  1 drivers
v0x1ec69b0_0 .var "clk", 0 0;
v0x1ec6a50_0 .net "irq", 0 0, v0x1ec5a90_0;  1 drivers
v0x1ec6af0_0 .var "miso", 0 0;
v0x1ec6b90_0 .net "mosi", 0 0, v0x1ec5cd0_0;  1 drivers
v0x1ec6c30_0 .var "rst_n", 0 0;
v0x1ec6d00_0 .net "rx_data", 15 0, v0x1ec5f30_0;  1 drivers
v0x1ec6dd0_0 .net "sclk", 0 0, v0x1ec60f0_0;  1 drivers
v0x1ec6ea0_0 .net "ss_n", 3 0, v0x1ec6270_0;  1 drivers
v0x1ec6f70_0 .var "start_rx", 0 0;
v0x1ec7040_0 .var "start_tx", 0 0;
v0x1ec7110_0 .var "tx_data", 15 0;
E_0x1e7c8a0 .event anyedge, v0x1e6f5b0_0;
S_0x1e43d20 .scope module, "dut" "spi_master" 2 47, 3 1 0, S_0x1e96120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_tx";
    .port_info 3 /INPUT 1 "start_rx";
    .port_info 4 /INPUT 16 "tx_data";
    .port_info 5 /OUTPUT 16 "rx_data";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "sclk";
    .port_info 8 /OUTPUT 1 "mosi";
    .port_info 9 /INPUT 1 "miso";
    .port_info 10 /OUTPUT 4 "ss_n";
    .port_info 11 /OUTPUT 1 "irq";
P_0x1ea1600 .param/l "CLOCK_DIVIDER" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x1ea1640 .param/l "COMPLETE" 1 3 41, C4<100>;
P_0x1ea1680 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x1ea16c0 .param/l "DEFAULT_DATA_ENABLED" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1ea1700 .param/str "DEFAULT_DATA_PATTERN" 0 3 10, "a5a5";
P_0x1ea1740 .param/l "DEFAULT_DATA_VALUE" 0 3 11, C4<1010010110100101>;
P_0x1ea1780 .param/l "FIFO_DEPTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x1ea17c0 .param/l "IDLE" 1 3 37, C4<000>;
P_0x1ea1800 .param/l "MODE" 0 3 2, +C4<00000000000000000000000000000011>;
P_0x1ea1840 .param/l "MSB_FIRST" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x1ea1880 .param/l "NUM_SLAVES" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x1ea18c0 .param/l "RECEIVE" 1 3 40, C4<011>;
P_0x1ea1900 .param/l "SCLK_HALF_PERIOD" 1 3 34, +C4<00000000000000000000000000000010>;
P_0x1ea1940 .param/l "SETUP" 1 3 38, C4<001>;
P_0x1ea1980 .param/l "SLAVE_ACTIVE_LOW" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x1ea19c0 .param/l "TRANSMIT" 1 3 39, C4<010>;
L_0x7f6a6a062060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e79490_0 .net "CPHA", 0 0, L_0x7f6a6a062060;  1 drivers
L_0x7f6a6a062018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e7a570_0 .net "CPOL", 0 0, L_0x7f6a6a062018;  1 drivers
L_0x7f6a6a0620a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ea2400_0 .net "SS_ACTIVE", 0 0, L_0x7f6a6a0620a8;  1 drivers
v0x1ea37e0_0 .var "bit_counter", 4 0;
v0x1e6f5b0_0 .var "busy", 0 0;
v0x1e6f6b0_0 .net "clk", 0 0, v0x1ec69b0_0;  1 drivers
v0x1ec58d0_0 .var "clk_counter", 15 0;
v0x1ec59b0_0 .var "default_data", 15 0;
v0x1ec5a90_0 .var "irq", 0 0;
v0x1ec5b50_0 .var "last_sclk", 0 0;
v0x1ec5c10_0 .net "miso", 0 0, v0x1ec6af0_0;  1 drivers
v0x1ec5cd0_0 .var "mosi", 0 0;
v0x1ec5d90_0 .var "next_state", 2 0;
v0x1ec5e70_0 .net "rst_n", 0 0, v0x1ec6c30_0;  1 drivers
v0x1ec5f30_0 .var "rx_data", 15 0;
v0x1ec6010_0 .var "rx_shift_reg", 15 0;
v0x1ec60f0_0 .var "sclk", 0 0;
v0x1ec61b0_0 .var "sclk_gen", 0 0;
v0x1ec6270_0 .var "ss_n", 3 0;
v0x1ec6350_0 .net "start_rx", 0 0, v0x1ec6f70_0;  1 drivers
v0x1ec6410_0 .net "start_tx", 0 0, v0x1ec7040_0;  1 drivers
v0x1ec64d0_0 .var "state", 2 0;
v0x1ec65b0_0 .net "tx_data", 15 0, v0x1ec7110_0;  1 drivers
v0x1ec6690_0 .var "tx_shift_reg", 15 0;
E_0x1ea1300/0 .event anyedge, v0x1ec64d0_0, v0x1ec6410_0, v0x1ec6350_0, v0x1ea2400_0;
E_0x1ea1300/1 .event anyedge, v0x1ec65b0_0, v0x1ea37e0_0, v0x1ec6010_0;
E_0x1ea1300 .event/or E_0x1ea1300/0, E_0x1ea1300/1;
E_0x1e7e820 .event posedge, v0x1e6f6b0_0;
E_0x1e448c0/0 .event negedge, v0x1ec5e70_0;
E_0x1e448c0/1 .event posedge, v0x1e6f6b0_0;
E_0x1e448c0 .event/or E_0x1e448c0/0, E_0x1e448c0/1;
    .scope S_0x1e43d20;
T_0 ;
    %wait E_0x1e448c0;
    %load/vec4 v0x1ec5e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 42405, 0, 16;
    %assign/vec4 v0x1ec59b0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e43d20;
T_1 ;
    %wait E_0x1e448c0;
    %load/vec4 v0x1ec5e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ec64d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ec58d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1ea37e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ec6690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ec6010_0, 0;
    %load/vec4 v0x1e7a570_0;
    %assign/vec4 v0x1ec60f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ec5cd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1ec6270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e6f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ec5a90_0, 0;
    %load/vec4 v0x1e7a570_0;
    %assign/vec4 v0x1ec5b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1ec5d90_0;
    %assign/vec4 v0x1ec64d0_0, 0;
    %load/vec4 v0x1ec61b0_0;
    %assign/vec4 v0x1ec5b50_0, 0;
    %load/vec4 v0x1ec64d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_1.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1ec64d0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_1.4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x1ec58d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ec58d0_0, 0;
    %load/vec4 v0x1ec61b0_0;
    %inv;
    %assign/vec4 v0x1ec61b0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1ec58d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x1ec58d0_0, 0;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ec58d0_0, 0;
    %load/vec4 v0x1e7a570_0;
    %assign/vec4 v0x1ec61b0_0, 0;
T_1.3 ;
    %load/vec4 v0x1ec64d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_1.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1ec64d0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_1.9;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v0x1e79490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x1ec61b0_0;
    %load/vec4 v0x1ec5b50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_1.14, 4;
    %load/vec4 v0x1ec61b0_0;
    %load/vec4 v0x1e7a570_0;
    %inv;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x1ea37e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v0x1ec6010_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1ec5c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ec6010_0, 0;
    %load/vec4 v0x1ec6690_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x1ec5cd0_0, 0;
    %load/vec4 v0x1ec6690_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1ec6690_0, 0;
    %load/vec4 v0x1ea37e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1ea37e0_0, 0;
T_1.15 ;
T_1.12 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x1ec61b0_0;
    %load/vec4 v0x1ec5b50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_1.19, 4;
    %load/vec4 v0x1ec61b0_0;
    %load/vec4 v0x1e7a570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x1ea37e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.20, 5;
    %load/vec4 v0x1ec6010_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x1ec5c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ec6010_0, 0;
    %load/vec4 v0x1ec6690_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x1ec5cd0_0, 0;
    %load/vec4 v0x1ec6690_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1ec6690_0, 0;
    %load/vec4 v0x1ea37e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1ea37e0_0, 0;
T_1.20 ;
T_1.17 ;
T_1.11 ;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1e43d20;
T_2 ;
    %wait E_0x1e7e820;
    %load/vec4 v0x1ec61b0_0;
    %assign/vec4 v0x1ec60f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e43d20;
T_3 ;
    %wait E_0x1ea1300;
    %load/vec4 v0x1ec64d0_0;
    %store/vec4 v0x1ec5d90_0, 0, 3;
    %load/vec4 v0x1ec64d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e6f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec5a90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1ec6270_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ec5f30_0, 0, 16;
    %load/vec4 v0x1ec6410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x1ec6350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
T_3.9 ;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e6f5b0_0, 0, 1;
    %load/vec4 v0x1ea2400_0;
    %replicate 4;
    %store/vec4 v0x1ec6270_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1ea37e0_0, 0, 5;
    %load/vec4 v0x1ec65b0_0;
    %store/vec4 v0x1ec6690_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ec6010_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e6f5b0_0, 0, 1;
    %load/vec4 v0x1ea37e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
T_3.11 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e6f5b0_0, 0, 1;
    %load/vec4 v0x1ea37e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v0x1ec6010_0;
    %store/vec4 v0x1ec5f30_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
T_3.13 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e6f5b0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1ec6270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec5a90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ec5d90_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1e96120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec69b0_0, 0, 1;
T_4.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1ec69b0_0;
    %inv;
    %store/vec4 v0x1ec69b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e96120;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec6c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec6f70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ec7110_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec6af0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec6c30_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 81 "$display", "=== SPI Master RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 82 "$display", "Configuration: Mode %d, %d-bit data, %d slaves", P_0x1e96430, P_0x1e962f0, P_0x1e964b0 {0 0 0};
    %vpi_call 2 85 "$display", "--- Testing Core SPI Functionality ---" {0 0 0};
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0x1ec7110_0, 0, 16;
    %vpi_call 2 90 "$display", "TX Data: 0x%h", v0x1ec7110_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x1ec68f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x1e7c8a0;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 96 "$display", "\342\234\223 Transmission complete" {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x1ec7110_0, 0, 16;
    %vpi_call 2 104 "$display", "TX Data: 0x%h", v0x1ec7110_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x1ec68f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x1e7c8a0;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 110 "$display", "\342\234\223 Second transmission complete" {0 0 0};
    %vpi_call 2 113 "$display", "--- Testing Reception ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec6f70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec6f70_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec6af0_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x1ec68f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0x1e7c8a0;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 126 "$display", "\342\234\223 Reception complete" {0 0 0};
    %vpi_call 2 130 "$display", "--- Testing Burst Transmission ---" {0 0 0};
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v0x1ec7110_0, 0, 16;
    %vpi_call 2 132 "$display", "Burst TX: 0x%h", v0x1ec7110_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
T_5.6 ;
    %load/vec4 v0x1ec68f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.7, 6;
    %wait E_0x1e7c8a0;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 138 "$display", "\342\234\223 Burst transmission complete" {0 0 0};
    %vpi_call 2 141 "$display", "--- Testing Configuration ---" {0 0 0};
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x1ec7110_0, 0, 16;
    %vpi_call 2 143 "$display", "Config TX: 0x%h", v0x1ec7110_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec7040_0, 0, 1;
T_5.8 ;
    %load/vec4 v0x1ec68f0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.9, 6;
    %wait E_0x1e7c8a0;
    %jmp T_5.8;
T_5.9 ;
    %vpi_call 2 149 "$display", "\342\234\223 Configuration test complete" {0 0 0};
    %vpi_call 2 151 "$display", "=== All Master Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 152 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e96120;
T_6 ;
    %vpi_call 2 157 "$dumpfile", "spi_waveform.vcd" {0 0 0};
    %vpi_call 2 158 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e96120 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-msb_first/msb_first_tb.v";
    "results/issue-msb_first/msb_first.v";
