{:input (genetic.representation/genetic-representation "../mediumcorpus/59344.6564F02F.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_37, wire1_40, wire2_43, wire3_46, wire4_49, wire5_52, wire6_55, wire7_58, wire8_61, wire9_64, wire10_67, wire11_70, wire12_73, wire13_76, wire14_79, wire15_82, wire16_36, wire17_39, wire18_42, wire19_45, wire20_48\n, wire21_51, wire22_54, wire23_57, wire24_60, wire25_63, wire26_66, wire27_69, wire28_72, wire29_75, wire30_78, wire31_81);\n  wire \\:missing_edge ;\n  input wire0_37;\n  wire wire0_37;\n  input wire10_67;\n  wire wire10_67;\n  input wire11_70;\n  wire wire11_70;\n  input wire12_73;\n  wire wire12_73;\n  input wire13_76;\n  wire wire13_76;\n  input wire14_79;\n  wire wire14_79;\n  input wire15_82;\n  wire wire15_82;\n  output wire16_36;\n  wire wire16_36;\n  output wire17_39;\n  wire wire17_39;\n  output wire18_42;\n  wire wire18_42;\n  output wire19_45;\n  wire wire19_45;\n  input wire1_40;\n  wire wire1_40;\n  output wire20_48;\n  wire wire20_48;\n  output wire21_51;\n  wire wire21_51;\n  output wire22_54;\n  wire wire22_54;\n  output wire23_57;\n  wire wire23_57;\n  output wire24_60;\n  wire wire24_60;\n  output wire25_63;\n  wire wire25_63;\n  output wire26_66;\n  wire wire26_66;\n  output wire27_69;\n  wire wire27_69;\n  output wire28_72;\n  wire wire28_72;\n  output wire29_75;\n  wire wire29_75;\n  input wire2_43;\n  wire wire2_43;\n  output wire30_78;\n  wire wire30_78;\n  output wire31_81;\n  wire wire31_81;\n  wire wire32;\n  wire wire33;\n  wire wire34;\n  wire wire35_36;\n  wire wire35_37;\n  wire wire38_39;\n  wire wire38_40;\n  input wire3_46;\n  wire wire3_46;\n  wire wire41_42;\n  wire wire41_43;\n  wire wire44_45;\n  wire wire44_46;\n  wire wire47_48;\n  wire wire47_49;\n  input wire4_49;\n  wire wire4_49;\n  wire wire50_51;\n  wire wire50_52;\n  wire wire53_54;\n  wire wire53_55;\n  wire wire56_57;\n  wire wire56_58;\n  wire wire59_60;\n  wire wire59_61;\n  input wire5_52;\n  wire wire5_52;\n  wire wire62_63;\n  wire wire62_64;\n  wire wire65_66;\n  wire wire65_67;\n  wire wire68_69;\n  wire wire68_70;\n  input wire6_55;\n  wire wire6_55;\n  wire wire71_72;\n  wire wire71_73;\n  wire wire74_75;\n  wire wire74_76;\n  wire wire77_78;\n  wire wire77_79;\n  input wire7_58;\n  wire wire7_58;\n  wire wire80_81;\n  wire wire80_82;\n  input wire8_61;\n  wire wire8_61;\n  input wire9_64;\n  wire wire9_64;\n  assign wire32 = 1'h0;\n  assign wire33 = 1'h1;\n  assign wire34 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire80_82 = wire15_82;\n  assign wire31_81 = wire80_81;\n  assign wire80_81 = wire80_82;\n  assign wire77_79 = wire14_79;\n  assign wire30_78 = wire77_78;\n  assign wire77_78 = wire77_79;\n  assign wire74_76 = wire13_76;\n  assign wire29_75 = wire74_75;\n  assign wire74_75 = wire74_76;\n  assign wire71_73 = wire12_73;\n  assign wire28_72 = wire71_72;\n  assign wire71_72 = wire71_73;\n  assign wire68_70 = wire11_70;\n  assign wire27_69 = wire68_69;\n  assign wire68_69 = wire68_70;\n  assign wire65_67 = wire10_67;\n  assign wire26_66 = wire65_66;\n  assign wire65_66 = wire65_67;\n  assign wire62_64 = wire9_64;\n  assign wire25_63 = wire62_63;\n  assign wire62_63 = wire62_64;\n  assign wire59_61 = wire8_61;\n  assign wire24_60 = wire59_60;\n  assign wire59_60 = wire59_61;\n  assign wire56_58 = wire7_58;\n  assign wire23_57 = wire56_57;\n  assign wire56_57 = wire56_58;\n  assign wire53_55 = wire6_55;\n  assign wire22_54 = wire53_54;\n  assign wire53_54 = wire53_55;\n  assign wire50_52 = wire5_52;\n  assign wire21_51 = wire50_51;\n  assign wire50_51 = wire50_52;\n  assign wire47_49 = wire4_49;\n  assign wire20_48 = wire47_48;\n  assign wire47_48 = wire47_49;\n  assign wire44_46 = wire3_46;\n  assign wire19_45 = wire44_45;\n  assign wire44_45 = wire44_46;\n  assign wire41_43 = wire2_43;\n  assign wire18_42 = wire41_42;\n  assign wire41_42 = wire41_43;\n  assign wire38_40 = wire1_40;\n  assign wire17_39 = wire38_39;\n  assign wire38_39 = wire38_40;\n  assign wire35_37 = wire0_37;\n  assign wire16_36 = wire35_36;\n  assign wire35_36 = wire35_37;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:3.1-157.10\" *)\nmodule postsynth(wire0_37, wire1_40, wire2_43, wire3_46, wire4_49, wire5_52, wire6_55, wire7_58, wire8_61, wire9_64, wire10_67, wire11_70, wire12_73, wire13_76, wire14_79, wire15_82, wire16_36, wire17_39, wire18_42, wire19_45, wire20_48\n, wire21_51, wire22_54, wire23_57, wire24_60, wire25_63, wire26_66, wire27_69, wire28_72, wire29_75, wire30_78, wire31_81);\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:6.9-6.17\" *)\n  input wire0_37;\n  wire wire0_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:8.9-8.18\" *)\n  input wire10_67;\n  wire wire10_67;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:10.9-10.18\" *)\n  input wire11_70;\n  wire wire11_70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:12.9-12.18\" *)\n  input wire12_73;\n  wire wire12_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:14.9-14.18\" *)\n  input wire13_76;\n  wire wire13_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:16.9-16.18\" *)\n  input wire14_79;\n  wire wire14_79;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:18.9-18.18\" *)\n  input wire15_82;\n  wire wire15_82;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:20.10-20.19\" *)\n  output wire16_36;\n  wire wire16_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:22.10-22.19\" *)\n  output wire17_39;\n  wire wire17_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:24.10-24.19\" *)\n  output wire18_42;\n  wire wire18_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:26.10-26.19\" *)\n  output wire19_45;\n  wire wire19_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:28.9-28.17\" *)\n  input wire1_40;\n  wire wire1_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:30.10-30.19\" *)\n  output wire20_48;\n  wire wire20_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:32.10-32.19\" *)\n  output wire21_51;\n  wire wire21_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:34.10-34.19\" *)\n  output wire22_54;\n  wire wire22_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:36.10-36.19\" *)\n  output wire23_57;\n  wire wire23_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:38.10-38.19\" *)\n  output wire24_60;\n  wire wire24_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:40.10-40.19\" *)\n  output wire25_63;\n  wire wire25_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:42.10-42.19\" *)\n  output wire26_66;\n  wire wire26_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:44.10-44.19\" *)\n  output wire27_69;\n  wire wire27_69;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:46.10-46.19\" *)\n  output wire28_72;\n  wire wire28_72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:48.10-48.19\" *)\n  output wire29_75;\n  wire wire29_75;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:50.9-50.17\" *)\n  input wire2_43;\n  wire wire2_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:52.10-52.19\" *)\n  output wire30_78;\n  wire wire30_78;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:54.10-54.19\" *)\n  output wire31_81;\n  wire wire31_81;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:56.8-56.14\" *)\n  wire wire32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:57.8-57.14\" *)\n  wire wire33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:58.8-58.14\" *)\n  wire wire34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:59.8-59.17\" *)\n  wire wire35_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:60.8-60.17\" *)\n  wire wire35_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:61.8-61.17\" *)\n  wire wire38_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:62.8-62.17\" *)\n  wire wire38_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:63.9-63.17\" *)\n  input wire3_46;\n  wire wire3_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:65.8-65.17\" *)\n  wire wire41_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:66.8-66.17\" *)\n  wire wire41_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:67.8-67.17\" *)\n  wire wire44_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:68.8-68.17\" *)\n  wire wire44_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:69.8-69.17\" *)\n  wire wire47_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:70.8-70.17\" *)\n  wire wire47_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:71.9-71.17\" *)\n  input wire4_49;\n  wire wire4_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:73.8-73.17\" *)\n  wire wire50_51;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:74.8-74.17\" *)\n  wire wire50_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:75.8-75.17\" *)\n  wire wire53_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:76.8-76.17\" *)\n  wire wire53_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:77.8-77.17\" *)\n  wire wire56_57;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:78.8-78.17\" *)\n  wire wire56_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:79.8-79.17\" *)\n  wire wire59_60;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:80.8-80.17\" *)\n  wire wire59_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:81.9-81.17\" *)\n  input wire5_52;\n  wire wire5_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:83.8-83.17\" *)\n  wire wire62_63;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:84.8-84.17\" *)\n  wire wire62_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:85.8-85.17\" *)\n  wire wire65_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:86.8-86.17\" *)\n  wire wire65_67;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:87.8-87.17\" *)\n  wire wire68_69;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:88.8-88.17\" *)\n  wire wire68_70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:89.9-89.17\" *)\n  input wire6_55;\n  wire wire6_55;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:91.8-91.17\" *)\n  wire wire71_72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:92.8-92.17\" *)\n  wire wire71_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:93.8-93.17\" *)\n  wire wire74_75;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:94.8-94.17\" *)\n  wire wire74_76;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:95.8-95.17\" *)\n  wire wire77_78;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:96.8-96.17\" *)\n  wire wire77_79;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:97.9-97.17\" *)\n  input wire7_58;\n  wire wire7_58;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:99.8-99.17\" *)\n  wire wire80_81;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:100.8-100.17\" *)\n  wire wire80_82;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:101.9-101.17\" *)\n  input wire8_61;\n  wire wire8_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/C6B13AF2.v:103.9-103.17\" *)\n  input wire9_64;\n  wire wire9_64;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16_36 = wire0_37;\n  assign wire17_39 = wire1_40;\n  assign wire18_42 = wire2_43;\n  assign wire19_45 = wire3_46;\n  assign wire20_48 = wire4_49;\n  assign wire21_51 = wire5_52;\n  assign wire22_54 = wire6_55;\n  assign wire23_57 = wire7_58;\n  assign wire24_60 = wire8_61;\n  assign wire25_63 = wire9_64;\n  assign wire26_66 = wire10_67;\n  assign wire27_69 = wire11_70;\n  assign wire28_72 = wire12_73;\n  assign wire29_75 = wire13_76;\n  assign wire30_78 = wire14_79;\n  assign wire31_81 = wire15_82;\n  assign wire32 = 1'h0;\n  assign wire33 = 1'h1;\n  assign wire34 = 1'h0;\n  assign wire35_36 = wire0_37;\n  assign wire35_37 = wire0_37;\n  assign wire38_39 = wire1_40;\n  assign wire38_40 = wire1_40;\n  assign wire41_42 = wire2_43;\n  assign wire41_43 = wire2_43;\n  assign wire44_45 = wire3_46;\n  assign wire44_46 = wire3_46;\n  assign wire47_48 = wire4_49;\n  assign wire47_49 = wire4_49;\n  assign wire50_51 = wire5_52;\n  assign wire50_52 = wire5_52;\n  assign wire53_54 = wire6_55;\n  assign wire53_55 = wire6_55;\n  assign wire56_57 = wire7_58;\n  assign wire56_58 = wire7_58;\n  assign wire59_60 = wire8_61;\n  assign wire59_61 = wire8_61;\n  assign wire62_63 = wire9_64;\n  assign wire62_64 = wire9_64;\n  assign wire65_66 = wire10_67;\n  assign wire65_67 = wire10_67;\n  assign wire68_69 = wire11_70;\n  assign wire68_70 = wire11_70;\n  assign wire71_72 = wire12_73;\n  assign wire71_73 = wire12_73;\n  assign wire74_75 = wire13_76;\n  assign wire74_76 = wire13_76;\n  assign wire77_78 = wire14_79;\n  assign wire77_79 = wire14_79;\n  assign wire80_81 = wire15_82;\n  assign wire80_82 = wire15_82;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}