

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12'
================================================================
* Date:           Sun Nov 13 23:03:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4013|     4013|  32.104 us|  32.104 us|  4013|  4013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_11_VITIS_LOOP_154_12  |     4011|     4011|         9|          1|          1|  4004|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%position_1 = alloca i32 1"   --->   Operation 13 'alloca' 'position_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 14 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten119 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 18 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_counter_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dst_counter_12"   --->   Operation 19 'read' 'dst_counter_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten119"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dst_counter_12_read, i32 %dst_counter"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %position_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body232"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten119_load = load i12 %indvar_flatten119" [top.cpp:153]   --->   Operation 26 'load' 'indvar_flatten119_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln153 = icmp_eq  i12 %indvar_flatten119_load, i12 4004" [top.cpp:153]   --->   Operation 29 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln153 = add i12 %indvar_flatten119_load, i12 1" [top.cpp:153]   --->   Operation 30 'add' 'add_ln153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc249, void %for.body256.preheader.exitStub" [top.cpp:153]   --->   Operation 31 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [top.cpp:154]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln154 = icmp_eq  i3 %j_load, i3 4" [top.cpp:154]   --->   Operation 33 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln153 = select i1 %icmp_ln154, i3 0, i3 %j_load" [top.cpp:153]   --->   Operation 34 'select' 'select_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i3 %select_ln153" [top.cpp:155]   --->   Operation 35 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%j_8 = add i3 %select_ln153, i3 1" [top.cpp:154]   --->   Operation 36 'add' 'j_8' <Predicate = (!icmp_ln153)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln154 = store i12 %add_ln153, i12 %indvar_flatten119" [top.cpp:154]   --->   Operation 37 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln154 = store i3 %j_8, i3 %j" [top.cpp:154]   --->   Operation 38 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%position_1_load = load i32 %position_1" [top.cpp:159]   --->   Operation 39 'load' 'position_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_counter_load_6 = load i32 %dst_counter" [top.cpp:155]   --->   Operation 40 'load' 'dst_counter_load_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [top.cpp:153]   --->   Operation 41 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln153_1 = add i10 %i_load, i10 1" [top.cpp:153]   --->   Operation 42 'add' 'add_ln153_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.77ns)   --->   "%cmp241_mid1 = icmp_ult  i10 %add_ln153_1, i10 1000" [top.cpp:153]   --->   Operation 43 'icmp' 'cmp241_mid1' <Predicate = (icmp_ln154)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%cmp241135 = icmp_ult  i10 %i_load, i10 1000" [top.cpp:153]   --->   Operation 44 'icmp' 'cmp241135' <Predicate = (!icmp_ln154)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node position_5)   --->   "%select_ln153_1 = select i1 %icmp_ln154, i1 %cmp241_mid1, i1 %cmp241135" [top.cpp:153]   --->   Operation 45 'select' 'select_ln153_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.68ns)   --->   "%select_ln153_2 = select i1 %icmp_ln154, i10 %add_ln153_1, i10 %i_load" [top.cpp:153]   --->   Operation 46 'select' 'select_ln153_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_10_cast10 = zext i3 %select_ln153" [top.cpp:153]   --->   Operation 47 'zext' 'j_10_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln155, i3 0" [top.cpp:155]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i5 %shl_ln" [top.cpp:155]   --->   Operation 49 'zext' 'zext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.42ns)   --->   "%lshr_ln155 = lshr i32 %position_1_load, i32 %zext_ln155_1" [top.cpp:155]   --->   Operation 50 'lshr' 'lshr_ln155' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i32 %lshr_ln155" [top.cpp:155]   --->   Operation 51 'trunc' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln155 = add i32 %j_10_cast10, i32 %dst_counter_load_6" [top.cpp:155]   --->   Operation 52 'add' 'add_ln155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i32 %add_ln155" [top.cpp:155]   --->   Operation 53 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln155_1 = add i64 %zext_ln155, i64 %dst_buff_read" [top.cpp:155]   --->   Operation 54 'add' 'add_ln155_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln155_1" [top.cpp:155]   --->   Operation 55 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln156 = icmp_eq  i3 %select_ln153, i3 3" [top.cpp:156]   --->   Operation 56 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%dst_counter_10 = add i32 %dst_counter_load_6, i32 4" [top.cpp:157]   --->   Operation 57 'add' 'dst_counter_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%add_ln159 = add i32 %position_1_load, i32 1" [top.cpp:159]   --->   Operation 58 'add' 'add_ln159' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%position_5 = select i1 %select_ln153_1, i32 %add_ln159, i32 %position_1_load" [top.cpp:158]   --->   Operation 59 'select' 'position_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.69ns) (out node of the LUT)   --->   "%position = select i1 %icmp_ln156, i32 %position_5, i32 %position_1_load" [top.cpp:156]   --->   Operation 60 'select' 'position' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%dst_counter_11 = select i1 %icmp_ln156, i32 %dst_counter_10, i32 %dst_counter_load_6" [top.cpp:156]   --->   Operation 61 'select' 'dst_counter_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln154 = store i10 %select_ln153_2, i10 %i" [top.cpp:154]   --->   Operation 62 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 %dst_counter_11, i32 %dst_counter" [top.cpp:154]   --->   Operation 63 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 %position, i32 %position_1" [top.cpp:154]   --->   Operation 64 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 65 [1/1] (8.00ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:155]   --->   Operation 65 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 66 [1/1] (8.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %trunc_ln155_1, i1 1" [top.cpp:155]   --->   Operation 66 'write' 'write_ln155' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 67 [5/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 67 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 68 [4/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 68 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 69 [3/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 69 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 70 [2/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 70 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 77 'load' 'dst_counter_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_15_out, i32 %dst_counter_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_153_11_VITIS_LOOP_154_12_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4004, i64 4004, i64 4004"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [top.cpp:154]   --->   Operation 74 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 75 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.body232" [top.cpp:154]   --->   Operation 76 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst_counter_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_counter_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100000000]
position_1             (alloca           ) [ 0110000000]
dst_counter            (alloca           ) [ 0111111110]
i                      (alloca           ) [ 0110000000]
indvar_flatten119      (alloca           ) [ 0100000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
dst_buff_read          (read             ) [ 0110000000]
dst_counter_12_read    (read             ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
indvar_flatten119_load (load             ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000]
icmp_ln153             (icmp             ) [ 0111111110]
add_ln153              (add              ) [ 0000000000]
br_ln153               (br               ) [ 0000000000]
j_load                 (load             ) [ 0000000000]
icmp_ln154             (icmp             ) [ 0110000000]
select_ln153           (select           ) [ 0110000000]
trunc_ln155            (trunc            ) [ 0110000000]
j_8                    (add              ) [ 0000000000]
store_ln154            (store            ) [ 0000000000]
store_ln154            (store            ) [ 0000000000]
position_1_load        (load             ) [ 0000000000]
dst_counter_load_6     (load             ) [ 0000000000]
i_load                 (load             ) [ 0000000000]
add_ln153_1            (add              ) [ 0000000000]
cmp241_mid1            (icmp             ) [ 0000000000]
cmp241135              (icmp             ) [ 0000000000]
select_ln153_1         (select           ) [ 0000000000]
select_ln153_2         (select           ) [ 0000000000]
j_10_cast10            (zext             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
zext_ln155_1           (zext             ) [ 0000000000]
lshr_ln155             (lshr             ) [ 0000000000]
trunc_ln155_1          (trunc            ) [ 0101100000]
add_ln155              (add              ) [ 0000000000]
zext_ln155             (zext             ) [ 0000000000]
add_ln155_1            (add              ) [ 0000000000]
gmem_addr              (getelementptr    ) [ 0101111111]
icmp_ln156             (icmp             ) [ 0000000000]
dst_counter_10         (add              ) [ 0000000000]
add_ln159              (add              ) [ 0000000000]
position_5             (select           ) [ 0000000000]
position               (select           ) [ 0000000000]
dst_counter_11         (select           ) [ 0000000000]
store_ln154            (store            ) [ 0000000000]
store_ln154            (store            ) [ 0000000000]
store_ln154            (store            ) [ 0000000000]
gmem_addr_12_req       (writereq         ) [ 0000000000]
write_ln155            (write            ) [ 0000000000]
specloopname_ln0       (specloopname     ) [ 0000000000]
empty                  (speclooptripcount) [ 0000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000]
specloopname_ln154     (specloopname     ) [ 0000000000]
gmem_addr_12_resp      (writeresp        ) [ 0000000000]
br_ln154               (br               ) [ 0000000000]
dst_counter_load       (load             ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst_counter_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_buff"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_counter_15_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_counter_15_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_153_11_VITIS_LOOP_154_12_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="position_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="position_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dst_counter_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_counter/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten119_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten119/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dst_buff_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_buff_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dst_counter_12_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_counter_12_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_writeresp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_12_req/3 gmem_addr_12_resp/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln155_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2"/>
<pin id="124" dir="0" index="2" bw="8" slack="2"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="12" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten119_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten119_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln153_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln153_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln154_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln153_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln155_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln154_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln154_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="position_1_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="position_1_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="dst_counter_load_6_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load_6/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="1"/>
<pin id="222" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln153_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="cmp241_mid1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp241_mid1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="cmp241135_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp241135/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln153_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln153_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_10_cast10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_10_cast10/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln155_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="lshr_ln155_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln155/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln155_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln155_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln155_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln155_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="1"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="gmem_addr_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln156_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="dst_counter_10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_counter_10/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln159_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="position_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="position_5/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="position_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="position/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_counter_11_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_counter_11/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln154_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln154_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln154_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="dst_counter_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="7"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_counter_load/8 "/>
</bind>
</comp>

<comp id="360" class="1005" name="j_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="367" class="1005" name="position_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="position_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="dst_counter_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_counter "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="389" class="1005" name="indvar_flatten119_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten119 "/>
</bind>
</comp>

<comp id="396" class="1005" name="dst_buff_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dst_buff_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln153_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="7"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln154_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="411" class="1005" name="select_ln153_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="1"/>
<pin id="413" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln153 "/>
</bind>
</comp>

<comp id="417" class="1005" name="trunc_ln155_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln155_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2"/>
<pin id="424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln155_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="gmem_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="135"><net_src comp="80" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="177" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="186" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="171" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="198" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="229" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="235" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="223" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="220" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="214" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="255" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="217" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="217" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="214" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="8" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="241" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="214" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="300" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="214" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="300" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="305" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="217" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="248" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="333" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="325" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="363"><net_src comp="82" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="370"><net_src comp="86" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="377"><net_src comp="90" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="385"><net_src comp="94" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="392"><net_src comp="98" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="399"><net_src comp="102" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="404"><net_src comp="165" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="180" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="414"><net_src comp="186" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="420"><net_src comp="194" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="425"><net_src comp="275" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="430"><net_src comp="294" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
	Port: dst_counter_15_out | {8 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 : dst_counter_12 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12 : dst_buff | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten119_load : 1
		icmp_ln153 : 2
		add_ln153 : 2
		br_ln153 : 3
		j_load : 1
		icmp_ln154 : 2
		select_ln153 : 3
		trunc_ln155 : 4
		j_8 : 4
		store_ln154 : 3
		store_ln154 : 5
	State 2
		add_ln153_1 : 1
		cmp241_mid1 : 2
		cmp241135 : 1
		select_ln153_1 : 3
		select_ln153_2 : 2
		zext_ln155_1 : 1
		lshr_ln155 : 2
		trunc_ln155_1 : 3
		add_ln155 : 1
		zext_ln155 : 2
		add_ln155_1 : 3
		gmem_addr : 4
		dst_counter_10 : 1
		add_ln159 : 1
		position_5 : 4
		position : 5
		dst_counter_11 : 2
		store_ln154 : 3
		store_ln154 : 3
		store_ln154 : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		write_ln0 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         add_ln153_fu_171        |    0    |    12   |
|          |            j_8_fu_198           |    0    |    11   |
|          |        add_ln153_1_fu_223       |    0    |    13   |
|    add   |         add_ln155_fu_279        |    0    |    39   |
|          |        add_ln155_1_fu_289       |    0    |    71   |
|          |      dst_counter_10_fu_305      |    0    |    39   |
|          |         add_ln159_fu_311        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |       select_ln153_fu_186       |    0    |    3    |
|          |      select_ln153_1_fu_241      |    0    |    2    |
|  select  |      select_ln153_2_fu_248      |    0    |    10   |
|          |        position_5_fu_317        |    0    |    32   |
|          |         position_fu_325         |    0    |    32   |
|          |      dst_counter_11_fu_333      |    0    |    32   |
|----------|---------------------------------|---------|---------|
|   lshr   |        lshr_ln155_fu_269        |    0    |   100   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln153_fu_165        |    0    |    12   |
|          |        icmp_ln154_fu_180        |    0    |    8    |
|   icmp   |        cmp241_mid1_fu_229       |    0    |    11   |
|          |         cmp241135_fu_235        |    0    |    11   |
|          |        icmp_ln156_fu_300        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|   read   |    dst_buff_read_read_fu_102    |    0    |    0    |
|          | dst_counter_12_read_read_fu_108 |    0    |    0    |
|----------|---------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_114      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln155_write_fu_121    |    0    |    0    |
|          |      write_ln0_write_fu_130     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln155_fu_194       |    0    |    0    |
|          |       trunc_ln155_1_fu_275      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        j_10_cast10_fu_255       |    0    |    0    |
|   zext   |       zext_ln155_1_fu_265       |    0    |    0    |
|          |        zext_ln155_fu_285        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_258          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   485   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  dst_buff_read_reg_396  |   64   |
|   dst_counter_reg_374   |   32   |
|    gmem_addr_reg_427    |    8   |
|        i_reg_382        |   10   |
|    icmp_ln153_reg_401   |    1   |
|    icmp_ln154_reg_405   |    1   |
|indvar_flatten119_reg_389|   12   |
|        j_reg_360        |    3   |
|    position_1_reg_367   |   32   |
|   select_ln153_reg_411  |    3   |
|  trunc_ln155_1_reg_422  |    8   |
|   trunc_ln155_reg_417   |    2   |
+-------------------------+--------+
|          Total          |   176  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_114 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   485  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   176  |   485  |
+-----------+--------+--------+--------+
