Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Apr 10 03:51:19 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.856        0.000                      0                  289        0.166        0.000                      0                  289        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.856        0.000                      0                  289        0.166        0.000                      0                  289        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.879     9.082    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502    14.906    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.938    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.879     9.082    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502    14.906    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.938    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.879     9.082    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502    14.906    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.938    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.334%)  route 3.053ns (78.666%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.879     9.082    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502    14.906    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X63Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.938    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.875     9.079    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.905    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism              0.296    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.961    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.875     9.079    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.905    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism              0.296    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.961    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.875     9.079    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.905    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism              0.296    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.961    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.875     9.079    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.501    14.905    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism              0.296    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.961    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.736     8.939    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y68         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.499    14.903    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y68         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.935    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.151%)  route 2.910ns (77.849%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.617     5.201    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.857     6.514    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.638 r  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2/O
                         net (fo=2, routed)           0.803     7.441    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_2_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.565 f  forLoop_idx_0_233786878[1].p0_button_cond/D_last_q_i_1/O
                         net (fo=4, routed)           0.514     8.079    forLoop_idx_0_233786878[1].p0_button_cond/M_p0_button_cond_out[0]
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.203 r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.736     8.939    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q[0]_i_2_n_0
    SLICE_X63Y68         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.499    14.903    forLoop_idx_0_233786878[1].p0_button_cond/CLK
    SLICE_X63Y68         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.935    forLoop_idx_0_233786878[1].p0_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.531    motor/pwm/CLK
    SLICE_X58Y66         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  motor/pwm/D_next_value_q_reg[7]/Q
                         net (fo=1, routed)           0.103     1.775    motor/pwm/D_next_value_q[7]
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.063     1.609    motor/pwm/D_cur_value_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.531    motor/pwm/CLK
    SLICE_X58Y66         FDRE                                         r  motor/pwm/D_next_value_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  motor/pwm/D_next_value_q_reg[6]/Q
                         net (fo=1, routed)           0.103     1.775    motor/pwm/D_next_value_q[6]
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.063     1.609    motor/pwm/D_cur_value_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.531    motor/pwm/CLK
    SLICE_X58Y66         FDRE                                         r  motor/pwm/D_next_value_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  motor/pwm/D_next_value_q_reg[4]/Q
                         net (fo=1, routed)           0.103     1.775    motor/pwm/D_next_value_q[4]
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.059     1.605    motor/pwm/D_cur_value_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.531    motor/pwm/CLK
    SLICE_X58Y66         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  motor/pwm/D_next_value_q_reg[5]/Q
                         net (fo=1, routed)           0.101     1.773    motor/pwm/D_next_value_q[5]
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X60Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.052     1.598    motor/pwm/D_cur_value_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 forLoop_idx_0_945004243[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.583     1.527    forLoop_idx_0_945004243[0].p1_button_cond/CLK
    SLICE_X61Y70         FDRE                                         r  forLoop_idx_0_945004243[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_945004243[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=3, routed)           0.153     1.821    forLoop_idx_0_945004243[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  forLoop_idx_0_945004243[0].p1_button_cond/D_last_q_i_1__2/O
                         net (fo=4, routed)           0.000     1.866    forLoop_idx_0_1041011717[0].p1_button_edge/M_p1_button_cond_out[0]
    SLICE_X60Y69         FDRE                                         r  forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     2.041    forLoop_idx_0_1041011717[0].p1_button_edge/CLK
    SLICE_X60Y69         FDRE                                         r  forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.120     1.662    forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.223%)  route 0.140ns (49.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.530    motor/pwm/CLK
    SLICE_X58Y67         FDRE                                         r  motor/pwm/D_next_value_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  motor/pwm/D_next_value_q_reg[8]/Q
                         net (fo=1, routed)           0.140     1.811    motor/pwm/D_next_value_q[8]
    SLICE_X59Y66         FDRE                                         r  motor/pwm/D_cur_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.044    motor/pwm/CLK
    SLICE_X59Y66         FDRE                                         r  motor/pwm/D_cur_value_q_reg[8]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.057     1.602    motor/pwm/D_cur_value_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.530    motor/pwm/CLK
    SLICE_X59Y67         FDRE                                         r  motor/pwm/D_next_value_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  motor/pwm/D_next_value_q_reg[1]/Q
                         net (fo=1, routed)           0.153     1.824    motor/pwm/D_next_value_q[1]
    SLICE_X61Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X61Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[1]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.066     1.612    motor/pwm/D_cur_value_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_cu/D_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.382%)  route 0.183ns (46.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.528    forLoop_idx_0_1428336298[1].p0_button_edge/CLK
    SLICE_X64Y70         FDRE                                         r  forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.183     1.874    forLoop_idx_0_233786878[1].p0_button_cond/D_last_q
    SLICE_X60Y70         LUT5 (Prop_lut5_I1_O)        0.045     1.919 r  forLoop_idx_0_233786878[1].p0_button_cond/D_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    game_datapath/game_cu/D_game_fsm_q_reg[2]_0[0]
    SLICE_X60Y70         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.850     2.040    game_datapath/game_cu/CLK
    SLICE_X60Y70         FDSE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X60Y70         FDSE (Hold_fdse_C_D)         0.120     1.681    game_datapath/game_cu/D_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.728%)  route 0.165ns (56.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.530    motor/pwm/CLK
    SLICE_X59Y67         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  motor/pwm/D_next_value_q_reg[3]/Q
                         net (fo=1, routed)           0.165     1.823    motor/pwm/D_next_value_q[3]
    SLICE_X61Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    motor/pwm/CLK
    SLICE_X61Y65         FDRE                                         r  motor/pwm/D_cur_value_q_reg[3]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.018     1.564    motor/pwm/D_cur_value_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.589     1.533    forLoop_idx_0_233786878[0].p0_button_cond/CLK
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.791    forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.857     2.047    forLoop_idx_0_233786878[0].p0_button_cond/CLK
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   forLoop_idx_0_1041011717[1].p1_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y70   forLoop_idx_0_1428336298[0].p0_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y64   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   forLoop_idx_0_1041011717[1].p1_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   forLoop_idx_0_1041011717[1].p1_button_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   forLoop_idx_0_1428336298[0].p0_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   forLoop_idx_0_1428336298[0].p0_button_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   forLoop_idx_0_1041011717[0].p1_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   forLoop_idx_0_1041011717[1].p1_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   forLoop_idx_0_1041011717[1].p1_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   forLoop_idx_0_1428336298[0].p0_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y70   forLoop_idx_0_1428336298[0].p0_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1428336298[1].p0_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   forLoop_idx_0_233786878[0].p0_button_cond/D_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 5.400ns (59.219%)  route 3.719ns (40.781%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.618     5.202    motor/pwm/ctr/CLK
    SLICE_X58Y65         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.012     6.670    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.794 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.794    motor/pwm/ctr_n_1
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.195 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    motor/pwm/pulse0_carry_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.466 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.723     8.189    motor/pwm/M_pwm_pulse
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.399     8.588 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.984    10.572    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.749    14.321 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.321    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.589ns  (logic 5.167ns (60.154%)  route 3.422ns (39.846%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.618     5.202    motor/pwm/ctr/CLK
    SLICE_X58Y65         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.012     6.670    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.794 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.794    motor/pwm/ctr_n_1
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.195 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    motor/pwm/pulse0_carry_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.466 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.723     8.189    motor/pwm/M_pwm_pulse
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.373     8.562 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.688    10.249    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.542    13.791 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    13.791    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.428ns (74.248%)  route 0.495ns (25.752%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.583     1.527    game_datapath/game_regfiles/CLK
    SLICE_X58Y70         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.173     1.841    motor/pwm/M_game_datapath_motor_direction[0]
    SLICE_X58Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.323     2.208    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.451 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.493ns (70.933%)  route 0.612ns (29.067%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.583     1.527    game_datapath/game_regfiles/CLK
    SLICE_X58Y70         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.173     1.841    motor/pwm/M_game_datapath_motor_direction[0]
    SLICE_X58Y70         LUT2 (Prop_lut2_I1_O)        0.043     1.884 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.439     2.323    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.309     3.631 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.631    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.634ns (23.698%)  route 5.261ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.640     6.150    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     6.894    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502     4.906    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.634ns (23.698%)  route 5.261ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.640     6.150    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     6.894    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502     4.906    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.634ns (23.698%)  route 5.261ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.640     6.150    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     6.894    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502     4.906    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.894ns  (logic 1.634ns (23.698%)  route 5.261ns (76.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.640     6.150    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.124     6.274 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     6.894    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.502     4.906    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 1.489ns (45.972%)  route 1.750ns (54.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.750     3.239    forLoop_idx_0_233786878[0].p0_button_cond/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504     4.908    forLoop_idx_0_233786878[0].p0_button_cond/sync/CLK
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.034ns  (logic 1.492ns (49.188%)  route 1.541ns (50.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.541     3.034    forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X65Y73         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494     4.898    forLoop_idx_0_233786878[1].p0_button_cond/sync/CLK
    SLICE_X65Y73         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.390ns  (logic 1.486ns (62.189%)  route 0.904ns (37.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.904     2.390    forLoop_idx_0_945004243[1].p1_button_cond/sync/D[0]
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494     4.898    forLoop_idx_0_945004243[1].p1_button_cond/sync/CLK
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 1.486ns (62.309%)  route 0.899ns (37.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.899     2.384    forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494     4.898    forLoop_idx_0_945004243[0].p1_button_cond/sync/CLK
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.254ns (42.862%)  route 0.339ns (57.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.339     0.593    forLoop_idx_0_945004243[1].p1_button_cond/sync/D[0]
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     2.038    forLoop_idx_0_945004243[1].p1_button_cond/sync/CLK
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.253ns (42.014%)  route 0.350ns (57.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.350     0.603    forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     2.038    forLoop_idx_0_945004243[0].p1_button_cond/sync/CLK
    SLICE_X64Y73         FDRE                                         r  forLoop_idx_0_945004243[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.260ns (29.253%)  route 0.628ns (70.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.628     0.888    forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X65Y73         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.848     2.038    forLoop_idx_0_233786878[1].p0_button_cond/sync/CLK
    SLICE_X65Y73         FDRE                                         r  forLoop_idx_0_233786878[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.257ns (26.071%)  route 0.728ns (73.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.728     0.984    forLoop_idx_0_233786878[0].p0_button_cond/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.858     2.048    forLoop_idx_0_233786878[0].p0_button_cond/sync/CLK
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_233786878[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.371ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.168     2.445    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.490 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.693    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.371ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.168     2.445    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.490 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.693    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.371ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.168     2.445    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.490 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.693    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.371ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.168     2.445    reset_cond/rst_n_IBUF
    SLICE_X59Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.490 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.203     2.693    reset_cond/M_reset_cond_in
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X59Y65         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





