
led.elf:     file format elf32-littleriscv


Disassembly of section .vectors:

00000000 <_stack_start-0x10000>:
  // external interrupts are handled by the same callback
  // until compiler supports IRQ routines
  .org 0x00
  .rept 31
  nop
  .endr
   0:	00000013          	nop
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00000013          	nop
  38:	00000013          	nop
  3c:	00000013          	nop
  40:	00000013          	nop
  44:	00000013          	nop
  48:	00000013          	nop
  4c:	00000013          	nop
  50:	00000013          	nop
  54:	00000013          	nop
  58:	00000013          	nop
  5c:	00000013          	nop
  60:	00000013          	nop
  64:	00000013          	nop
  68:	00000013          	nop
  6c:	00000013          	nop
  70:	00000013          	nop
  74:	00000013          	nop
  78:	00000013          	nop
  jal x0, default_exc_handler
  7c:	0100006f          	j	8c <_stext>

  // reset vector
  .org 0x80
  jal x0, reset_handler
  80:	0100006f          	j	90 <reset_handler>

  // illegal instruction exception
  .org 0x84
  jal x0, default_exc_handler
  84:	0080006f          	j	8c <_stext>

  // ecall handler
  .org 0x88
  jal x0, default_exc_handler
  88:	0040006f          	j	8c <_stext>

Disassembly of section .text:

0000008c <_stext>:
  jal x0, default_exc_handler
  8c:	0000006f          	j	8c <_stext>

00000090 <reset_handler>:
  mv  x1, x0
  90:	00000093          	li	ra,0
  mv  x2, x1
  94:	8106                	mv	sp,ra
  mv  x3, x1
  96:	8186                	mv	gp,ra
  mv  x4, x1
  98:	8206                	mv	tp,ra
  mv  x5, x1
  9a:	8286                	mv	t0,ra
  mv  x6, x1
  9c:	8306                	mv	t1,ra
  mv  x7, x1
  9e:	8386                	mv	t2,ra
  mv  x8, x1
  a0:	8406                	mv	s0,ra
  mv  x9, x1
  a2:	8486                	mv	s1,ra
  mv x10, x1
  a4:	8506                	mv	a0,ra
  mv x11, x1
  a6:	8586                	mv	a1,ra
  mv x12, x1
  a8:	8606                	mv	a2,ra
  mv x13, x1
  aa:	8686                	mv	a3,ra
  mv x14, x1
  ac:	8706                	mv	a4,ra
  mv x15, x1
  ae:	8786                	mv	a5,ra
  mv x16, x1
  b0:	8806                	mv	a6,ra
  mv x17, x1
  b2:	8886                	mv	a7,ra
  mv x18, x1
  b4:	8906                	mv	s2,ra
  mv x19, x1
  b6:	8986                	mv	s3,ra
  mv x20, x1
  b8:	8a06                	mv	s4,ra
  mv x21, x1
  ba:	8a86                	mv	s5,ra
  mv x22, x1
  bc:	8b06                	mv	s6,ra
  mv x23, x1
  be:	8b86                	mv	s7,ra
  mv x24, x1
  c0:	8c06                	mv	s8,ra
  mv x25, x1
  c2:	8c86                	mv	s9,ra
  mv x26, x1
  c4:	8d06                	mv	s10,ra
  mv x27, x1
  c6:	8d86                	mv	s11,ra
  mv x28, x1
  c8:	8e06                	mv	t3,ra
  mv x29, x1
  ca:	8e86                	mv	t4,ra
  mv x30, x1
  cc:	8f06                	mv	t5,ra
  mv x31, x1
  ce:	8f86                	mv	t6,ra
  la   x2, _stack_start
  d0:	00010117          	auipc	sp,0x10
  d4:	f3010113          	addi	sp,sp,-208 # 10000 <_stack_start>

000000d8 <_start>:
  la x26, _bss_start
  d8:	13400d13          	li	s10,308
  la x27, _bss_end
  dc:	13400d93          	li	s11,308
  bge x26, x27, zero_loop_end
  e0:	01bd5763          	bge	s10,s11,ee <main_entry>

000000e4 <zero_loop>:
  sw x0, 0(x26)
  e4:	000d2023          	sw	zero,0(s10)
  addi x26, x26, 4
  e8:	0d11                	addi	s10,s10,4
  ble x26, x27, zero_loop
  ea:	ffaddde3          	bge	s11,s10,e4 <zero_loop>

000000ee <main_entry>:
  addi x10, x0, 0
  ee:	00000513          	li	a0,0
  addi x11, x0, 0
  f2:	00000593          	li	a1,0
  jal x1, main
  f6:	004000ef          	jal	ra,fa <main>

000000fa <main>:
  return usleep_ibex(usec);
}

int main(int argc, char **argv) {
  volatile uint32_t *var = (volatile uint32_t *) 0x10000000;
  *var = 0;
  fa:	100007b7          	lui	a5,0x10000
  asm volatile(
  fe:	670d                	lui	a4,0x3
  *var = 0;
 100:	0007a023          	sw	zero,0(a5) # 10000000 <_stack_start+0xfff0000>
  asm volatile(
 104:	0d470713          	addi	a4,a4,212 # 30d4 <_min_stack+0x10d4>

  while (1) {
    //usleep(1000 * 1000); // 1000 ms
    usleep(1 * 1000); // 1 ms
    *var = ~(*var);
 108:	100006b7          	lui	a3,0x10000
  asm volatile(
 10c:	87ba                	mv	a5,a4
 10e:	0001                	nop
 110:	0001                	nop
 112:	0001                	nop
 114:	0001                	nop
 116:	17fd                	addi	a5,a5,-1
 118:	fbfd                	bnez	a5,10e <main+0x14>
    *var = ~(*var);
 11a:	429c                	lw	a5,0(a3)
 11c:	fff7c793          	not	a5,a5
 120:	c29c                	sw	a5,0(a3)
 122:	b7ed                	j	10c <main+0x12>

00000124 <__CTOR_LIST__>:
	...

0000012c <__CTOR_END__>:
	...

Disassembly of section .stack:

0000c000 <_stack-0x2000>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
  .endr
   0:	000001b7          	lui	gp,0x0
   4:	0004                	0x4
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0104                	addi	s1,sp,128
   c:	00ca                	slli	ra,ra,0x12
   e:	0000                	unimp
  10:	7c0c                	flw	fa1,56(s0)
  12:	0000                	unimp
  14:	0e00                	addi	s0,sp,784
  16:	0000                	unimp
  18:	2000                	fld	fs0,0(s0)
	...
  22:	0000                	unimp
  24:	0200                	addi	s0,sp,256
  26:	0601                	addi	a2,a2,0
  28:	005d                	c.nop	23
  2a:	0000                	unimp
  2c:	0102                	c.slli64	sp
  2e:	5b08                	lw	a0,48(a4)
  30:	0000                	unimp
  32:	0200                	addi	s0,sp,256
  34:	0502                	c.slli64	a0
  36:	011e                	slli	sp,sp,0x7
  38:	0000                	unimp
  3a:	0202                	c.slli64	tp
  3c:	00006907          	0x6907
  40:	0200                	addi	s0,sp,256
  42:	0504                	addi	s1,sp,640
  44:	0005                	c.nop	1
  46:	0000                	unimp
  48:	00008203          	lb	tp,0(ra)
  4c:	0200                	addi	s0,sp,256
  4e:	0054194f          	fnmadd.s	fs2,fs0,ft5,ft0,rtz
  52:	0000                	unimp
  54:	0402                	c.slli64	s0
  56:	0000a307          	flw	ft6,0(ra)
  5a:	0200                	addi	s0,sp,256
  5c:	0508                	addi	a0,sp,640
  5e:	0000                	unimp
  60:	0000                	unimp
  62:	0802                	c.slli64	a6
  64:	00009e07          	0x9e07
  68:	0400                	addi	s0,sp,512
  6a:	0504                	addi	s1,sp,640
  6c:	6e69                	lui	t3,0x1a
  6e:	0074                	addi	a3,sp,12
  70:	0402                	c.slli64	s0
  72:	0000a807          	flw	fa6,0(ra)
  76:	0300                	addi	s0,sp,384
  78:	0084                	addi	s1,sp,64
  7a:	0000                	unimp
  jal x0, default_exc_handler
  7c:	48143003          	0x48143003
  jal x0, reset_handler
  80:	0000                	unimp
  82:	0500                	addi	s0,sp,640
  jal x0, default_exc_handler
  84:	00000077          	0x77
  jal x0, default_exc_handler
  88:	8d06                	mv	s10,ra
  8a:	0000                	unimp
  jal x0, default_exc_handler
  8c:	0100                	addi	s0,sp,128
  8e:	0525                	addi	a0,a0,9
  mv  x1, x0
  90:	0069                	c.nop	26
  92:	0000                	unimp
  mv  x2, x1
  94:	00fa                	slli	ra,ra,0x1e
  mv  x3, x1
  96:	0000                	unimp
  mv  x4, x1
  98:	002a                	c.slli	zero,0xa
  mv  x5, x1
  9a:	0000                	unimp
  mv  x6, x1
  9c:	9c01                	0x9c01
  mv  x7, x1
  9e:	00000137          	lui	sp,0x0
  mv  x9, x1
  a2:	0000b507          	fld	fa0,0(ra)
  mv x11, x1
  a6:	0100                	addi	s0,sp,128
  mv x12, x1
  a8:	0e25                	addi	t3,t3,9
  mv x13, x1
  aa:	0069                	c.nop	26
  mv x14, x1
  ac:	0000                	unimp
  mv x15, x1
  ae:	5a01                	li	s4,-32
  mv x16, x1
  b0:	00012807          	flw	fa6,0(sp) # 0 <__DYNAMIC>
  mv x18, x1
  b4:	0100                	addi	s0,sp,128
  mv x19, x1
  b6:	1b25                	addi	s6,s6,-23
  mv x20, x1
  b8:	00000137          	lui	sp,0x0
  mv x22, x1
  bc:	5b01                	li	s6,-32
  mv x23, x1
  be:	7608                	flw	fa0,40(a2)
  mv x24, x1
  c0:	7261                	lui	tp,0xffff8
  mv x25, x1
  c2:	0100                	addi	s0,sp,128
  mv x26, x1
  c4:	1626                	slli	a2,a2,0x29
  mv x27, x1
  c6:	014a                	slli	sp,sp,0x12
  mv x28, x1
  c8:	0000                	unimp
  mv x29, x1
  ca:	0000                	unimp
  mv x30, x1
  cc:	1000                	addi	s0,sp,32
  mv x31, x1
  ce:	5009                	c.li	zero,-30
  la   x2, _stack_start
  d0:	0001                	nop
  d2:	fe00                	fsw	fs0,56(a2)
  d4:	0000                	unimp
  d6:	0000                	unimp
  la x26, _bss_start
  d8:	0000                	unimp
  da:	0100                	addi	s0,sp,128
  la x27, _bss_end
  dc:	610a052b          	0x610a052b
  bge x26, x27, zero_loop_end
  e0:	0001                	nop
  e2:	0000                	unimp
  sw x0, 0(x26)
  e4:	0000                	unimp
  e6:	0900                	addi	s0,sp,144
  addi x26, x26, 4
  e8:	016e                	slli	sp,sp,0x1b
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	00fe                	slli	ra,ra,0x1f
  addi x10, x0, 0
  ee:	0000                	unimp
  f0:	0000                	unimp
  addi x11, x0, 0
  f2:	0000                	unimp
  f4:	2201                	jal	1f4 <__DTOR_END__+0xc0>
  jal x1, main
  f6:	0a0a                	slli	s4,s4,0x2
  f8:	017f                	0x17f
  *var = 0;
  fa:	0000                	unimp
  fc:	0000                	unimp
  asm volatile(
  fe:	0000                	unimp
  *var = 0;
 100:	0000000b          	0xb
  asm volatile(
 104:	0c00                	addi	s0,sp,528
 106:	0000018b          	0x18b
    *var = ~(*var);
 10a:	0016                	c.slli	zero,0x5
  asm volatile(
 10c:	0000                	unimp
 10e:	9809                	andi	s0,s0,-30
 110:	0001                	nop
 112:	fe00                	fsw	fs0,56(a2)
 114:	0000                	unimp
 116:	0000                	unimp
 118:	0000                	unimp
    *var = ~(*var);
 11a:	0100                	addi	s0,sp,128
 11c:	031d                	addi	t1,t1,7
 11e:	a10a                	fsd	ft2,128(sp)
 120:	0001                	nop
 122:	1600                	addi	s0,sp,800
 124:	0000                	unimp
 126:	0b00                	addi	s0,sp,400
 128:	0000                	unimp
 12a:	0000                	unimp
 12c:	ad0d                	j	75e <__DTOR_END__+0x62a>
 12e:	0001                	nop
 130:	0000                	unimp
 132:	0000                	unimp
 134:	0000                	unimp
 136:	0e00                	addi	s0,sp,784
 138:	3d04                	fld	fs1,56(a0)
 13a:	0001                	nop
 13c:	0e00                	addi	s0,sp,784
 13e:	4304                	lw	s1,0(a4)
 140:	0001                	nop
 142:	0200                	addi	s0,sp,256
 144:	0801                	addi	a6,a6,0
 146:	0064                	addi	s1,sp,12
 148:	0000                	unimp
 14a:	040e                	slli	s0,s0,0x3
 14c:	00000083          	lb	ra,0(zero) # 0 <__DYNAMIC>
 150:	00004e0f          	0x4e0f
 154:	0100                	addi	s0,sp,128
 156:	0c21                	addi	s8,s8,8
 158:	0069                	c.nop	26
 15a:	0000                	unimp
 15c:	6e01                	0x6e01
 15e:	0001                	nop
 160:	1000                	addi	s0,sp,32
 162:	0049                	c.nop	18
 164:	0000                	unimp
 166:	2101                	jal	566 <__DTOR_END__+0x432>
 168:	5421                	li	s0,-24
 16a:	0000                	unimp
 16c:	0000                	unimp
 16e:	00012d0f          	0x12d0f
 172:	0100                	addi	s0,sp,128
 174:	0c19                	addi	s8,s8,6
 176:	0069                	c.nop	26
 178:	0000                	unimp
 17a:	9801                	andi	s0,s0,-32
 17c:	0001                	nop
 17e:	1000                	addi	s0,sp,32
 180:	0049                	c.nop	18
 182:	0000                	unimp
 184:	1901                	addi	s2,s2,-32
 186:	5426                	lw	s0,104(sp)
 188:	0000                	unimp
 18a:	1100                	addi	s0,sp,160
 18c:	0092                	slli	ra,ra,0x4
 18e:	0000                	unimp
 190:	1a01                	addi	s4,s4,-32
 192:	5411                	li	s0,-28
 194:	0000                	unimp
 196:	0000                	unimp
 198:	ba12                	fsd	ft4,304(sp)
 19a:	0000                	unimp
 19c:	0100                	addi	s0,sp,128
 19e:	10010d0b          	0x10010d0b
 1a2:	0055                	c.nop	21
 1a4:	0000                	unimp
 1a6:	0b01                	addi	s6,s6,0
 1a8:	0000542b          	0x542b
 1ac:	1300                	addi	s0,sp,416
 1ae:	0074756f          	jal	a0,479b4 <_stack_start+0x379b4>
 1b2:	0c01                	addi	s8,s8,0
 1b4:	00006907          	0x6907
 1b8:	0000                	unimp
 1ba:	1e00                	addi	s0,sp,816
 1bc:	0000                	unimp
 1be:	0200                	addi	s0,sp,256
 1c0:	0d00                	addi	s0,sp,656
 1c2:	0001                	nop
 1c4:	0400                	addi	s0,sp,512
 1c6:	1e01                	addi	t3,t3,-32
 1c8:	0002                	c.slli64	zero
 1ca:	3000                	fld	fs0,32(s0)
 1cc:	0000                	unimp
 1ce:	3900                	fld	fs0,48(a0)
 1d0:	0001                	nop
 1d2:	0e00                	addi	s0,sp,784
 1d4:	0000                	unimp
 1d6:	4000                	lw	s0,0(s0)
 1d8:	0001                	nop
 1da:	0100                	addi	s0,sp,128
 1dc:	80              	Address 0x00000000000001dc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
  .endr
   0:	1101                	addi	sp,sp,-32
   2:	2501                	jal	602 <__DTOR_END__+0x4ce>
   4:	130e                	slli	t1,t1,0x23
   6:	1b0e030b          	0x1b0e030b
   a:	550e                	lw	a0,224(sp)
   c:	10011117          	auipc	sp,0x10011
  10:	02000017          	auipc	zero,0x2000
  14:	0024                	addi	s1,sp,8
  16:	0b3e0b0b          	0xb3e0b0b
  1a:	00000e03          	lb	t3,0(zero) # 0 <__DYNAMIC>
  1e:	03001603          	lh	a2,48(zero) # 30 <__DYNAMIC+0x30>
  22:	3a0e                	fld	fs4,224(sp)
  24:	390b3b0b          	0x390b3b0b
  28:	0013490b          	0x13490b
  2c:	0400                	addi	s0,sp,512
  2e:	0024                	addi	s1,sp,8
  30:	0b3e0b0b          	0xb3e0b0b
  34:	00000803          	lb	a6,0(zero) # 0 <__DYNAMIC>
  38:	3505                	jal	fffffe58 <_stack_start+0xfffefe58>
  3a:	4900                	lw	s0,16(a0)
  3c:	06000013          	li	zero,96
  40:	012e                	slli	sp,sp,0xb
  42:	0e03193f 0b3b0b3a 	0xb3b0b3a0e03193f
  4a:	0b39                	addi	s6,s6,14
  4c:	13491927          	0x13491927
  50:	0111                	addi	sp,sp,4
  52:	0612                	slli	a2,a2,0x4
  54:	1840                	addi	s0,sp,52
  56:	01194297          	auipc	t0,0x1194
  5a:	07000013          	li	zero,112
  5e:	0005                	c.nop	1
  60:	0b3a0e03          	lb	t3,179(s4)
  64:	0b390b3b          	0xb390b3b
  68:	1349                	addi	t1,t1,-14
  6a:	1802                	slli	a6,a6,0x20
  6c:	0000                	unimp
  6e:	3408                	fld	fa0,40(s0)
  70:	0300                	addi	s0,sp,384
  72:	3a08                	fld	fa0,48(a2)
  74:	390b3b0b          	0x390b3b0b
  78:	1c13490b          	0x1c13490b
  jal x0, default_exc_handler
  7c:	0006                	c.slli	zero,0x1
  7e:	0900                	addi	s0,sp,144
  jal x0, reset_handler
  80:	011d                	addi	sp,sp,7
  82:	1331                	addi	t1,t1,-20
  jal x0, default_exc_handler
  84:	0152                	slli	sp,sp,0x14
  86:	1755                	addi	a4,a4,-11
  jal x0, default_exc_handler
  88:	0b58                	addi	a4,sp,404
  8a:	0b59                	addi	s6,s6,22
  jal x0, default_exc_handler
  8c:	00000b57          	0xb57
  mv  x1, x0
  90:	050a                	slli	a0,a0,0x2
  92:	3100                	fld	fs0,32(a0)
  mv  x2, x1
  94:	00170213          	addi	tp,a4,1
  mv  x4, x1
  98:	0b00                	addi	s0,sp,400
  mv  x5, x1
  9a:	1755010b          	0x1755010b
  mv  x7, x1
  9e:	0000                	unimp
  mv  x8, x1
  a0:	340c                	fld	fa1,40(s0)
  mv  x9, x1
  a2:	3100                	fld	fs0,32(a0)
  mv x10, x1
  a4:	00170213          	addi	tp,a4,1
  mv x12, x1
  a8:	0d00                	addi	s0,sp,656
  mv x13, x1
  aa:	0034                	addi	a3,sp,8
  mv x14, x1
  ac:	1331                	addi	t1,t1,-20
  mv x15, x1
  ae:	0000                	unimp
  mv x16, x1
  b0:	0f0e                	slli	t5,t5,0x3
  mv x17, x1
  b2:	0b00                	addi	s0,sp,400
  mv x18, x1
  b4:	0013490b          	0x13490b
  mv x20, x1
  b8:	0f00                	addi	s0,sp,912
  mv x21, x1
  ba:	012e                	slli	sp,sp,0xb
  mv x22, x1
  bc:	0b3a0e03          	lb	t3,179(s4)
  mv x24, x1
  c0:	0b390b3b          	0xb390b3b
  mv x26, x1
  c4:	13491927          	0x13491927
  mv x28, x1
  c8:	0b20                	addi	s0,sp,408
  mv x29, x1
  ca:	1301                	addi	t1,t1,-32
  mv x30, x1
  cc:	0000                	unimp
  mv x31, x1
  ce:	0510                	addi	a2,sp,640
  la   x2, _stack_start
  d0:	0300                	addi	s0,sp,384
  d2:	3a0e                	fld	fs4,224(sp)
  d4:	390b3b0b          	0x390b3b0b
  la x26, _bss_start
  d8:	0013490b          	0x13490b
  la x27, _bss_end
  dc:	1100                	addi	s0,sp,160
  de:	0034                	addi	a3,sp,8
  bge x26, x27, zero_loop_end
  e0:	0b3a0e03          	lb	t3,179(s4)
  sw x0, 0(x26)
  e4:	0b390b3b          	0xb390b3b
  addi x26, x26, 4
  e8:	1349                	addi	t1,t1,-14
  ble x26, x27, zero_loop
  ea:	0000                	unimp
  ec:	2e12                	fld	ft8,256(sp)
  addi x10, x0, 0
  ee:	0301                	addi	t1,t1,0
  f0:	3a0e                	fld	fs4,224(sp)
  addi x11, x0, 0
  f2:	390b3b0b          	0x390b3b0b
  jal x1, main
  f6:	2019270b          	0x2019270b
  *var = 0;
  fa:	1300000b          	0x1300000b
  asm volatile(
  fe:	0034                	addi	a3,sp,8
  *var = 0;
 100:	0b3a0803          	lb	a6,179(s4)
  asm volatile(
 104:	0b390b3b          	0xb390b3b
    *var = ~(*var);
 108:	1349                	addi	t1,t1,-14
 10a:	0000                	unimp
  asm volatile(
 10c:	0100                	addi	s0,sp,128
 10e:	0011                	c.nop	4
 110:	0610                	addi	a2,sp,768
 112:	0655                	addi	a2,a2,21
 114:	0e1b0e03          	lb	t3,225(s6)
 118:	0e25                	addi	t3,t3,9
    *var = ~(*var);
 11a:	00000513          	li	a0,0
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
  .endr
   0:	010c                	addi	a1,sp,128
   2:	0000                	unimp
   4:	011a                	slli	sp,sp,0x6
   6:	0000                	unimp
   8:	0004                	0x4
   a:	e80a                	fsw	ft2,16(sp)
   c:	00009f03          	lh	t5,0(ra)
  10:	0000                	unimp
  12:	0000                	unimp
  14:	0000                	unimp
  16:	010c                	addi	a1,sp,128
  18:	0000                	unimp
  1a:	011a                	slli	sp,sp,0x6
  1c:	0000                	unimp
  1e:	0004                	0x4
  20:	d40a                	sw	sp,40(sp)
  22:	9f30                	0x9f30
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	001c                	0x1c
   2:	0000                	unimp
   4:	0002                	c.slli64	zero
   6:	0000                	unimp
   8:	0000                	unimp
   a:	0004                	0x4
   c:	0000                	unimp
   e:	0000                	unimp
  10:	00fa                	slli	ra,ra,0x1e
  12:	0000                	unimp
  14:	002a                	c.slli	zero,0xa
	...
  1e:	0000                	unimp
  20:	0024                	addi	s1,sp,8
  22:	0000                	unimp
  24:	0002                	c.slli64	zero
  26:	000001bb          	0x1bb
  2a:	0004                	0x4
  2c:	0000                	unimp
  2e:	0000                	unimp
  30:	008c                	addi	a1,sp,64
  32:	0000                	unimp
  34:	006e                	c.slli	zero,0x1b
  36:	0000                	unimp
  38:	0000                	unimp
  3a:	0000                	unimp
  3c:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00fe                	slli	ra,ra,0x1f
   2:	0000                	unimp
   4:	0100                	addi	s0,sp,128
   6:	0000                	unimp
   8:	0104                	addi	s1,sp,128
   a:	0000                	unimp
   c:	0108                	addi	a0,sp,128
   e:	0000                	unimp
  10:	010c                	addi	a1,sp,128
  12:	0000                	unimp
  14:	011a                	slli	sp,sp,0x6
	...
  1e:	0000                	unimp
  20:	00fa                	slli	ra,ra,0x1e
  22:	0000                	unimp
  24:	0124                	addi	s1,sp,136
	...
  2e:	0000                	unimp
  30:	ffff                	0xffff
  32:	ffff                	0xffff
  34:	0000                	unimp
  36:	0000                	unimp
  38:	008c                	addi	a1,sp,64
  3a:	0000                	unimp
  3c:	00fa                	slli	ra,ra,0x1e
  3e:	0000                	unimp
  40:	0000                	unimp
  42:	0000                	unimp
  44:	008c                	addi	a1,sp,64
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	021a                	slli	tp,tp,0x6
   2:	0000                	unimp
   4:	01390003          	lb	zero,19(s2)
   8:	0000                	unimp
   a:	0101                	addi	sp,sp,0
   c:	000d0efb          	0xd0efb
  10:	0101                	addi	sp,sp,0
  12:	0101                	addi	sp,sp,0
  14:	0000                	unimp
  16:	0100                	addi	s0,sp,128
  18:	0000                	unimp
  1a:	2f01                	jal	72a <__DTOR_END__+0x5f6>
  1c:	6f68                	flw	fa0,92(a4)
  1e:	656d                	lui	a0,0x1b
  20:	2f43432f          	0x2f43432f
  24:	6262                	flw	ft4,24(sp)
  26:	7565                	lui	a0,0xffff9
  28:	72657473          	csrrci	s0,0x726,10
  2c:	7070412f          	0x7070412f
  30:	696c                	flw	fa1,84(a0)
  32:	69746163          	bltu	s0,s7,6b4 <__DTOR_END__+0x580>
  36:	2f736e6f          	jal	t3,36b2c <_stack_start+0x26b2c>
  3a:	6972                	flw	fs2,28(sp)
  3c:	36766373          	csrrsi	t1,0x367,12
  40:	2d34                	fld	fa3,88(a0)
  42:	6e75                	lui	t3,0x1d
  44:	776f6e6b          	0x776f6e6b
  48:	2d6e                	fld	fs10,216(sp)
  4a:	6c65                	lui	s8,0x19
  4c:	2d66                	fld	fs10,88(sp)
  4e:	2d636367          	0x2d636367
  52:	2e38                	fld	fa4,88(a2)
  54:	2d302e33          	0x2d302e33
  58:	3032                	fld	ft0,296(sp)
  5a:	3931                	jal	fffffc76 <_stack_start+0xfffefc76>
  5c:	302e                	fld	ft0,232(sp)
  5e:	2e38                	fld	fa4,88(a2)
  60:	2d30                	fld	fa2,88(a0)
  62:	3878                	fld	fa4,240(s0)
  64:	5f36                	lw	t5,108(sp)
  66:	3436                	fld	fs0,360(sp)
  68:	6c2d                	lui	s8,0xb
  6a:	6e69                	lui	t3,0x1a
  6c:	7875                	lui	a6,0xffffd
  6e:	632d                	lui	t1,0xb
  70:	6e65                	lui	t3,0x19
  72:	6f74                	flw	fa3,92(a4)
  74:	722f3673          	csrrc	a2,0x722,t5
  78:	7369                	lui	t1,0xffffa
  7a:	34367663          	bgeu	a2,gp,3c6 <__DTOR_END__+0x292>
  jal x0, default_exc_handler
  7e:	752d                	lui	a0,0xfffeb
  jal x0, reset_handler
  80:	6b6e                	flw	fs6,216(sp)
  82:	6f6e                	flw	ft10,216(sp)
  jal x0, default_exc_handler
  84:	652d6e77          	0x652d6e77
  jal x0, default_exc_handler
  88:	666c                	flw	fa1,76(a2)
  8a:	636e692f          	0x636e692f
  jal x0, default_exc_handler
  8e:	756c                	flw	fa1,108(a0)
  mv  x1, x0
  90:	6564                	flw	fs1,76(a0)
  92:	63616d2f          	0x63616d2f
  mv  x3, x1
  96:	6968                	flw	fa0,84(a0)
  mv  x4, x1
  98:	656e                	flw	fa0,216(sp)
  mv  x5, x1
  9a:	2f00                	fld	fs0,24(a4)
  mv  x6, x1
  9c:	6f68                	flw	fa0,92(a4)
  mv  x7, x1
  9e:	656d                	lui	a0,0x1b
  mv  x8, x1
  a0:	2f43432f          	0x2f43432f
  mv x10, x1
  a4:	6262                	flw	ft4,24(sp)
  mv x11, x1
  a6:	7565                	lui	a0,0xffff9
  mv x12, x1
  a8:	72657473          	csrrci	s0,0x726,10
  mv x14, x1
  ac:	7070412f          	0x7070412f
  mv x16, x1
  b0:	696c                	flw	fa1,84(a0)
  mv x17, x1
  b2:	69746163          	bltu	s0,s7,734 <__DTOR_END__+0x600>
  mv x19, x1
  b6:	2f736e6f          	jal	t3,36bac <_stack_start+0x26bac>
  mv x21, x1
  ba:	6972                	flw	fs2,28(sp)
  mv x22, x1
  bc:	36766373          	csrrsi	t1,0x367,12
  mv x24, x1
  c0:	2d34                	fld	fa3,88(a0)
  mv x25, x1
  c2:	6e75                	lui	t3,0x1d
  mv x26, x1
  c4:	776f6e6b          	0x776f6e6b
  mv x28, x1
  c8:	2d6e                	fld	fs10,216(sp)
  mv x29, x1
  ca:	6c65                	lui	s8,0x19
  mv x30, x1
  cc:	2d66                	fld	fs10,88(sp)
  mv x31, x1
  ce:	2d636367          	0x2d636367
  la   x2, _stack_start
  d2:	2e38                	fld	fa4,88(a2)
  d4:	2d302e33          	0x2d302e33
  la x26, _bss_start
  d8:	3032                	fld	ft0,296(sp)
  da:	3931                	jal	fffffcf6 <_stack_start+0xfffefcf6>
  la x27, _bss_end
  dc:	302e                	fld	ft0,232(sp)
  de:	2e38                	fld	fa4,88(a2)
  bge x26, x27, zero_loop_end
  e0:	2d30                	fld	fa2,88(a0)
  e2:	3878                	fld	fa4,240(s0)
  sw x0, 0(x26)
  e4:	5f36                	lw	t5,108(sp)
  e6:	3436                	fld	fs0,360(sp)
  addi x26, x26, 4
  e8:	6c2d                	lui	s8,0xb
  ble x26, x27, zero_loop
  ea:	6e69                	lui	t3,0x1a
  ec:	7875                	lui	a6,0xffffd
  addi x10, x0, 0
  ee:	632d                	lui	t1,0xb
  f0:	6e65                	lui	t3,0x19
  addi x11, x0, 0
  f2:	6f74                	flw	fa3,92(a4)
  f4:	722f3673          	csrrc	a2,0x722,t5
  jal x1, main
  f8:	7369                	lui	t1,0xffffa
  *var = 0;
  fa:	34367663          	bgeu	a2,gp,446 <__DTOR_END__+0x312>
  asm volatile(
  fe:	752d                	lui	a0,0xfffeb
  *var = 0;
 100:	6b6e                	flw	fs6,216(sp)
 102:	6f6e                	flw	ft10,216(sp)
  asm volatile(
 104:	652d6e77          	0x652d6e77
    *var = ~(*var);
 108:	666c                	flw	fa1,76(a2)
 10a:	636e692f          	0x636e692f
  asm volatile(
 10e:	756c                	flw	fa1,108(a0)
 110:	6564                	flw	fs1,76(a0)
 112:	7379732f          	0x7379732f
 116:	0000                	unimp
 118:	656c                	flw	fa1,76(a0)
    *var = ~(*var);
 11a:	2e64                	fld	fs1,216(a2)
 11c:	00000063          	beqz	zero,11c <main+0x22>
 120:	5f00                	lw	s0,56(a4)
 122:	6564                	flw	fs1,76(a0)
 124:	6166                	flw	ft2,88(sp)
 126:	6c75                	lui	s8,0x1d
 128:	5f74                	lw	a3,124(a4)
 12a:	7974                	flw	fa3,116(a0)
 12c:	6570                	flw	fa2,76(a0)
 12e:	00682e73          	csrrs	t3,0x6,a6
 132:	0001                	nop
 134:	5f00                	lw	s0,56(a4)
 136:	69647473          	csrrci	s0,0x696,8
 13a:	746e                	flw	fs0,248(sp)
 13c:	682e                	flw	fa6,200(sp)
 13e:	0200                	addi	s0,sp,256
 140:	0000                	unimp
 142:	0500                	addi	s0,sp,640
 144:	0021                	c.nop	8
 146:	0205                	addi	tp,tp,1
 148:	00fa                	slli	ra,ra,0x1e
 14a:	0000                	unimp
 14c:	05012403          	lw	s0,80(sp) # 1001105c <_stack_start+0x1000105c>
 150:	09010303          	lb	t1,144(sp)
 154:	0000                	unimp
 156:	0301                	addi	t1,t1,0
 158:	0901                	addi	s2,s2,0
 15a:	0000                	unimp
 15c:	0501                	addi	a0,a0,0
 15e:	0608                	addi	a0,sp,768
 160:	00090003          	lb	zero,0(s2)
 164:	0100                	addi	s0,sp,128
 166:	0305                	addi	t1,t1,1
 168:	04096603          	0x4096603
 16c:	0100                	addi	s0,sp,128
 16e:	0805                	addi	a6,a6,1
 170:	02091a03          	lh	s4,32(s2)
 174:	0100                	addi	s0,sp,128
 176:	0305                	addi	t1,t1,1
 178:	04096603          	0x4096603
 17c:	0100                	addi	s0,sp,128
 17e:	0e05                	addi	t3,t3,1
 180:	04091f03          	lh	t5,64(s2)
 184:	0100                	addi	s0,sp,128
 186:	0305                	addi	t1,t1,1
 188:	0200                	addi	s0,sp,256
 18a:	0104                	addi	s1,sp,128
 18c:	0306                	slli	t1,t1,0x1
 18e:	097d                	addi	s2,s2,31
 190:	0004                	0x4
 192:	0501                	addi	a0,a0,0
 194:	0005                	c.nop	1
 196:	0402                	c.slli64	s0
 198:	0301                	addi	t1,t1,0
 19a:	0902                	c.slli64	s2
 19c:	0000                	unimp
 19e:	0501                	addi	a0,a0,0
 1a0:	04020003          	lb	zero,64(tp) # ffff8040 <_stack_start+0xfffe8040>
 1a4:	0301                	addi	t1,t1,0
 1a6:	00000977          	0x977
 1aa:	0001                	nop
 1ac:	0402                	c.slli64	s0
 1ae:	0301                	addi	t1,t1,0
 1b0:	0978                	addi	a4,sp,156
 1b2:	0000                	unimp
 1b4:	0001                	nop
 1b6:	0402                	c.slli64	s0
 1b8:	0301                	addi	t1,t1,0
 1ba:	0901                	addi	s2,s2,0
 1bc:	0000                	unimp
 1be:	0001                	nop
 1c0:	0402                	c.slli64	s0
 1c2:	0301                	addi	t1,t1,0
 1c4:	0902                	c.slli64	s2
 1c6:	0000                	unimp
 1c8:	0001                	nop
 1ca:	0402                	c.slli64	s0
 1cc:	0301                	addi	t1,t1,0
 1ce:	0000096f          	jal	s2,1ce <__DTOR_END__+0x9a>
 1d2:	0001                	nop
 1d4:	0402                	c.slli64	s0
 1d6:	0301                	addi	t1,t1,0
 1d8:	0901                	addi	s2,s2,0
 1da:	0000                	unimp
 1dc:	0001                	nop
 1de:	0402                	c.slli64	s0
 1e0:	0301                	addi	t1,t1,0
 1e2:	0911                	addi	s2,s2,4
 1e4:	000e                	c.slli	zero,0x3
 1e6:	0501                	addi	a0,a0,0
 1e8:	0005                	c.nop	1
 1ea:	0402                	c.slli64	s0
 1ec:	0301                	addi	t1,t1,0
 1ee:	090e                	slli	s2,s2,0x3
 1f0:	0000                	unimp
 1f2:	0501                	addi	a0,a0,0
 1f4:	000e                	c.slli	zero,0x3
 1f6:	0402                	c.slli64	s0
 1f8:	0601                	addi	a2,a2,0
 1fa:	00090003          	lb	zero,0(s2)
 1fe:	0100                	addi	s0,sp,128
 200:	0c05                	addi	s8,s8,1
 202:	0200                	addi	s0,sp,256
 204:	0104                	addi	s1,sp,128
 206:	02090003          	lb	zero,32(s2)
 20a:	0100                	addi	s0,sp,128
 20c:	0a05                	addi	s4,s4,1
 20e:	0200                	addi	s0,sp,256
 210:	0104                	addi	s1,sp,128
 212:	04090003          	lb	zero,64(s2)
 216:	0100                	addi	s0,sp,128
 218:	0409                	addi	s0,s0,2
 21a:	0000                	unimp
 21c:	0101                	addi	sp,sp,0
 21e:	0150                	addi	a2,sp,132
 220:	0000                	unimp
 222:	001d0003          	lb	zero,1(s10)
 226:	0000                	unimp
 228:	0101                	addi	sp,sp,0
 22a:	000d0efb          	0xd0efb
 22e:	0101                	addi	sp,sp,0
 230:	0101                	addi	sp,sp,0
 232:	0000                	unimp
 234:	0100                	addi	s0,sp,128
 236:	0000                	unimp
 238:	0001                	nop
 23a:	30747263          	bgeu	s0,t2,53e <__DTOR_END__+0x40a>
 23e:	532e                	lw	t1,232(sp)
 240:	0000                	unimp
 242:	0000                	unimp
 244:	0000                	unimp
 246:	0205                	addi	tp,tp,1
 248:	008c                	addi	a1,sp,64
 24a:	0000                	unimp
 24c:	0315                	addi	t1,t1,5
 24e:	0904                	addi	s1,sp,144
 250:	0004                	0x4
 252:	0301                	addi	t1,t1,0
 254:	0901                	addi	s2,s2,0
 256:	0004                	0x4
 258:	0301                	addi	t1,t1,0
 25a:	0901                	addi	s2,s2,0
 25c:	0002                	c.slli64	zero
 25e:	0301                	addi	t1,t1,0
 260:	0901                	addi	s2,s2,0
 262:	0002                	c.slli64	zero
 264:	0301                	addi	t1,t1,0
 266:	0901                	addi	s2,s2,0
 268:	0002                	c.slli64	zero
 26a:	0301                	addi	t1,t1,0
 26c:	0901                	addi	s2,s2,0
 26e:	0002                	c.slli64	zero
 270:	0301                	addi	t1,t1,0
 272:	0901                	addi	s2,s2,0
 274:	0002                	c.slli64	zero
 276:	0301                	addi	t1,t1,0
 278:	0901                	addi	s2,s2,0
 27a:	0002                	c.slli64	zero
 27c:	0301                	addi	t1,t1,0
 27e:	0901                	addi	s2,s2,0
 280:	0002                	c.slli64	zero
 282:	0301                	addi	t1,t1,0
 284:	0901                	addi	s2,s2,0
 286:	0002                	c.slli64	zero
 288:	0301                	addi	t1,t1,0
 28a:	0901                	addi	s2,s2,0
 28c:	0002                	c.slli64	zero
 28e:	0301                	addi	t1,t1,0
 290:	0901                	addi	s2,s2,0
 292:	0002                	c.slli64	zero
 294:	0301                	addi	t1,t1,0
 296:	0901                	addi	s2,s2,0
 298:	0002                	c.slli64	zero
 29a:	0301                	addi	t1,t1,0
 29c:	0901                	addi	s2,s2,0
 29e:	0002                	c.slli64	zero
 2a0:	0301                	addi	t1,t1,0
 2a2:	0901                	addi	s2,s2,0
 2a4:	0002                	c.slli64	zero
 2a6:	0301                	addi	t1,t1,0
 2a8:	0901                	addi	s2,s2,0
 2aa:	0002                	c.slli64	zero
 2ac:	0301                	addi	t1,t1,0
 2ae:	0901                	addi	s2,s2,0
 2b0:	0002                	c.slli64	zero
 2b2:	0301                	addi	t1,t1,0
 2b4:	0901                	addi	s2,s2,0
 2b6:	0002                	c.slli64	zero
 2b8:	0301                	addi	t1,t1,0
 2ba:	0901                	addi	s2,s2,0
 2bc:	0002                	c.slli64	zero
 2be:	0301                	addi	t1,t1,0
 2c0:	0901                	addi	s2,s2,0
 2c2:	0002                	c.slli64	zero
 2c4:	0301                	addi	t1,t1,0
 2c6:	0901                	addi	s2,s2,0
 2c8:	0002                	c.slli64	zero
 2ca:	0301                	addi	t1,t1,0
 2cc:	0901                	addi	s2,s2,0
 2ce:	0002                	c.slli64	zero
 2d0:	0301                	addi	t1,t1,0
 2d2:	0901                	addi	s2,s2,0
 2d4:	0002                	c.slli64	zero
 2d6:	0301                	addi	t1,t1,0
 2d8:	0901                	addi	s2,s2,0
 2da:	0002                	c.slli64	zero
 2dc:	0301                	addi	t1,t1,0
 2de:	0901                	addi	s2,s2,0
 2e0:	0002                	c.slli64	zero
 2e2:	0301                	addi	t1,t1,0
 2e4:	0901                	addi	s2,s2,0
 2e6:	0002                	c.slli64	zero
 2e8:	0301                	addi	t1,t1,0
 2ea:	0901                	addi	s2,s2,0
 2ec:	0002                	c.slli64	zero
 2ee:	0301                	addi	t1,t1,0
 2f0:	0901                	addi	s2,s2,0
 2f2:	0002                	c.slli64	zero
 2f4:	0301                	addi	t1,t1,0
 2f6:	0901                	addi	s2,s2,0
 2f8:	0002                	c.slli64	zero
 2fa:	0301                	addi	t1,t1,0
 2fc:	0901                	addi	s2,s2,0
 2fe:	0002                	c.slli64	zero
 300:	0301                	addi	t1,t1,0
 302:	0901                	addi	s2,s2,0
 304:	0002                	c.slli64	zero
 306:	0301                	addi	t1,t1,0
 308:	00020903          	lb	s2,0(tp) # 0 <__DYNAMIC>
 30c:	0301                	addi	t1,t1,0
 30e:	0906                	slli	s2,s2,0x1
 310:	0008                	0x8
 312:	0301                	addi	t1,t1,0
 314:	0901                	addi	s2,s2,0
 316:	0004                	0x4
 318:	0301                	addi	t1,t1,0
 31a:	0902                	c.slli64	s2
 31c:	0004                	0x4
 31e:	0301                	addi	t1,t1,0
 320:	00040903          	lb	s2,0(s0)
 324:	0301                	addi	t1,t1,0
 326:	0901                	addi	s2,s2,0
 328:	0004                	0x4
 32a:	0301                	addi	t1,t1,0
 32c:	0901                	addi	s2,s2,0
 32e:	0002                	c.slli64	zero
 330:	0301                	addi	t1,t1,0
 332:	0906                	slli	s2,s2,0x1
 334:	0004                	0x4
 336:	0301                	addi	t1,t1,0
 338:	0901                	addi	s2,s2,0
 33a:	0004                	0x4
 33c:	0301                	addi	t1,t1,0
 33e:	0901                	addi	s2,s2,0
 340:	0004                	0x4
 342:	0901                	addi	s2,s2,0
 344:	0004                	0x4
 346:	0100                	addi	s0,sp,128
 348:	0001                	nop
 34a:	0205                	addi	tp,tp,1
 34c:	0000                	unimp
 34e:	0000                	unimp
 350:	0100cb03          	lbu	s6,16(ra)
 354:	7c090103          	lb	sp,1984(s2)
 358:	0100                	addi	s0,sp,128
 35a:	04090403          	lb	s0,64(s2)
 35e:	0100                	addi	s0,sp,128
 360:	04090403          	lb	s0,64(s2)
 364:	0100                	addi	s0,sp,128
 366:	04090403          	lb	s0,64(s2)
 36a:	0100                	addi	s0,sp,128
 36c:	0409                	addi	s0,s0,2
 36e:	0000                	unimp
 370:	0101                	addi	sp,sp,0

Disassembly of section .debug_str:

00000000 <.debug_str>:
  .endr
   0:	6f6c                	flw	fa1,92(a4)
   2:	676e                	flw	fa4,216(sp)
   4:	6c20                	flw	fs0,88(s0)
   6:	20676e6f          	jal	t3,7620c <_stack_start+0x6620c>
   a:	6e69                	lui	t3,0x1a
   c:	0074                	addi	a3,sp,12
   e:	6d6f682f          	0x6d6f682f
  12:	2f65                	jal	7ca <__DTOR_END__+0x696>
  14:	622f4343          	fmadd.d	ft6,ft10,ft2,fa2,rmm
  18:	6562                	flw	fa0,24(sp)
  1a:	7375                	lui	t1,0xffffd
  1c:	6574                	flw	fa3,76(a0)
  1e:	2f72                	fld	ft10,280(sp)
  20:	7250                	flw	fa2,36(a2)
  22:	63656a6f          	jal	s4,56658 <_stack_start+0x46658>
  26:	7374                	flw	fa3,100(a4)
  28:	7469672f          	0x7469672f
  2c:	7568                	flw	fa0,108(a0)
  2e:	2e62                	fld	ft8,24(sp)
  30:	2f6d6f63          	bltu	s10,s6,32e <__DTOR_END__+0x1fa>
  34:	6270                	flw	fa2,68(a2)
  36:	6e69                	lui	t3,0x1a
  38:	62692f67          	0x62692f67
  3c:	7865                	lui	a6,0xffff9
  3e:	775f 2f62 7773      	0x77732f62775f
  44:	64656c2f          	0x64656c2f
  48:	7500                	flw	fs0,40(a0)
  4a:	00636573          	csrrsi	a0,0x6,6
  4e:	7375                	lui	t1,0xffffd
  50:	656c                	flw	fa1,76(a0)
  52:	7065                	c.lui	zero,0xffff9
  54:	6c00                	flw	fs0,24(s0)
  56:	73706f6f          	jal	t5,6f8c <_stack_len+0x2f8c>
  5a:	7500                	flw	fs0,40(a0)
  5c:	736e                	flw	ft6,248(sp)
  5e:	6769                	lui	a4,0x1a
  60:	656e                	flw	fa0,216(sp)
  62:	2064                	fld	fs1,192(s0)
  64:	72616863          	bltu	sp,t1,794 <__DTOR_END__+0x660>
  68:	7300                	flw	fs0,32(a4)
  6a:	6f68                	flw	fa0,92(a4)
  6c:	7472                	flw	fs0,60(sp)
  6e:	7520                	flw	fs0,104(a0)
  70:	736e                	flw	ft6,248(sp)
  72:	6769                	lui	a4,0x1a
  74:	656e                	flw	fa0,216(sp)
  76:	2064                	fld	fs1,192(s0)
  78:	6e69                	lui	t3,0x1a
  7a:	0074                	addi	a3,sp,12
  jal x0, default_exc_handler
  7c:	656c                	flw	fa1,76(a0)
  7e:	2e64                	fld	fs1,216(a2)
  jal x0, reset_handler
  80:	5f5f0063          	beq	t5,s5,660 <__DTOR_END__+0x52c>
  jal x0, default_exc_handler
  84:	6975                	lui	s2,0x1d
  86:	746e                	flw	fs0,248(sp)
  jal x0, default_exc_handler
  88:	745f3233          	0x745f3233
  jal x0, default_exc_handler
  8c:	6d00                	flw	fs0,24(a0)
  8e:	6961                	lui	s2,0x18
  mv  x1, x0
  90:	006e                	c.slli	zero,0x1b
  92:	7375                	lui	t1,0xffffd
  mv  x2, x1
  94:	6365                	lui	t1,0x19
  mv  x3, x1
  96:	635f 6379 656c      	0x656c6379635f
  mv  x6, x1
  9c:	6f6c0073          	0x6f6c0073
  mv  x8, x1
  a0:	676e                	flw	fa4,216(sp)
  mv  x9, x1
  a2:	6c20                	flw	fs0,88(s0)
  mv x10, x1
  a4:	20676e6f          	jal	t3,762aa <_stack_start+0x662aa>
  mv x12, x1
  a8:	6e75                	lui	t3,0x1d
  mv x13, x1
  aa:	6e676973          	csrrsi	s2,0x6e6,14
  mv x15, x1
  ae:	6465                	lui	s0,0x19
  mv x16, x1
  b0:	6920                	flw	fs0,80(a0)
  mv x17, x1
  b2:	746e                	flw	fs0,248(sp)
  mv x18, x1
  b4:	6100                	flw	fs0,0(a0)
  mv x19, x1
  b6:	6772                	flw	fa4,28(sp)
  mv x20, x1
  b8:	65640063          	beq	s0,s6,6f8 <__DTOR_END__+0x5c4>
  mv x22, x1
  bc:	616c                	flw	fa1,68(a0)
  mv x23, x1
  be:	5f79                	li	t5,-2
  mv x24, x1
  c0:	6f6c                	flw	fa1,92(a4)
  mv x25, x1
  c2:	695f706f          	j	f7f56 <_stack_start+0xe7f56>
  mv x27, x1
  c6:	6562                	flw	fa0,24(sp)
  mv x28, x1
  c8:	0078                	addi	a4,sp,12
  mv x29, x1
  ca:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  mv x31, x1
  ce:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  la   x2, _stack_start
  d2:	2e38                	fld	fa4,88(a2)
  d4:	20302e33          	0x20302e33
  la x26, _bss_start
  d8:	6d2d                	lui	s10,0xb
  da:	7261                	lui	tp,0xffff8
  la x27, _bss_end
  dc:	723d6863          	bltu	s10,gp,80c <__DTOR_END__+0x6d8>
  bge x26, x27, zero_loop_end
  e0:	3376                	fld	ft6,376(sp)
  e2:	6932                	flw	fs2,12(sp)
  sw x0, 0(x26)
  e4:	636d                	lui	t1,0x1b
  e6:	2d20                	fld	fs0,88(a0)
  addi x26, x26, 4
  e8:	616d                	addi	sp,sp,240
  ble x26, x27, zero_loop
  ea:	6962                	flw	fs2,24(sp)
  ec:	693d                	lui	s2,0xf
  addi x10, x0, 0
  ee:	706c                	flw	fa1,100(s0)
  f0:	2d203233          	0x2d203233
  addi x11, x0, 0
  f4:	636d                	lui	t1,0x1b
  jal x1, main
  f6:	6f6d                	lui	t5,0x1b
  f8:	6564                	flw	fs1,76(a0)
  *var = 0;
  fa:	3d6c                	fld	fa1,248(a0)
  fc:	656d                	lui	a0,0x1b
  asm volatile(
  fe:	6164                	flw	fs1,68(a0)
  *var = 0;
 100:	796e                	flw	fs2,248(sp)
 102:	2d20                	fld	fs0,88(a0)
  asm volatile(
 104:	4f2d2067          	0x4f2d2067
    *var = ~(*var);
 108:	662d2073          	csrs	0x662,s10
  asm volatile(
 10c:	6976                	flw	fs2,92(sp)
 10e:	69626973          	csrrsi	s2,0x696,4
 112:	696c                	flw	fa1,84(a0)
 114:	7974                	flw	fa3,116(a0)
 116:	683d                	lui	a6,0xf
 118:	6469                	lui	s0,0x1a
    *var = ~(*var);
 11a:	6564                	flw	fs1,76(a0)
 11c:	006e                	c.slli	zero,0x1b
 11e:	726f6873          	csrrsi	a6,0x726,30
 122:	2074                	fld	fa3,192(s0)
 124:	6e69                	lui	t3,0x1a
 126:	0074                	addi	a3,sp,12
 128:	7261                	lui	tp,0xffff8
 12a:	75007667          	0x75007667
 12e:	65656c73          	csrrsi	s8,0x656,10
 132:	5f70                	lw	a2,124(a4)
 134:	6269                	lui	tp,0x1a
 136:	7865                	lui	a6,0xffff9
 138:	6300                	flw	fs0,0(a4)
 13a:	7472                	flw	fs0,60(sp)
 13c:	2e30                	fld	fa2,88(a2)
 13e:	4e470053          	0x4e470053
 142:	2055                	jal	1e6 <__DTOR_END__+0xb2>
 144:	5341                	li	t1,-16
 146:	3220                	fld	fs0,96(a2)
 148:	332e                	fld	ft6,232(sp)
 14a:	0032                	c.slli	zero,0xc

Disassembly of section .comment:

00000000 <.comment>:
  .endr
   0:	3a434347          	fmsub.d	ft6,ft6,ft4,ft7,rmm
   4:	2820                	fld	fs0,80(s0)
   6:	69466953          	0x69466953
   a:	6576                	flw	fa0,92(sp)
   c:	4720                	lw	s0,72(a4)
   e:	38204343          	fmadd.s	ft6,ft0,ft2,ft7,rmm
  12:	332e                	fld	ft6,232(sp)
  14:	302e                	fld	ft0,232(sp)
  16:	322d                	jal	fffff940 <_stack_start+0xfffef940>
  18:	3130                	fld	fa2,96(a0)
  1a:	2e39                	jal	338 <__DTOR_END__+0x204>
  1c:	3830                	fld	fa2,112(s0)
  1e:	302e                	fld	ft0,232(sp)
  20:	2029                	jal	2a <__DYNAMIC+0x2a>
  22:	2e38                	fld	fa4,88(a2)
  24:	00302e33          	sgtz	t3,gp

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2541                	jal	680 <__DTOR_END__+0x54c>
   2:	0000                	unimp
   4:	7200                	flw	fs0,32(a2)
   6:	7369                	lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <__DYNAMIC+0x14>
   c:	0000001b          	0x1b
  10:	1004                	addi	s1,sp,32
  12:	7205                	lui	tp,0xfffe1
  14:	3376                	fld	ft6,376(sp)
  16:	6932                	flw	fs2,12(sp)
  18:	7032                	flw	ft0,44(sp)
  1a:	5f30                	lw	a2,120(a4)
  1c:	326d                	jal	fffff9c6 <_stack_start+0xfffef9c6>
  1e:	3070                	fld	fa2,224(s0)
  20:	635f 7032 0030      	0x307032635f

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	000c                	0xc
   2:	0000                	unimp
   4:	ffff                	0xffff
   6:	ffff                	0xffff
   8:	0001                	nop
   a:	7c01                	lui	s8,0xfffe0
   c:	0d01                	addi	s10,s10,0
   e:	0002                	c.slli64	zero
  10:	000c                	0xc
  12:	0000                	unimp
  14:	0000                	unimp
  16:	0000                	unimp
  18:	00fa                	slli	ra,ra,0x1e
  1a:	0000                	unimp
  1c:	002a                	c.slli	zero,0xa
	...
