module one_second_pulse_generator(
    input clock,
    input rst,
    output reg pulse
);
reg[7:0]count;
always@(posedge clock or posedge rst)
begin
if(rst)
begin
count<=8'b0;
pulse<=1'b0;
end 
else
begin
if(count == 8'd255)
begin
count<=8'b0;
pulse<=1'b1;
end
else
begin
count<=count+1;
pulse<=1'b0;
end
end
end
endmodule
