INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/masters/project_9 - Copy/project_9.sim/sim_1/synth/func/xsim/tb_cpu_top_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-3107] analyzing entity 'disp4'
INFO: [VRFC 10-3107] analyzing entity 'cpu_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/masters/Desktop/a/cpu_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cpu_top'
