module d38(a,b,c,e,d);
input a,b,c,e;
output [7:0]d;
assign d[0] = e & ~a & ~b & ~c;
assign d[1] = e & ~a & ~b & c;
assign d[2] = e & ~a & b & ~c;
assign d[3] = e & ~a & b & c;
assign d[4] = e & a & ~b & ~c;
assign d[5] = e & a & ~b & c;
assign d[6] = e & a & b & ~c;
assign d[7] = e & a & b & c;
endmodule