Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 27 13:24:59 2018
| Host         : DESKTOP-DCD94MV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Complete_MIPS_timing_summary_routed.rpt -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1183 register/latch pins with no clock driven by root clock pin: div1/c_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2351 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.971        0.000                      0                   54        0.101        0.000                      0                   54        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.971        0.000                      0                   54        0.101        0.000                      0                   54        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.076ns (24.269%)  route 3.358ns (75.731%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.959     9.520    div1/c
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[21]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.076ns (24.269%)  route 3.358ns (75.731%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.959     9.520    div1/c
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[22]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.076ns (24.269%)  route 3.358ns (75.731%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.959     9.520    div1/c
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[23]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[23]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.076ns (24.269%)  route 3.358ns (75.731%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.959     9.520    div1/c
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.076ns (25.162%)  route 3.200ns (74.838%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.802     9.363    div1/c
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.076ns (25.162%)  route 3.200ns (74.838%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.804     6.346    div1/timing[20]
    SLICE_X34Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.470 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.922    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.046 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.712    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.141    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.265 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.437    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.561 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.802     9.363    div1/c
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.435    14.776    div1/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    div1/timing_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 div1/timing_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.076ns (25.559%)  route 3.134ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  div1/timing_reg[22]/Q
                         net (fo=2, routed)           0.872     6.402    div1/timing[22]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.526 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.978    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.768    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.196    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.320 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.492    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.668     9.284    div1/c
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[17]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    div1/timing_reg[17]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 div1/timing_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.076ns (25.559%)  route 3.134ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  div1/timing_reg[22]/Q
                         net (fo=2, routed)           0.872     6.402    div1/timing[22]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.526 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.978    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.768    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.196    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.320 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.492    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.668     9.284    div1/c
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[18]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    div1/timing_reg[18]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 div1/timing_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.076ns (25.559%)  route 3.134ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  div1/timing_reg[22]/Q
                         net (fo=2, routed)           0.872     6.402    div1/timing[22]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.526 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.978    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.768    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.196    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.320 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.492    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.668     9.284    div1/c
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[19]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    div1/timing_reg[19]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 div1/timing_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.076ns (25.559%)  route 3.134ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.553     5.074    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  div1/timing_reg[22]/Q
                         net (fo=2, routed)           0.872     6.402    div1/timing[22]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.526 f  div1/timing[0]_i_7/O
                         net (fo=1, routed)           0.452     6.978    div1/timing[0]_i_7_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.102 f  div1/timing[0]_i_6/O
                         net (fo=1, routed)           0.666     7.768    div1/timing[0]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  div1/timing[0]_i_3/O
                         net (fo=1, routed)           0.304     8.196    div1/timing[0]_i_3_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.320 f  div1/timing[0]_i_2/O
                         net (fo=3, routed)           0.172     8.492    div1/timing[0]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  div1/timing[26]_i_1/O
                         net (fo=26, routed)          0.668     9.284    div1/c
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.502    div1/timing_reg[20]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  div1/timing0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.919    div1/timing0_carry__4_n_7
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  div1/timing0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.930    div1/timing0_carry__4_n_5
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  div1/timing0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.955    div1/timing0_carry__4_n_6
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.955 r  div1/timing0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.955    div1/timing0_carry__4_n_4
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  div1/timing_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  div1/timing0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    div1/timing0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  div1/timing0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.958    div1/timing0_carry__5_n_7
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  div1/timing0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.865    div1/timing0_carry__3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.904 r  div1/timing0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.904    div1/timing0_carry__4_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  div1/timing0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.994    div1/timing0_carry__5_n_6
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.829     1.957    div1/clk_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  div1/timing_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    div1/timing_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div1/timing_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div1/timing_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[12]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[12]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  div1/timing0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    div1/timing0_carry__1_n_4
    SLICE_X35Y47         FDRE                                         r  div1/timing_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    div1/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  div1/timing_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    div1/timing_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div1/timing_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    div1/timing[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  div1/timing0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    div1/timing0_carry__3_n_4
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    div1/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  div1/timing_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    div1/timing_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div1/timing_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    div1/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  div1/timing_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div1/timing_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    div1/timing[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  div1/timing0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    div1/timing0_carry__2_n_4
    SLICE_X35Y48         FDRE                                         r  div1/timing_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    div1/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  div1/timing_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    div1/timing_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div1/timing_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/timing_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    div1/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  div1/timing_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  div1/timing_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    div1/timing[4]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  div1/timing0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    div1/timing0_carry_n_4
    SLICE_X35Y45         FDRE                                         r  div1/timing_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    div1/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  div1/timing_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    div1/timing_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   div1/c_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   div1/timing_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   div1/timing_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   div1/timing_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   div1/timing_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   div1/timing_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   div1/timing_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   div1/timing_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   div1/timing_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/c_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/c_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/timing_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/timing_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/c_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   div1/timing_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   div1/timing_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   div1/timing_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   div1/timing_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   div1/timing_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y48   div1/timing_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y49   div1/timing_reg[17]/C



