

================================================================
== Vitis HLS Report for 'dataflow_in_loop_display_shift_label0'
================================================================
* Date:           Thu Jun  3 14:10:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        display_shift
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.242 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       27|     1305|  0.277 us|  13.366 us|   15|  654|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_display_shift_label2_proc_fu_160   |display_shift_label2_proc   |       12|      651|  0.123 us|  6.668 us|   12|  651|     none|
        |grp_display_shift_label1_proc5_fu_173  |display_shift_label1_proc5  |       14|      653|  0.143 us|  6.688 us|   14|  653|     none|
        +---------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.2>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 5 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%yend_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yend"   --->   Operation 6 'read' 'yend_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%xend_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xend"   --->   Operation 7 'read' 'xend_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 8 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 9 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ystart_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystart"   --->   Operation 10 'read' 'ystart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_2"   --->   Operation 11 'read' 'y_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xstart_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstart"   --->   Operation 12 'read' 'xstart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 13 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ddr_update_c = alloca i64 1"   --->   Operation 14 'alloca' 'ddr_update_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%yend_c = alloca i64 1"   --->   Operation 15 'alloca' 'yend_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xend_c = alloca i64 1"   --->   Operation 16 'alloca' 'xend_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%frame_size_c = alloca i64 1"   --->   Operation 17 'alloca' 'frame_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_2_c = alloca i64 1"   --->   Operation 18 'alloca' 'y_2_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%width_c = alloca i64 1"   --->   Operation 19 'alloca' 'width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%copy_V = alloca i64 1" [display_shift.cpp:33]   --->   Operation 20 'alloca' 'copy_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [2/2] (6.98ns)   --->   "%call_ln0 = call void @display_shift_label1_proc5, i32 %width_read, i32 %xstart_read, i32 %y_2_read, i32 %ystart_read, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i32 %copy_V, i32 %xend_read, i32 %yend_read, i64 %ddr_update_read, i32 %width_c, i32 %y_2_c, i32 %frame_size_c, i32 %xend_c, i32 %yend_c, i64 %ddr_update_c"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 6.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @display_shift_label1_proc5, i32 %width_read, i32 %xstart_read, i32 %y_2_read, i32 %ystart_read, i32 %frame_size_read, i64 %ddr_copy_read, i32 %copy, i32 %copy_V, i32 %xend_read, i32 %yend_read, i64 %ddr_update_read, i32 %width_c, i32 %y_2_c, i32 %frame_size_c, i32 %xend_c, i32 %yend_c, i64 %ddr_update_c"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @display_shift_label2_proc, i32 %width_c, i32 %xend_c, i32 %y_2_c, i32 %yend_c, i32 %frame_size_c, i32 %copy_V, i64 %ddr_update_c, i32 %update"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_7, void @empty_14, void @empty_15, i32 16, i32 16, i32 16, i32 32, void @empty_15, void @empty_15"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_6, void @empty_14, void @empty_15, i32 16, i32 16, i32 32, i32 16, void @empty_15, void @empty_15"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln37 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_15" [display_shift.cpp:37]   --->   Operation 26 'specdataflowpipeline' 'specdataflowpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %width_c, i32 %width_c"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @y_OC_2_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_2_c, i32 %y_2_c"   --->   Operation 29 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_2_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %frame_size_c, i32 %frame_size_c"   --->   Operation 31 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @xend_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %xend_c, i32 %xend_c"   --->   Operation 33 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xend_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @yend_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %yend_c, i32 %yend_c"   --->   Operation 35 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yend_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @ddr_update_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %ddr_update_c, i64 %ddr_update_c"   --->   Operation 37 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @display_shift_label2_proc, i32 %width_c, i32 %xend_c, i32 %y_2_c, i32 %yend_c, i32 %frame_size_c, i32 %copy_V, i64 %ddr_update_c, i32 %update"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ xend]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yend]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_update_read           (read                ) [ 00100]
yend_read                 (read                ) [ 00100]
xend_read                 (read                ) [ 00100]
ddr_copy_read             (read                ) [ 00100]
frame_size_read           (read                ) [ 00100]
ystart_read               (read                ) [ 00100]
y_2_read                  (read                ) [ 00100]
xstart_read               (read                ) [ 00100]
width_read                (read                ) [ 00100]
ddr_update_c              (alloca              ) [ 01111]
yend_c                    (alloca              ) [ 01111]
xend_c                    (alloca              ) [ 01111]
frame_size_c              (alloca              ) [ 01111]
y_2_c                     (alloca              ) [ 01111]
width_c                   (alloca              ) [ 01111]
copy_V                    (alloca              ) [ 00111]
call_ln0                  (call                ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specdataflowpipeline_ln37 (specdataflowpipeline) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_28                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_29                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_30                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_31                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty_32                  (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
call_ln0                  (call                ) [ 00000]
ret_ln0                   (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xstart">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ystart">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ddr_copy">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="copy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xend">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xend"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="yend">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yend"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ddr_update">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="update">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="display_shift_label1_proc5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="display_shift_label2_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_OC_2_c_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xend_c_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yend_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="ddr_update_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ddr_update_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="yend_c_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yend_c/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="xend_c_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xend_c/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="frame_size_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="y_2_c_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2_c/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="width_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="copy_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="copy_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ddr_update_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="yend_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yend_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xend_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xend_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ddr_copy_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="frame_size_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ystart_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xstart_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="width_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_display_shift_label2_proc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2"/>
<pin id="163" dir="0" index="2" bw="32" slack="2"/>
<pin id="164" dir="0" index="3" bw="32" slack="2"/>
<pin id="165" dir="0" index="4" bw="32" slack="2"/>
<pin id="166" dir="0" index="5" bw="32" slack="2"/>
<pin id="167" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="7" bw="64" slack="2"/>
<pin id="169" dir="0" index="8" bw="32" slack="0"/>
<pin id="170" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_display_shift_label1_proc5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="32" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="64" slack="0"/>
<pin id="181" dir="0" index="7" bw="32" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="0" index="10" bw="32" slack="0"/>
<pin id="185" dir="0" index="11" bw="64" slack="0"/>
<pin id="186" dir="0" index="12" bw="32" slack="0"/>
<pin id="187" dir="0" index="13" bw="32" slack="0"/>
<pin id="188" dir="0" index="14" bw="32" slack="0"/>
<pin id="189" dir="0" index="15" bw="32" slack="0"/>
<pin id="190" dir="0" index="16" bw="32" slack="0"/>
<pin id="191" dir="0" index="17" bw="64" slack="0"/>
<pin id="192" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="ddr_update_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="yend_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="yend_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="xend_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xend_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="ddr_copy_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_copy_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="frame_size_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="ystart_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ystart_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="y_2_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_2_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="xstart_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xstart_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="width_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="ddr_update_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="ddr_update_c "/>
</bind>
</comp>

<comp id="256" class="1005" name="yend_c_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="yend_c "/>
</bind>
</comp>

<comp id="262" class="1005" name="xend_c_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xend_c "/>
</bind>
</comp>

<comp id="268" class="1005" name="frame_size_c_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c "/>
</bind>
</comp>

<comp id="274" class="1005" name="y_2_c_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_2_c "/>
</bind>
</comp>

<comp id="280" class="1005" name="width_c_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="194"><net_src comp="154" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="195"><net_src comp="148" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="196"><net_src comp="142" pin="2"/><net_sink comp="173" pin=3"/></net>

<net id="197"><net_src comp="136" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="198"><net_src comp="130" pin="2"/><net_sink comp="173" pin=5"/></net>

<net id="199"><net_src comp="124" pin="2"/><net_sink comp="173" pin=6"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="173" pin=7"/></net>

<net id="201"><net_src comp="102" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="202"><net_src comp="118" pin="2"/><net_sink comp="173" pin=9"/></net>

<net id="203"><net_src comp="112" pin="2"/><net_sink comp="173" pin=10"/></net>

<net id="204"><net_src comp="106" pin="2"/><net_sink comp="173" pin=11"/></net>

<net id="208"><net_src comp="106" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="173" pin=11"/></net>

<net id="213"><net_src comp="112" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="173" pin=10"/></net>

<net id="218"><net_src comp="118" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="173" pin=9"/></net>

<net id="223"><net_src comp="124" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="228"><net_src comp="130" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="233"><net_src comp="136" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="238"><net_src comp="142" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="243"><net_src comp="148" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="248"><net_src comp="154" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="253"><net_src comp="78" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="173" pin=17"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="259"><net_src comp="82" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="173" pin=16"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="265"><net_src comp="86" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="173" pin=15"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="271"><net_src comp="90" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="173" pin=14"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="277"><net_src comp="94" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="173" pin=13"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="283"><net_src comp="98" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="173" pin=12"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: update | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_display_shift_label0 : width | {1 }
	Port: dataflow_in_loop_display_shift_label0 : xstart | {1 }
	Port: dataflow_in_loop_display_shift_label0 : y_2 | {1 }
	Port: dataflow_in_loop_display_shift_label0 : ystart | {1 }
	Port: dataflow_in_loop_display_shift_label0 : frame_size | {1 }
	Port: dataflow_in_loop_display_shift_label0 : ddr_copy | {1 }
	Port: dataflow_in_loop_display_shift_label0 : copy | {1 2 }
	Port: dataflow_in_loop_display_shift_label0 : xend | {1 }
	Port: dataflow_in_loop_display_shift_label0 : yend | {1 }
	Port: dataflow_in_loop_display_shift_label0 : ddr_update | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   |  grp_display_shift_label2_proc_fu_160 |    0    |  6.352  |   692   |   317   |
|          | grp_display_shift_label1_proc5_fu_173 |    0    |  4.764  |   586   |   317   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |      ddr_update_read_read_fu_106      |    0    |    0    |    0    |    0    |
|          |         yend_read_read_fu_112         |    0    |    0    |    0    |    0    |
|          |         xend_read_read_fu_118         |    0    |    0    |    0    |    0    |
|          |       ddr_copy_read_read_fu_124       |    0    |    0    |    0    |    0    |
|   read   |      frame_size_read_read_fu_130      |    0    |    0    |    0    |    0    |
|          |        ystart_read_read_fu_136        |    0    |    0    |    0    |    0    |
|          |          y_2_read_read_fu_142         |    0    |    0    |    0    |    0    |
|          |        xstart_read_read_fu_148        |    0    |    0    |    0    |    0    |
|          |         width_read_read_fu_154        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    0    |  11.116 |   1278  |   634   |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|copy_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ddr_copy_read_reg_220 |   64   |
|  ddr_update_c_reg_250 |   64   |
|ddr_update_read_reg_205|   64   |
|  frame_size_c_reg_268 |   32   |
|frame_size_read_reg_225|   32   |
|    width_c_reg_280    |   32   |
|   width_read_reg_245  |   32   |
|     xend_c_reg_262    |   32   |
|   xend_read_reg_215   |   32   |
|  xstart_read_reg_240  |   32   |
|     y_2_c_reg_274     |   32   |
|    y_2_read_reg_235   |   32   |
|     yend_c_reg_256    |   32   |
|   yend_read_reg_210   |   32   |
|  ystart_read_reg_230  |   32   |
+-----------------------+--------+
|         Total         |   576  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_display_shift_label1_proc5_fu_173 |  p1  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p2  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p3  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p4  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p5  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p6  |   2  |  64  |   128  ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p9  |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p10 |   2  |  32  |   64   ||    9    |
| grp_display_shift_label1_proc5_fu_173 |  p11 |   2  |  64  |   128  ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   704  ||  14.292 ||    81   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   11   |  1278  |   634  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |    -   |   576  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   25   |  1854  |   715  |
+-----------+--------+--------+--------+--------+--------+
