;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <702
	SUB -207, <-120
	CMP -100, -601
	CMP @1, @2
	JMN <124, 106
	MOV -1, <-20
	CMP @124, 106
	ADD -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	MOV 17, @-20
	ADD 271, 60
	SLT 100, -100
	SUB @0, @2
	CMP -207, <-120
	CMP @-127, 100
	DAT #210, #60
	ADD -1, <-20
	SUB @121, 106
	SUB @121, 103
	DAT #1, <2
	SUB @-127, 120
	MOV -1, <-20
	ADD 240, 60
	ADD #270, <0
	SUB -207, <-120
	SUB @-127, 100
	SUB 3, 531
	SUB -207, <-120
	ADD 3, 530
	MOV -4, <20
	DJN <-30, 9
	CMP @624, 106
	SUB @624, 106
	SUB @-127, 100
	SLT <-3, 0
	SUB -207, <-120
	SUB @-127, 100
	MOV -4, <-20
	JMZ @300, 30
	DJN <-30, 9
	ADD 240, 60
	MOV -4, <-20
	CMP -207, <-120
	CMP -207, <-120
	ADD 3, 532
