Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov  2 18:42:18 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hx711_zynq_wrapper_timing_summary_routed.rpt -pb hx711_zynq_wrapper_timing_summary_routed.pb -rpx hx711_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hx711_zynq_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.337        0.000                      0                 1200        0.053        0.000                      0                 1200        9.146        0.000                       0                   553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         15.337        0.000                      0                 1140        0.053        0.000                      0                 1140        9.146        0.000                       0                   553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              17.000        0.000                      0                   60        0.742        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.976ns (22.734%)  route 3.317ns (77.266%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.430     2.509    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X31Y92         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.348     2.857 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.958     3.815    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.256     4.071 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=22, routed)          1.681     5.753    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.267     6.020 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_1__0/O
                         net (fo=3, routed)           0.677     6.697    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/D[1]
    SLICE_X33Y89         LUT4 (Prop_lut4_I1_O)        0.105     6.802 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.802    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X33Y89         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.234    22.217    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y89         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.032    22.139    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.870ns (23.340%)  route 2.857ns (76.660%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.431     2.510    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y97         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDSE (Prop_fdse_C_Q)         0.379     2.889 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.107     3.996    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.119     4.115 f  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.503     4.618    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.267     4.885 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=16, routed)          0.813     5.699    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1
    SLICE_X32Y96         LUT2 (Prop_lut2_I0_O)        0.105     5.804 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.434     6.237    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_0
    SLICE_X32Y96         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X32Y96         FDRE (Setup_fdre_C_R)       -0.423    21.686    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.686    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.473ns  (required time - arrival time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.433ns (38.808%)  route 0.683ns (61.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 22.299 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.390     2.469    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.433     2.902 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[20]/Q
                         net (fo=3, routed)           0.683     3.585    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/A[20]
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.317    22.299    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/CLK
                         clock pessimism              0.192    22.492    
                         clock uncertainty           -0.302    22.190    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.132    19.058    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                 15.473    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.348ns (36.540%)  route 0.604ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 22.299 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.389     2.468    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.348     2.816 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/Q
                         net (fo=2, routed)           0.604     3.420    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/A[23]
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.317    22.299    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/CLK
                         clock pessimism              0.192    22.492    
                         clock uncertainty           -0.302    22.190    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.269    18.921    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.504ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.976ns (23.428%)  route 3.190ns (76.572%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.430     2.509    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X31Y92         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.348     2.857 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.958     3.815    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.256     4.071 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=22, routed)          1.681     5.753    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.267     6.020 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[2]_i_1__0/O
                         net (fo=3, routed)           0.550     6.570    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/D[2]
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.675 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.675    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X32Y89         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.234    22.217    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y89         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.192    22.409    
                         clock uncertainty           -0.302    22.107    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.072    22.179    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         22.179    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 15.504    

Slack (MET) :             15.590ns  (required time - arrival time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.433ns (43.359%)  route 0.566ns (56.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 22.299 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.390     2.469    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X38Y92         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDCE (Prop_fdce_C_Q)         0.433     2.902 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[10]/Q
                         net (fo=3, routed)           0.566     3.468    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/A[10]
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.317    22.299    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/CLK
                         clock pessimism              0.192    22.492    
                         clock uncertainty           -0.302    22.190    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.132    19.058    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                 15.590    

Slack (MET) :             15.618ns  (required time - arrival time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.348ns (41.586%)  route 0.489ns (58.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 22.299 - 20.000 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.389     2.468    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDCE (Prop_fdce_C_Q)         0.348     2.816 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/Q
                         net (fo=3, routed)           0.489     3.305    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/A[3]
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.317    22.299    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    DSP48_X2Y36          DSP48E1                                      r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/CLK
                         clock pessimism              0.192    22.492    
                         clock uncertainty           -0.302    22.190    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.267    18.923    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                 15.618    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.976ns (27.452%)  route 2.579ns (72.548%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.430     2.509    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X31Y92         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.348     2.857 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.958     3.815    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.256     4.071 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=22, routed)          0.596     4.667    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.267     4.934 f  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.362     5.296    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X32Y92         LUT5 (Prop_lut5_I4_O)        0.105     5.401 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.663     6.064    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X32Y93         FDRE (Setup_fdre_C_R)       -0.423    21.686    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.686    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 15.622    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.976ns (27.452%)  route 2.579ns (72.548%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.430     2.509    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X31Y92         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.348     2.857 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.958     3.815    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.256     4.071 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=22, routed)          0.596     4.667    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.267     4.934 f  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.362     5.296    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X32Y92         LUT5 (Prop_lut5_I4_O)        0.105     5.401 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.663     6.064    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X32Y93         FDRE (Setup_fdre_C_R)       -0.423    21.686    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.686    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 15.622    

Slack (MET) :             15.622ns  (required time - arrival time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.976ns (27.452%)  route 2.579ns (72.548%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.430     2.509    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X31Y92         FDSE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDSE (Prop_fdse_C_Q)         0.348     2.857 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.958     3.815    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.256     4.071 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=22, routed)          0.596     4.667    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.267     4.934 f  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2/O
                         net (fo=6, routed)           0.362     5.296    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X32Y92         LUT5 (Prop_lut5_I4_O)        0.105     5.401 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.663     6.064    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y93         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X32Y93         FDRE (Setup_fdre_C_R)       -0.423    21.686    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.686    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 15.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.557     0.893    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.111     1.145    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.058%)  route 0.151ns (41.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.656     0.992    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.151     1.307    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.352 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.352    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     1.296    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.112%)  route 0.171ns (47.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.656     0.992    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.171     1.304    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.349 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.349    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.144%)  route 0.165ns (53.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.555     0.891    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.165     1.196    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.569     0.905    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.143    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y86         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.838     1.204    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.048    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.211ns (51.465%)  route 0.199ns (48.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.656     0.992    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.199     1.355    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.047     1.402 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     1.402    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.131     1.306    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.577     0.913    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.172     1.225    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.480%)  route 0.197ns (48.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.656     0.992    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.197     1.353    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.398 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.398    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     1.296    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.152%)  route 0.119ns (45.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.572     0.908    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.119     1.168    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y86         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.838     1.204    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y86         SRLC32E                                      r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.916%)  route 0.202ns (52.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.656     0.992    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.202     1.335    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.380    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.844     1.210    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         20.000      18.184     DSP48_X2Y36     hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_gramme0/CLK
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X32Y92    hx711_zynq_i/hx711_package_0/axi_rdata_reg[31]_i_2/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X32Y90    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X39Y92    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X35Y94    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y93    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[15]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y90    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y94    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y94    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y89    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y93    hx711_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.000ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.538ns (22.602%)  route 1.842ns (77.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.466     4.851    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X38Y93         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X38Y93         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[12]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.258    21.851    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[12]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 17.000    

Slack (MET) :             17.035ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.538ns (23.680%)  route 1.734ns (76.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.358     4.743    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X39Y92         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X39Y92         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[10]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.331    21.778    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[10]
  -------------------------------------------------------------------
                         required time                         21.778    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.035    

Slack (MET) :             17.035ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.538ns (23.680%)  route 1.734ns (76.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.358     4.743    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X39Y92         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.236    22.219    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X39Y92         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[8]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X39Y92         FDCE (Recov_fdce_C_CLR)     -0.331    21.778    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[8]
  -------------------------------------------------------------------
                         required time                         21.778    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.035    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[0]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[0]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[1]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[1]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[21]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[21]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[22]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[22]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[23]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[2]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[2]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    

Slack (MET) :             17.072ns  (required time - arrival time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.538ns (24.080%)  route 1.696ns (75.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.392     2.471    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.433     2.904 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.376     3.280    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.105     3.385 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         1.320     4.705    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y90         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         1.235    22.218    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y90         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]/C
                         clock pessimism              0.192    22.410    
                         clock uncertainty           -0.302    22.108    
    SLICE_X37Y90         FDCE (Recov_fdce_C_CLR)     -0.331    21.777    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[3]
  -------------------------------------------------------------------
                         required time                         21.777    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                 17.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.384%)  route 0.457ns (68.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.279     1.560    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X35Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.825     1.191    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X35Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[13]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X35Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_origin_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/axi_rdata_reg[31]_i_2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.209ns (28.632%)  route 0.521ns (71.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.343     1.624    hx711_zynq_i/hx711_package_0/p_0_in
    SLICE_X32Y92         FDCE                                         f  hx711_zynq_i/hx711_package_0/axi_rdata_reg[31]_i_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/s00_axi_aclk
    SLICE_X32Y92         FDCE                                         r  hx711_zynq_i/hx711_package_0/axi_rdata_reg[31]_i_2/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y92         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    hx711_zynq_i/hx711_package_0/axi_rdata_reg[31]_i_2
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X36Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[16]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X36Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[17]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X36Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[18]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X36Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X36Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[19]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[13]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X37Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[14]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X37Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.209ns (26.705%)  route 0.574ns (73.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.396     1.676    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X37Y94         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.824     1.190    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X37Y94         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[15]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X37Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/value_current_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.209ns (23.030%)  route 0.699ns (76.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.558     0.894    hx711_zynq_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y96         FDRE                                         r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  hx711_zynq_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.177     1.235    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn
    SLICE_X32Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.280 f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state[5]_i_2/O
                         net (fo=100, routed)         0.521     1.801    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0
    SLICE_X32Y84         FDCE                                         f  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hx711_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hx711_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hx711_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=553, routed)         0.819     1.185    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/s00_axi_aclk
    SLICE_X32Y84         FDCE                                         r  hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state_reg[6]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X32Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    hx711_zynq_i/hx711_package_0/inst/hx711_package_v1_0_S00_AXI_inst/ad/current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.948    





