{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:05:42 2018 " "Processing started: Wed Jan 03 21:05:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 151044094 -c project02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1515002742815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_instr_mem " "Found entity 1: mips_instr_mem" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem " "Found entity 1: mips_data_mem" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_core_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_core_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers_testbench " "Found entity 1: mips_registers_testbench" {  } { { "mips_registers_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "K:/Verilogworkspace/Project3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "K:/Verilogworkspace/Project3/ALU_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_testbench " "Found entity 1: instruction_testbench" {  } { { "mips_instr_mem_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem_testbench " "Found entity 1: mips_data_mem_testbench" {  } { { "mips_data_mem_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core " "Elaborating entity \"mips_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515002742926 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_core.v(61) " "Verilog HDL Always Construct warning at mips_core.v(61): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742929 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_result mips_core.v(63) " "Verilog HDL Always Construct warning at mips_core.v(63): variable \"ALU_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742929 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(69) " "Verilog HDL Always Construct warning at mips_core.v(69): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742930 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_core.v(109) " "Verilog HDL Always Construct warning at mips_core.v(109): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(112) " "Verilog HDL Always Construct warning at mips_core.v(112): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_result mips_core.v(114) " "Verilog HDL Always Construct warning at mips_core.v(114): variable \"MEM_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_result mips_core.v(118) " "Verilog HDL Always Construct warning at mips_core.v(118): variable \"ALU_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(128) " "Verilog HDL Always Construct warning at mips_core.v(128): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742932 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(131) " "Verilog HDL Always Construct warning at mips_core.v(131): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742932 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(133) " "Verilog HDL Always Construct warning at mips_core.v(133): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742933 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(139) " "Verilog HDL Always Construct warning at mips_core.v(139): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742933 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(142) " "Verilog HDL Always Construct warning at mips_core.v(142): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742934 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742936 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchadress mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"branchadress\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742937 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpadress mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"jumpadress\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742937 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] mips_core.v(74) " "Inferred latch for \"PC\[0\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] mips_core.v(74) " "Inferred latch for \"PC\[1\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] mips_core.v(74) " "Inferred latch for \"PC\[28\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] mips_core.v(74) " "Inferred latch for \"PC\[29\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] mips_core.v(74) " "Inferred latch for \"PC\[30\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] mips_core.v(74) " "Inferred latch for \"PC\[31\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:regblock " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:regblock\"" {  } { { "mips_core.v" "regblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002742962 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_registers.v(12) " "Verilog HDL Always Construct warning at mips_registers.v(12): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742963 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_registers.v(19) " "Verilog HDL warning at mips_registers.v(19): ignoring unsupported system task" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002742965 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_reg_write mips_registers.v(23) " "Verilog HDL Always Construct warning at mips_registers.v(23): variable \"signal_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742965 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_registers.v(26) " "Verilog HDL warning at mips_registers.v(26): ignoring unsupported system task" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002742967 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742979 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742979 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_1 mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"read_data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742980 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_2 mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"read_data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742980 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[0\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[0\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[1\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[1\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[2\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[2\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[3\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[3\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[4\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[4\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[5\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[5\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[6\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[6\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[7\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[7\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[8\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[8\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[9\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[9\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[10\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[10\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[11\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[11\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[12\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[12\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[13\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[13\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[14\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[14\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[15\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[15\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[16\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[16\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[17\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[17\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[18\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[18\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[19\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[19\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[20\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[20\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[21\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[21\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[22\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[22\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[23\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[23\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[24\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[24\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[25\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[25\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[26\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[26\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[27\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[27\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[28\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[28\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[29\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[29\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[30\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[30\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[31\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[31\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[0\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[0\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[1\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[1\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[2\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[2\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[3\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[3\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[4\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[4\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[5\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[5\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[6\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[6\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[7\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[7\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[8\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[8\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[9\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[9\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[10\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[10\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[11\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[11\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[12\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[12\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[13\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[13\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[14\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[14\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[15\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[15\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[16\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[16\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[17\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[17\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[18\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[18\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[19\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[19\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[20\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[20\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[21\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[21\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[22\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[22\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[23\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[23\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[24\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[24\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[25\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[25\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[26\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[26\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[27\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[27\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[28\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[28\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[29\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[29\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[30\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[30\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[31\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[31\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUblock " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUblock\"" {  } { { "mips_core.v" "ALUblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_data_mem mips_data_mem:MEMblock " "Elaborating entity \"mips_data_mem\" for hierarchy \"mips_data_mem:MEMblock\"" {  } { { "mips_core.v" "MEMblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743009 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_data_mem.v(14) " "Verilog HDL Always Construct warning at mips_data_mem.v(14): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743011 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_mem_read mips_data_mem.v(16) " "Verilog HDL Always Construct warning at mips_data_mem.v(16): variable \"sig_mem_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743011 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(18) " "Verilog HDL Always Construct warning at mips_data_mem.v(18): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743012 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(20) " "Verilog HDL Always Construct warning at mips_data_mem.v(20): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743013 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(22) " "Verilog HDL Always Construct warning at mips_data_mem.v(22): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743013 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(24) " "Verilog HDL Always Construct warning at mips_data_mem.v(24): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743014 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_mem_write mips_data_mem.v(28) " "Verilog HDL Always Construct warning at mips_data_mem.v(28): variable \"sig_mem_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743019 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(30) " "Verilog HDL Always Construct warning at mips_data_mem.v(30): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743020 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(32) " "Verilog HDL Always Construct warning at mips_data_mem.v(32): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743025 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(34) " "Verilog HDL Always Construct warning at mips_data_mem.v(34): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743026 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(36) " "Verilog HDL Always Construct warning at mips_data_mem.v(36): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743031 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_data_mem.v(38) " "Verilog HDL warning at mips_data_mem.v(38): ignoring unsupported system task" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002743074 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data mips_data_mem.v(13) " "Verilog HDL Always Construct warning at mips_data_mem.v(13): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002743105 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[0\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[1\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[2\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[3\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[4\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[5\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[6\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[7\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[8\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[9\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[10\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[11\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[12\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[13\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[14\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[15\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[16\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[17\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[18\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[19\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[20\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[21\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[22\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[23\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[24\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[25\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[26\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[27\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[28\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[29\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[30\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[31\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_instr_mem mips_instr_mem:INSblock " "Elaborating entity \"mips_instr_mem\" for hierarchy \"mips_instr_mem:INSblock\"" {  } { { "mips_core.v" "INSblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743172 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 254 mips_instr_mem.v(9) " "Verilog HDL warning at mips_instr_mem.v(9): number of words (6) in memory file does not match the number of elements in the address range \[0:254\]" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1515002743176 "|mips_core|mips_instr_mem:INSblock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[254..6\] 0 mips_instr_mem.v(5) " "Net \"instruction_mem\[254..6\]\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1515002743176 "|mips_core|mips_instr_mem:INSblock"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "mips_core.v" "clk" { Text "K:/Verilogworkspace/Project3/mips_core.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1515002743223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1515002743223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[12\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[12\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[9\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[9\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[8\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[8\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[7\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[7\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[6\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[6\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[5\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[5\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[4\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[4\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[3\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[3\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[2\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[2\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[1\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[1\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[0\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[0\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[12\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[12\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[9\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[9\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[8\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[8\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[7\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[7\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[5\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[5\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[4\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[4\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[3\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[3\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[2\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[2\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[1\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[1\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[0\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[0\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[12\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[12\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[9\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[9\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[8\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[8\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[7\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[7\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[5\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[5\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[4\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[4\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[3\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[3\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[2\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[2\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[1\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[1\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[0\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[0\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[28\] " "Latch PC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744216 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[29\] " "Latch PC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[30\] " "Latch PC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[31\] " "Latch PC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515002744304 "|mips_core|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515002744304 "|mips_core|result[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515002744304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515002744486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515002744885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002744885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515002744931 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515002744931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515002744931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515002744931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:05:44 2018 " "Processing ended: Wed Jan 03 21:05:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""}
