Analysis & Synthesis report for lab6
Mon Mar 13 23:21:22 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC|pulse_gen:gen_cars|ps
 11. State Machine - |DE1_SoC|pulse_gen:gen_hour|ps
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC
 18. Parameter Settings for User Entity Instance: car_tracking:results
 19. Parameter Settings for User Entity Instance: car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "seg7:chd"
 22. Port Connectivity Checks: "car_tracking:results|ram8x16:ram"
 23. Port Connectivity Checks: "car_tracking:results"
 24. Port Connectivity Checks: "seg7:start_hour"
 25. Port Connectivity Checks: "seg7:end_hour"
 26. Port Connectivity Checks: "seg7:hour"
 27. Port Connectivity Checks: "seg7:rem_spot"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Mar 13 23:21:22 2023       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; lab6                                        ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 65                                          ;
; Total pins                      ; 70                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; lab6               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; seg7.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/seg7.sv                            ;         ;
; rh_ctrl.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_ctrl.sv                         ;         ;
; rh_data.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_data.sv                         ;         ;
; ram8x16.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/there/OneDrive - UW/CSE 371/lab6/ram8x16.v                          ;         ;
; car_tracking.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/car_tracking.sv                    ;         ;
; DE1_SoC.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv                         ;         ;
; pulse_gen.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/pulse_gen.sv                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_i602.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 64             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 112            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 14             ;
;     -- 5 input functions                    ; 29             ;
;     -- 4 input functions                    ; 24             ;
;     -- <=3 input functions                  ; 45             ;
;                                             ;                ;
; Dedicated logic registers                   ; 65             ;
;                                             ;                ;
; I/O pins                                    ; 70             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 32             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 69             ;
; Total fan-out                               ; 764            ;
; Average fan-out                             ; 2.29           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |DE1_SoC                                     ; 112 (42)            ; 65 (8)                    ; 32                ; 0          ; 70   ; 0            ; |DE1_SoC                                                                                                 ; DE1_SoC         ; work         ;
;    |car_tracking:results|                    ; 44 (44)             ; 38 (38)                   ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC|car_tracking:results                                                                            ; car_tracking    ; work         ;
;       |ram8x16:ram|                          ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC|car_tracking:results|ram8x16:ram                                                                ; ram8x16         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC|car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_i602:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC|car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated ; altsyncram_i602 ; work         ;
;    |pulse_gen:gen_cars|                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|pulse_gen:gen_cars                                                                              ; pulse_gen       ; work         ;
;    |pulse_gen:gen_hour|                      ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|pulse_gen:gen_hour                                                                              ; pulse_gen       ; work         ;
;    |rh_ctrl:rush_hour|                       ; 11 (4)              ; 13 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|rh_ctrl:rush_hour                                                                               ; rh_ctrl         ; work         ;
;       |rh_data:rush_hour_data|               ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|rh_ctrl:rush_hour|rh_data:rush_hour_data                                                        ; rh_data         ; work         ;
;    |seg7:hour|                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:hour                                                                                       ; seg7            ; work         ;
;    |seg7:ncd|                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:ncd                                                                                        ; seg7            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+
; car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
+------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |DE1_SoC|car_tracking:results|ram8x16:ram ; ram8x16.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+------------------------------------------------+
; State Machine - |DE1_SoC|pulse_gen:gen_cars|ps ;
+----------------+------+------------------------+
; Name           ; ps~3 ; ps~2                   ;
+----------------+------+------------------------+
; ps.s_wait_rise ; 0    ; 0                      ;
; ps.s_pulse     ; 0    ; 1                      ;
; ps.s_wait_fall ; 1    ; 0                      ;
+----------------+------+------------------------+


Encoding Type:  User-Encoded
+------------------------------------------------+
; State Machine - |DE1_SoC|pulse_gen:gen_hour|ps ;
+----------------+------+------------------------+
; Name           ; ps~3 ; ps~2                   ;
+----------------+------+------------------------+
; ps.s_wait_rise ; 0    ; 0                      ;
; ps.s_pulse     ; 0    ; 1                      ;
; ps.s_wait_fall ; 1    ; 0                      ;
+----------------+------+------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; rh_ctrl:rush_hour|ps[2..31]            ; Stuck at GND due to stuck port data_in ;
; total_cars[4..15]                      ; Lost fanout                            ;
; Total Number of Removed Registers = 42 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+----------------+--------------------+------------------------------------------------------------------------------------------+
; Register name  ; Reason for Removal ; Registers Removed due to This Register                                                   ;
+----------------+--------------------+------------------------------------------------------------------------------------------+
; total_cars[15] ; Lost Fanouts       ; total_cars[14], total_cars[13], total_cars[12], total_cars[11], total_cars[10],          ;
;                ;                    ; total_cars[9], total_cars[8], total_cars[7], total_cars[6], total_cars[5], total_cars[4] ;
+----------------+--------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC|total_cars[11]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|curr_hour[0]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|rh_ctrl:rush_hour|rh_data:rush_hour_data|rh_start[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|rh_ctrl:rush_hour|rh_data:rush_hour_data|rh_end[0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|car_tracking:results|rd_addr[2]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC|car_tracking:results|timer[25]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|HEX0                                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|HEX2                                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|HEX3                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE1_SoC|pulse_gen:gen_cars|ps                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE1_SoC|pulse_gen:gen_hour|ps                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC ;
+----------------------+----------+---------------------------------------+
; Parameter Name       ; Value    ; Type                                  ;
+----------------------+----------+---------------------------------------+
; clk_freq             ; 50000000 ; Signed Integer                        ;
; display_duration_sec ; 1        ; Signed Integer                        ;
+----------------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car_tracking:results ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                        ;
; duration_sec   ; 1        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i602      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "seg7:chd"     ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; num[3] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "car_tracking:results|ram8x16:ram" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; wren ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "car_tracking:results"                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; curr_num[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "seg7:start_hour" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; num[3] ; Input ; Info     ; Stuck at GND    ;
+--------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "seg7:end_hour" ;
+--------+-------+----------+---------------+
; Port   ; Type  ; Severity ; Details       ;
+--------+-------+----------+---------------+
; num[3] ; Input ; Info     ; Stuck at GND  ;
+--------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "seg7:hour"    ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; num[3] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "seg7:rem_spot"   ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; num[3..2] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 65                          ;
;     ENA               ; 6                           ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 36                          ;
;     plain             ; 17                          ;
; arriav_io_obuf        ; 13                          ;
; arriav_lcell_comb     ; 113                         ;
;     arith             ; 36                          ;
;         1 data inputs ; 36                          ;
;     normal            ; 77                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 70                          ;
; stratixv_ram_block    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Mar 13 23:21:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/Users/there/OneDrive - UW/CSE 371/lab6/seg7.sv Line: 17
    Info (12023): Found entity 2: seg7_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/seg7.sv Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file rh_ctrl.sv
    Info (12023): Found entity 1: rh_ctrl File: C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_ctrl.sv Line: 23
    Info (12023): Found entity 2: rh_ctrl_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_ctrl.sv Line: 119
Info (12021): Found 2 design units, including 2 entities, in source file rh_data.sv
    Info (12023): Found entity 1: rh_data File: C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_data.sv Line: 24
    Info (12023): Found entity 2: rh_data_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_data.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file ram8x16.v
    Info (12023): Found entity 1: ram8x16 File: C:/Users/there/OneDrive - UW/CSE 371/lab6/ram8x16.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file car_tracking.sv
    Info (12023): Found entity 1: car_tracking File: C:/Users/there/OneDrive - UW/CSE 371/lab6/car_tracking.sv Line: 21
    Info (12023): Found entity 2: car_tracking_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/car_tracking.sv Line: 83
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 27
    Info (12023): Found entity 2: DE1_SoC_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 216
Info (12021): Found 2 design units, including 2 entities, in source file pulse_gen.sv
    Info (12023): Found entity 1: pulse_gen File: C:/Users/there/OneDrive - UW/CSE 371/lab6/pulse_gen.sv Line: 19
    Info (12023): Found entity 2: pulse_gen_testbench File: C:/Users/there/OneDrive - UW/CSE 371/lab6/pulse_gen.sv Line: 72
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10665): Bidirectional port "V_GPIO[30]" at DE1_SoC.sv(35) has a one-way connection to bidirectional port "V_GPIO[32]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Warning (10665): Bidirectional port "V_GPIO[29]" at DE1_SoC.sv(35) has a one-way connection to bidirectional port "V_GPIO[27]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Warning (10665): Bidirectional port "V_GPIO[28]" at DE1_SoC.sv(35) has a one-way connection to bidirectional port "V_GPIO[26]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Warning (10665): Bidirectional port "V_GPIO[24]" at DE1_SoC.sv(35) has a one-way connection to bidirectional port "V_GPIO[33]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:rem_spot" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 64
Info (12128): Elaborating entity "rh_ctrl" for hierarchy "rh_ctrl:rush_hour" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 96
Info (12128): Elaborating entity "rh_data" for hierarchy "rh_ctrl:rush_hour|rh_data:rush_hour_data" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/rh_ctrl.sv Line: 58
Info (12128): Elaborating entity "car_tracking" for hierarchy "car_tracking:results" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 122
Warning (10036): Verilog HDL or VHDL warning at car_tracking.sv(33): object "rd_out1" assigned a value but never read File: C:/Users/there/OneDrive - UW/CSE 371/lab6/car_tracking.sv Line: 33
Info (12128): Elaborating entity "ram8x16" for hierarchy "car_tracking:results|ram8x16:ram" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/car_tracking.sv Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/ram8x16.v Line: 89
Info (12130): Elaborated megafunction instantiation "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/ram8x16.v Line: 89
Info (12133): Instantiated megafunction "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/there/OneDrive - UW/CSE 371/lab6/ram8x16.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i602.tdf
    Info (12023): Found entity 1: altsyncram_i602 File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i602" for hierarchy "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pulse_gen" for hierarchy "pulse_gen:gen_hour" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 132
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[4]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 162
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[5]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 193
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[6]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 224
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[7]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 255
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[8]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 286
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[9]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 317
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[10]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 348
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[11]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 379
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[12]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 410
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[13]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 441
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[14]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 472
        Warning (14320): Synthesized away node "car_tracking:results|ram8x16:ram|altsyncram:altsyncram_component|altsyncram_i602:auto_generated|q_b[15]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/db/altsyncram_i602.tdf Line: 503
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "V_GPIO[31]" and its non-tri-state driver. File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13035): Inserted always-enabled tri-state buffer between "V_GPIO[34]" and its non-tri-state driver. File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "V_GPIO[30]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[29]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[28]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[23]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[24]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[25]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13040): bidirectional pin "V_GPIO[35]" has no driver File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "pp[0]~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 41
    Warning (13010): Node "pp[1]~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 41
    Warning (13010): Node "V_GPIO[31]~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
    Warning (13010): Node "pp[2]~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 41
    Warning (13010): Node "exit_wait~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 45
    Warning (13010): Node "V_GPIO[34]~synth" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/there/OneDrive - UW/CSE 371/lab6/output_files/lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 32
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 33
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 33
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/there/OneDrive - UW/CSE 371/lab6/DE1_SoC.sv Line: 33
Info (21057): Implemented 197 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 13 bidirectional pins
    Info (21061): Implemented 123 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Mon Mar 13 23:21:22 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/there/OneDrive - UW/CSE 371/lab6/output_files/lab6.map.smsg.


