

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_1_x0'
================================================================
* Date:           Sun Sep 18 13:57:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     6337|    25201|  21.121 us|  83.995 us|  6337|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                                                                |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                           |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_1_x0_loop_1_D_drain_IO_L2_out_1_x0_loop_2                                   |     6336|    25200|  264 ~ 1050|          -|          -|     24|        no|
        | + D_drain_IO_L2_out_1_x0_loop_3                                                                |      262|     1048|         131|          -|          -|  2 ~ 8|        no|
        |  ++ D_drain_IO_L2_out_1_x0_loop_4_D_drain_IO_L2_out_1_x0_loop_5_D_drain_IO_L2_out_1_x0_loop_6  |      128|      128|           2|          1|          1|    128|       yes|
        |  ++ D_drain_IO_L2_out_1_x0_loop_7_D_drain_IO_L2_out_1_x0_loop_8_D_drain_IO_L2_out_1_x0_loop_9  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 2 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 6 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln11845 = br void" [./dut.cpp:11845]   --->   Operation 15 'br' 'br_ln11845' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten39, i5 1"   --->   Operation 18 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten39, i5 24"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_1_x0_loop_1_D_drain_IO_L2_out_1_x0_loop_2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln89044 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 23 'icmp' 'icmp_ln89044' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln11845 = select i1 %icmp_ln89044, i3 0, i3 %c1_V" [./dut.cpp:11845]   --->   Operation 24 'select' 'select_ln11845' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln11846 = specloopname void @_ssdm_op_SpecLoopName, void @empty_530" [./dut.cpp:11846]   --->   Operation 25 'specloopname' 'specloopname_ln11846' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln11845, i3 0" [./dut.cpp:11845]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl" [./dut.cpp:11845]   --->   Operation 27 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln11849 = br void" [./dut.cpp:11849]   --->   Operation 28 'br' 'br_ln11849' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln11891 = ret" [./dut.cpp:11891]   --->   Operation 29 'ret' 'ret_ln11891' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 1, void %.split17, i4 %c3_14, void %.loopexit188"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:11849]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln11849 = br i1 %tmp, void %.split13, void %.loopexit" [./dut.cpp:11849]   --->   Operation 32 'br' 'br_ln11849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_672"   --->   Operation 34 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 35 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 36 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11851 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:11851]   --->   Operation 37 'br' 'br_ln11851' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln11854 = icmp_eq  i4 %c3, i4 1" [./dut.cpp:11854]   --->   Operation 38 'icmp' 'icmp_ln11854' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11854 = br i1 %icmp_ln11854, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:11854]   --->   Operation 39 'br' 'br_ln11854' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln11854)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln11854)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln11845, i3 1"   --->   Operation 42 'add' 'add_ln691' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 %add_ln890_28, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 44 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890_28 = add i8 %indvar_flatten31, i8 1"   --->   Operation 45 'add' 'add_ln890_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_588 = icmp_eq  i8 %indvar_flatten31, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_588' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_588, void %.preheader, void %.loopexit188.loopexit"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_1_x0_loop_7_D_drain_IO_L2_out_1_x0_loop_8_D_drain_IO_L2_out_1_x0_loop_9_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_1_x0_loop_8_D_drain_IO_L2_out_1_x0_loop_9_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln11876 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11876]   --->   Operation 51 'specpipeline' 'specpipeline_ln11876' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln11876 = specloopname void @_ssdm_op_SpecLoopName, void @empty_678" [./dut.cpp:11876]   --->   Operation 52 'specloopname' 'specloopname_ln11876' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.21ns)   --->   "%tmp_228 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_2_x0207" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_228' <Predicate = (!icmp_ln890_588)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 54 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i128 %tmp_228" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!icmp_ln890_588)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln890_588)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.70>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln11854)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (icmp_ln11854)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.70ns)   --->   "%c3_14 = add i4 %c3, i4 1" [./dut.cpp:11849]   --->   Operation 58 'add' 'c3_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 %add_ln890_27, void %.preheader1, i8 0, void %.preheader1.preheader.preheader"   --->   Operation 60 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln890_27 = add i8 %indvar_flatten11, i8 1"   --->   Operation 61 'add' 'add_ln890_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln890_587 = icmp_eq  i8 %indvar_flatten11, i8 128"   --->   Operation 62 'icmp' 'icmp_ln890_587' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_587, void %.preheader1, void %.loopexit188.loopexit49"   --->   Operation 63 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_1_x0_loop_4_D_drain_IO_L2_out_1_x0_loop_5_D_drain_IO_L2_out_1_x0_loop_6_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_1_x0_loop_5_D_drain_IO_L2_out_1_x0_loop_6_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln11859 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:11859]   --->   Operation 67 'specpipeline' 'specpipeline_ln11859' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln11859 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1788" [./dut.cpp:11859]   --->   Operation 68 'specloopname' 'specloopname_ln11859' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_227 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_0_x0177" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_227' <Predicate = (!icmp_ln890_587)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_1_x0206, i128 %tmp_227" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (!icmp_ln890_587)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln890_587)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_2_x0207]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L2_out_1_x0206]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_0_x0177]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specmemcore_ln0          (specmemcore      ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
br_ln11845               (br               ) [ 011111111]
indvar_flatten39         (phi              ) [ 001000000]
c1_V                     (phi              ) [ 001000000]
add_ln890                (add              ) [ 011111111]
icmp_ln890               (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
icmp_ln89044             (icmp             ) [ 000000000]
select_ln11845           (select           ) [ 000111111]
specloopname_ln11846     (specloopname     ) [ 000000000]
p_shl                    (bitconcatenate   ) [ 000000000]
add_i_i100_cast          (sub              ) [ 000111111]
br_ln11849               (br               ) [ 001111111]
ret_ln11891              (ret              ) [ 000000000]
c3                       (phi              ) [ 000111111]
tmp                      (bitselect        ) [ 001111111]
br_ln11849               (br               ) [ 000000000]
speclooptripcount_ln1616 (speclooptripcount) [ 000000000]
specloopname_ln1616      (specloopname     ) [ 000000000]
zext_ln886               (zext             ) [ 000000000]
icmp_ln886               (icmp             ) [ 001111111]
br_ln11851               (br               ) [ 000000000]
icmp_ln11854             (icmp             ) [ 001111111]
br_ln11854               (br               ) [ 000000000]
br_ln890                 (br               ) [ 001111111]
br_ln890                 (br               ) [ 001111111]
add_ln691                (add              ) [ 011111111]
br_ln0                   (br               ) [ 011111111]
indvar_flatten31         (phi              ) [ 000010000]
add_ln890_28             (add              ) [ 001111111]
icmp_ln890_588           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln11876     (specpipeline     ) [ 000000000]
specloopname_ln11876     (specloopname     ) [ 000000000]
tmp_228                  (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
br_ln0                   (br               ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
c3_14                    (add              ) [ 001111111]
br_ln0                   (br               ) [ 001111111]
indvar_flatten11         (phi              ) [ 000000010]
add_ln890_27             (add              ) [ 001111111]
icmp_ln890_587           (icmp             ) [ 001111111]
br_ln890                 (br               ) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
specloopname_ln0         (specloopname     ) [ 000000000]
specpipeline_ln11859     (specpipeline     ) [ 000000000]
specloopname_ln11859     (specloopname     ) [ 000000000]
tmp_227                  (read             ) [ 000000000]
write_ln174              (write            ) [ 000000000]
br_ln0                   (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_2_x0207">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_2_x0207"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L2_out_1_x0206">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L2_out_1_x0206"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_0_x0177">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_0_x0177"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1279"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1431"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_1_x0_loop_1_D_drain_IO_L2_out_1_x0_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_530"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_672"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_1_x0_loop_7_D_drain_IO_L2_out_1_x0_loop_8_D_drain_IO_L2_out_1_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_1_x0_loop_8_D_drain_IO_L2_out_1_x0_loop_9_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_678"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_1_x0_loop_4_D_drain_IO_L2_out_1_x0_loop_5_D_drain_IO_L2_out_1_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_drain_IO_L2_out_1_x0_loop_5_D_drain_IO_L2_out_1_x0_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1788"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_228_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_228/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="128" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 write_ln174/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_227_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_227/8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="indvar_flatten39_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten39_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c1_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c1_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c3_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/3 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten31_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten31_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="indvar_flatten11_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten11_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln890_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln890_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln89044_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89044/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln11845_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11845/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_i_i100_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i100_cast/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln886_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln886_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln11854_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11854/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln691_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln890_28_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_28/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln890_588_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_588/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="c3_14_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="2"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_14/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln890_27_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_27/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln890_587_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_587/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln890_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="273" class="1005" name="select_ln11845_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="1"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11845 "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_i_i100_cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i100_cast "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln886_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln11854_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11854 "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln691_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="1"/>
<pin id="297" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="300" class="1005" name="add_ln890_28_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_28 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln890_588_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_588 "/>
</bind>
</comp>

<comp id="309" class="1005" name="c3_14_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_14 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln890_27_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_27 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln890_587_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_587 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="80" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="82" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="115" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="115" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="126" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="126" pin="4"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="185" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="193" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="137" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="137" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="137" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="149" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="149" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="133" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="160" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="160" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="167" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="276"><net_src comp="185" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="281"><net_src comp="201" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="286"><net_src comp="207" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="219" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="224" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="230" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="303"><net_src comp="235" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="308"><net_src comp="241" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="247" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="317"><net_src comp="253" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="322"><net_src comp="259" pin="2"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L2_out_1_x0206 | {5 8 }
 - Input state : 
	Port: D_drain_IO_L2_out_1_x0 : fifo_D_drain_D_drain_IO_L2_out_2_x0207 | {5 }
	Port: D_drain_IO_L2_out_1_x0 : fifo_D_drain_D_drain_IO_L1_out_1_0_x0177 | {8 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln89044 : 1
		select_ln11845 : 2
		p_shl : 3
		add_i_i100_cast : 4
	State 3
		tmp : 1
		br_ln11849 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln11851 : 3
		icmp_ln11854 : 1
		br_ln11854 : 2
	State 4
		add_ln890_28 : 1
		icmp_ln890_588 : 1
		br_ln890 : 2
	State 5
	State 6
	State 7
		add_ln890_27 : 1
		icmp_ln890_587 : 1
		br_ln890 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln890_fu_167    |    0    |    12   |
|          |    add_ln691_fu_230    |    0    |    10   |
|    add   |   add_ln890_28_fu_235  |    0    |    15   |
|          |      c3_14_fu_247      |    0    |    12   |
|          |   add_ln890_27_fu_253  |    0    |    15   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_173   |    0    |    9    |
|          |   icmp_ln89044_fu_179  |    0    |    8    |
|   icmp   |    icmp_ln886_fu_219   |    0    |    10   |
|          |   icmp_ln11854_fu_224  |    0    |    9    |
|          |  icmp_ln890_588_fu_241 |    0    |    11   |
|          |  icmp_ln890_587_fu_259 |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   | add_i_i100_cast_fu_201 |    0    |    13   |
|----------|------------------------|---------|---------|
|  select  |  select_ln11845_fu_185 |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   |   tmp_228_read_fu_90   |    0    |    0    |
|          |   tmp_227_read_fu_104  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_96    |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_193      |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_207       |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln886_fu_215   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   138   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add_i_i100_cast_reg_278|    6   |
|    add_ln691_reg_295   |    3   |
|  add_ln890_27_reg_314  |    8   |
|  add_ln890_28_reg_300  |    8   |
|    add_ln890_reg_265   |    5   |
|      c1_V_reg_122      |    3   |
|      c3_14_reg_309     |    4   |
|       c3_reg_133       |    4   |
|  icmp_ln11854_reg_291  |    1   |
|   icmp_ln886_reg_287   |    1   |
| icmp_ln890_587_reg_319 |    1   |
| icmp_ln890_588_reg_305 |    1   |
|indvar_flatten11_reg_156|    8   |
|indvar_flatten31_reg_145|    8   |
|indvar_flatten39_reg_111|    5   |
| select_ln11845_reg_273 |    3   |
|       tmp_reg_283      |    1   |
+------------------------+--------+
|          Total         |   70   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  128 |   256  ||    9    |
|    c3_reg_133   |  p0  |   2  |   4  |    8   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   264  ||  0.774  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   156  |
+-----------+--------+--------+--------+
