;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -702
	DJN -1, @-20
	SLT 30, 9
	SLT 30, 9
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SLT 30, 9
	SUB 30, 9
	ADD 210, 30
	SUB 31, 501
	SLT 30, 9
	ADD 210, 30
	DAT #0, #0
	DJN <-901, @-24
	SLT -1, 0
	SUB -8, 7
	SUB @121, 106
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	DAT #0, #0
	SLT 30, 9
	JMZ <121, -353
	SLT 30, 9
	DJN -1, @-20
	SPL <-10, 4
	DJN <-901, @-24
	CMP 30, 9
	DJN <10, 4
	ADD 270, 60
	ADD 210, 60
	SLT 30, 9
	SLT 30, 9
	SPL <300, 90
	SPL -702
	MOV -1, <-20
	ADD 3, 21
	SPL 0, <802
	ADD 210, 30
	DJN 0, #29
	SPL 0, <802
	SUB 20, @90
	SPL 0, <802
	DAT #38, #300
	CMP -277, <-126
	CMP -277, <-126
