Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb 18 08:14:23 2021
| Host         : finn_dev_uma running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.794        0.000                      0               148074        0.011        0.000                      0               148074        3.750        0.000                       0                 69486  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.794        0.000                      0               148074        0.011        0.000                      0               148074        3.750        0.000                       0                 69486  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 1.350ns (16.526%)  route 6.819ns (83.474%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.610    10.279    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X38Y25         LUT4 (Prop_lut4_I1_O)        0.150    10.429 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.682    11.111    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X38Y25         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.478    12.658    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X38Y25         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.728    11.904    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_22/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 1.319ns (16.107%)  route 6.870ns (83.893%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.580    10.248    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.119    10.367 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.764    11.131    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X43Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.481    12.660    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X43Y27         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y27         FDRE (Setup_fdre_C_R)       -0.637    11.998    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_15/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 1.316ns (16.328%)  route 6.744ns (83.672%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.535    10.204    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X42Y26         LUT4 (Prop_lut4_I1_O)        0.116    10.320 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.682    11.002    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X42Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.480    12.660    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X42Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y26         FDRE (Setup_fdre_C_R)       -0.728    11.906    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_3/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.353ns (16.633%)  route 6.781ns (83.367%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.723    10.392    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X18Y22         LUT4 (Prop_lut4_I1_O)        0.153    10.545 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.532    11.076    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X18Y22         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.566    12.745    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X18Y22         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.129    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X18Y22         FDRE (Setup_fdre_C_R)       -0.731    11.989    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_40/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 1.324ns (15.870%)  route 7.019ns (84.130%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.711     3.005    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X61Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.184     4.645    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_15_tvalid
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.769 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7/O
                         net (fo=1, routed)           0.991     5.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     5.883 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_1/O
                         net (fo=2, routed)           1.001     6.884    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.815     7.823    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1022]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.947 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.513     8.460    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tready
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.584 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.263     8.847    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.971 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.578    10.549    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X52Y76         LUT4 (Prop_lut4_I0_O)        0.124    10.673 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.675    11.348    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X52Y77         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.452    12.631    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X52Y77         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.229    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X52Y77         FDRE (Setup_fdre_C_R)       -0.429    12.277    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_35/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 1.320ns (16.170%)  route 6.843ns (83.830%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.656    10.325    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.120    10.445 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.661    11.105    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X15Y21         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.568    12.747    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X15Y21         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X15Y21         FDRE (Setup_fdre_C_R)       -0.632    12.090    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_49/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.090    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 1.324ns (16.010%)  route 6.946ns (83.990%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.711     3.005    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X61Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.184     4.645    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_15_tvalid
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.769 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7/O
                         net (fo=1, routed)           0.991     5.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     5.883 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_1/O
                         net (fo=2, routed)           1.001     6.884    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.815     7.823    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1022]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.947 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.513     8.460    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tready
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.584 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.263     8.847    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.971 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.651    10.622    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X66Y90         LUT4 (Prop_lut4_I0_O)        0.124    10.746 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.529    11.275    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X66Y90         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.539    12.718    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X66Y90         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.229    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X66Y90         FDRE (Setup_fdre_C_R)       -0.524    12.269    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 1.317ns (16.313%)  route 6.756ns (83.687%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.648     2.942    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X53Y33         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_28/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.108     4.506    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_28_tvalid
    SLICE_X51Y30         LUT4 (Prop_lut4_I1_O)        0.124     4.630 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13/O
                         net (fo=1, routed)           1.371     6.001    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_13_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.125 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/s_axis_63_tready_INST_0_i_2/O
                         net (fo=2, routed)           0.819     6.945    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_1
    SLICE_X28Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.069 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.457     7.526    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1023]
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.650 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.491     8.141    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/m_axis_tready
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.124     8.265 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.280     8.545    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.669 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.696    10.365    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X50Y30         LUT4 (Prop_lut4_I1_O)        0.117    10.482 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.533    11.015    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X50Y30         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.471    12.651    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X50Y30         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.264    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X50Y30         FDRE (Setup_fdre_C_R)       -0.748    12.012    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.318ns (15.732%)  route 7.060ns (84.268%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.711     3.005    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X61Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     3.461 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.184     4.645    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_15_tvalid
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.769 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7/O
                         net (fo=1, routed)           0.991     5.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     5.883 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_1/O
                         net (fo=2, routed)           1.001     6.884    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.008 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.815     7.823    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1022]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.947 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.513     8.460    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tready
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.263     8.847    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.971 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.722    10.693    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X67Y91         LUT3 (Prop_lut3_I1_O)        0.118    10.811 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_2/O
                         net (fo=1, routed)           0.572    11.383    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/E[0]
    SLICE_X67Y91         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.540    12.719    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X67Y91         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X67Y91         FDRE (Setup_fdre_C_CE)      -0.407    12.387    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 1.324ns (15.875%)  route 7.016ns (84.125%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.711     3.005    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X61Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_15/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[16]/Q
                         net (fo=4, routed)           1.184     4.645    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_15_tvalid
    SLICE_X65Y83         LUT4 (Prop_lut4_I0_O)        0.124     4.769 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7/O
                         net (fo=1, routed)           0.991     5.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_7_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     5.883 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/s_axis_63_tready_INST_0_i_1/O
                         net (fo=2, routed)           1.001     6.884    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.008 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           0.815     7.823    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[1024]_0[1022]
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.947 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_Thresholding_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/in0_V_V_TREADY_INST_0/O
                         net (fo=1, routed)           0.513     8.460    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/m_axis_tready
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.584 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6/O
                         net (fo=1, routed)           0.263     8.847    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0_i_6_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.971 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/axis_combiner_output/inst/s_axis_63_tready_INST_0/O
                         net (fo=448, routed)         1.722    10.693    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/obuf_inst/out_V_V_TREADY
    SLICE_X67Y91         LUT4 (Prop_lut4_I0_O)        0.124    10.817 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/obuf_inst/ireg[16]_i_1/O
                         net (fo=1, routed)           0.528    11.345    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/SR[0]
    SLICE_X67Y91         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       1.540    12.719    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ap_clk
    SLICE_X67Y91         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]/C
                         clock pessimism              0.229    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X67Y91         FDRE (Setup_fdre_C_R)       -0.429    12.365    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_4/inst/regslice_both_out_V_V_U/ibuf_inst/ireg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[575]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[576]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.954%)  route 0.177ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.636     0.972    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X109Y50        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[575]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[575]/Q
                         net (fo=1, routed)           0.177     1.277    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state576
    SLICE_X109Y49        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[576]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.913     1.279    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X109Y49        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[576]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X109Y49        FDRE (Hold_fdre_C_D)         0.017     1.266    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_18/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[576]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[901]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[902]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.608%)  route 0.156ns (51.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.550     0.886    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X50Y89         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[901]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[901]/Q
                         net (fo=1, routed)           0.156     1.190    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state902
    SLICE_X49Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[902]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.822     1.188    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X49Y88         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[902]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.022     1.175    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_59/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[902]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][strb]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.226ns (52.028%)  route 0.208ns (47.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.557     0.893    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X40Y50         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][strb]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][strb]/Q
                         net (fo=1, routed)           0.107     1.127    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][strb]__0
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.225 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_mem_rep[0].inst_xpm_memory_i_9/O
                         net (fo=1, routed)           0.102     1.327    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC0
    SLICE_X42Y49         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.830     1.196    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X42Y49         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.310    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.427%)  route 0.208ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.561     0.896    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X49Y5          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[396]/Q
                         net (fo=1, routed)           0.208     1.245    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state397
    SLICE_X51Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.825     1.191    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X51Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[397]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.070     1.226    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_53/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[397]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[394]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[395]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.635     0.971    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X50Y148        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[394]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y148        FDRE (Prop_fdre_C_Q)         0.148     1.119 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[394]/Q
                         net (fo=1, routed)           0.158     1.277    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state395
    SLICE_X49Y148        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.911     1.277    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X49Y148        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[395]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.017     1.255    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_29/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[395]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[491]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.632     0.968    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X50Y111        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.148     1.116 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[491]/Q
                         net (fo=1, routed)           0.158     1.274    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state492
    SLICE_X49Y111        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.908     1.274    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X49Y111        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[492]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.017     1.252    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_36/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[492]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[846]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[847]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.029%)  route 0.237ns (64.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.580     0.916    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X65Y99         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[846]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[846]/Q
                         net (fo=1, routed)           0.237     1.281    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state847
    SLICE_X65Y104        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[847]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.934     1.300    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X65Y104        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[847]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)        -0.007     1.258    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_58/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[847]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[749]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[750]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.634     0.970    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X48Y137        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[749]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y137        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[749]/Q
                         net (fo=1, routed)           0.211     1.322    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state750
    SLICE_X51Y136        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[750]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.901     1.267    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X51Y136        FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[750]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y136        FDRE (Hold_fdre_C_D)         0.070     1.298    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_47/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[750]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[212]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[213]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.331%)  route 0.161ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.560     0.896    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X48Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[212]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.128     1.024 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[212]/Q
                         net (fo=1, routed)           0.161     1.184    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_state213
    SLICE_X50Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.824     1.190    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_clk
    SLICE_X50Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[213]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.006     1.161    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_40/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.659     0.995    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.184     1.320    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y98         SRLC32E                                      r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=69487, routed)       0.844     1.210    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    top_i/idma0/StreamingDataflowPartition_0_i/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataflowPartition_0_IODMA_0_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16    top_i/idma0/StreamingDataflowPartition_0_i/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataflowPartition_0_IODMA_0_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16    top_i/odma0/StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16    top_i/odma0/StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X56Y90    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y90    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y90    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y90    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X57Y98    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_0/inst/grp_Matrix_Vector_PE_Bat_fu_28/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y44    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK



