
*** Running vivado
    with args -log MULTIPLIER_16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MULTIPLIER_16.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MULTIPLIER_16.tcl -notrace
Command: synth_design -top MULTIPLIER_16 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 725.711 ; gain = 177.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MULTIPLIER_16' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX_16_8' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX_16_8' (1#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_16_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHIFTREGISTER_8' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SHIFTREGISTER_8' (2#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'SUMMER_8' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SUMMER_8' (3#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SUMMER_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1' (4#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MUX_2_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'COUNTER_17' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'COUNTER_17' (5#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/COUNTER_17.v:1]
INFO: [Synth 8-6157] synthesizing module 'SHIFTREGISTER_17' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v:2]
INFO: [Synth 8-6155] done synthesizing module 'SHIFTREGISTER_17' (6#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/SHIFTREGISTER_17.v:2]
WARNING: [Synth 8-689] width (16) of port connection 'P_OUT' does not match port width (17) of module 'SHIFTREGISTER_17' [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:64]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLIER_16' (7#1) [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/sources_1/new/MULTIPLIER_16.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 790.012 ; gain = 241.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 790.012 ; gain = 241.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 790.012 ; gain = 241.566
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/constrs_1/imports/new/BASYS_~1.XDC]
Finished Parsing XDC File [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/constrs_1/imports/new/BASYS_~1.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.srcs/constrs_1/imports/new/BASYS_~1.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MULTIPLIER_16_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MULTIPLIER_16_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 892.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 892.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX_16_8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module SHIFTREGISTER_8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SUMMER_8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module MUX_2_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module COUNTER_17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SHIFTREGISTER_17 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 892.293 ; gain = 343.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 900.527 ; gain = 352.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |    16|
|6     |FDRE   |    43|
|7     |IBUF   |    18|
|8     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   100|
|2     |  ACCU        |SHIFTREGISTER_8  |    11|
|3     |  PRODUCT_REG |SHIFTREGISTER_17 |    25|
|4     |  counter     |COUNTER_17       |    21|
|5     |  sum8        |SUMMER_8         |     8|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 907.305 ; gain = 256.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.305 ; gain = 358.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 922.219 ; gain = 627.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tran0966/Downloads/Lab6-16BitMultiplier.xpr/Lab6-16BitMultiplier/Lab6-16BitMultiplier.runs/synth_1/MULTIPLIER_16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MULTIPLIER_16_utilization_synth.rpt -pb MULTIPLIER_16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 09:59:58 2019...
