/*****************************************************************************/
/*     Generator - Sega Genesis emulation - (c) James Ponder 1997-2001       */
/*****************************************************************************/
/*                                                                           */
/* cpu68k-c.c                                                                */
/*                                                                           */
/*****************************************************************************/

#include "cpu68k-inline.h"

void cpu_op_c000a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc000 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c000b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc000 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc000 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c001a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc001 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c001b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc001 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc001 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c002a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc002 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c002b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc002 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc002 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c003a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc003 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c003b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc003 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc003 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c004a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc004 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c004b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc004 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc004 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c005a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc005 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c005b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc005 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc005 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c006a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc006 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c006b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc006 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc006 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c007a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc007 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c007b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc007 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc007 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c010a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc010 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c010b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc010 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc010 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c011a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc011 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c011b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc011 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc011 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c012a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc012 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c012b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc012 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc012 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c013a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc013 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c013b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc013 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc013 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c014a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc014 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c014b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc014 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc014 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c015a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc015 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c015b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc015 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc015 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c016a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc016 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c016b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc016 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc016 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c017a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc017 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c017b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc017 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc017 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c018a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc018 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c018b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc018 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc018 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c019a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc019 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c019b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc019 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc019 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c01fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c01fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc01f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc01f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c020a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc020 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c020b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc020 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc020 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c021a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc021 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c021b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc021 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc021 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c022a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc022 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c022b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc022 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc022 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c023a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc023 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c023b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc023 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc023 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c024a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc024 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c024b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc024 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc024 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c025a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc025 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c025b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc025 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc025 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c026a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc026 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c026b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc026 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc026 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c027a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc027 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c027b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc027 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc027 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c028a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc028 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c028b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc028 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc028 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c029a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc029 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c029b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc029 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc029 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c02fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c02fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc02f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc02f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c030a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc030 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c030b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc030 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc030 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c031a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc031 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c031b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc031 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc031 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c032a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc032 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c032b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc032 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc032 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c033a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc033 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c033b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc033 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc033 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c034a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc034 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c034b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc034 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc034 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c035a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc035 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c035b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc035 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc035 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c036a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc036 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c036b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc036 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc036 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c037a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc037 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c037b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc037 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc037 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c038a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc038 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c038b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc038 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c039a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc039 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_c039b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc039 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c03aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc03a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c03ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc03a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c03ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc03b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c03bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc03b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c03ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc03c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c03cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc03c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c040a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc040 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c040b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc040 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc040 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c041a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc041 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c041b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc041 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc041 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c042a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc042 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c042b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc042 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc042 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c043a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc043 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c043b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc043 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc043 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c044a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc044 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c044b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc044 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc044 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c045a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc045 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c045b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc045 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc045 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c046a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc046 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c046b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc046 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc046 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c047a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc047 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c047b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc047 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc047 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c050a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc050 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c050b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc050 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc050 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c051a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc051 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c051b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc051 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc051 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c052a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc052 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c052b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc052 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc052 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c053a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc053 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c053b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc053 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc053 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c054a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc054 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c054b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc054 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc054 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c055a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc055 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c055b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc055 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc055 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c056a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc056 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c056b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc056 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc056 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c057a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc057 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c057b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc057 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc057 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c058a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc058 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c058b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc058 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc058 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c059a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc059 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c059b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc059 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc059 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c05fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c05fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc05f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc05f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c060a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc060 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c060b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc060 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc060 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c061a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc061 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c061b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc061 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc061 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c062a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc062 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c062b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc062 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc062 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c063a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc063 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c063b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc063 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc063 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c064a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc064 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c064b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc064 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc064 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c065a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc065 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c065b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc065 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc065 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c066a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc066 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c066b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc066 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc066 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c067a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc067 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c067b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc067 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc067 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c068a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc068 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c068b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc068 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc068 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c069a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc069 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c069b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc069 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc069 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c06fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c06fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc06f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc06f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c070a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc070 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c070b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc070 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc070 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c071a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc071 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c071b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc071 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc071 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c072a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc072 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c072b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc072 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc072 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c073a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc073 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c073b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc073 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc073 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c074a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc074 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c074b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc074 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc074 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c075a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc075 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c075b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc075 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc075 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c076a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc076 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c076b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc076 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc076 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c077a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc077 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c077b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc077 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc077 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c078a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc078 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c078b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc078 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c079a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc079 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_c079b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc079 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c07aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc07a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c07ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc07a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c07ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc07b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c07bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc07b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c07ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc07c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c07cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc07c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c080a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc080 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c080b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc080 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc080 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c081a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc081 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c081b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc081 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc081 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c082a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc082 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c082b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc082 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc082 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c083a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc083 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c083b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc083 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc083 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c084a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc084 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c084b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc084 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc084 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c085a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc085 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c085b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc085 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc085 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c086a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc086 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c086b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc086 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc086 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c087a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc087 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c087b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc087 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc087 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c090a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc090 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c090b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc090 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc090 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c091a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc091 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c091b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc091 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc091 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c092a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc092 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c092b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc092 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc092 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c093a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc093 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c093b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc093 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc093 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c094a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc094 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c094b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc094 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc094 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c095a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc095 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c095b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc095 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc095 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c096a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc096 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c096b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc096 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc096 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c097a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc097 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c097b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc097 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc097 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c098a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc098 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c098b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc098 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc098 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c099a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc099 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c099b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc099 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc099 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c09fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c09fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc09f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc09f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c0b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c0baa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0bab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0bba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0bbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc0bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0bca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc0bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c0bcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc0bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c0c0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0c7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0c7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc0c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0d9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0d9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0daa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0dab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0dba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0dbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0dca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0dcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0dda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0ddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0dea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0deb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0dfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0dfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c0e7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c0e8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0e8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0e9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0e9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0eaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0eab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0eba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0ebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0eca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0ecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0eda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0edb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0eea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0eeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0efa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0efb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc0f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0f8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0f9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c0f9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c0faa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0fab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0fba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0fbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc0fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c0fca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc0fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c0fcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc0fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c100a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc100 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c100b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc100 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc100 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c101a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc101 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c101b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc101 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc101 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c102a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc102 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c102b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc102 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc102 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c103a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc103 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c103b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc103 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc103 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c104a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc104 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c104b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc104 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc104 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c105a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc105 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c105b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc105 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc105 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c106a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc106 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c106b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc106 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc106 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c107a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc107 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c107b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc107 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc107 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c108a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc108 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c108b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc108 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc108 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c109a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc109 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c109b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc109 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc109 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c10fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc10f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc10f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c110a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc110 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc110 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c110b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc110 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc110 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c111a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc111 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc111 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c111b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc111 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc111 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c112a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc112 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc112 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c112b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc112 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc112 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c113a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc113 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc113 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c113b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc113 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc113 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c114a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc114 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc114 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c114b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc114 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc114 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c115a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc115 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc115 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c115b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc115 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc115 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c116a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc116 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc116 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c116b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc116 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc116 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c117a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc117 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc117 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c117b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc117 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc117 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c118a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc118 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc118 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c118b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc118 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc118 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c119a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc119 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc119 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c119b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc119 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc119 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c11fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c11fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc11f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc11f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c120a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc120 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc120 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c120b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc120 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc120 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c121a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc121 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc121 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c121b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc121 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc121 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c122a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc122 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc122 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c122b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc122 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc122 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c123a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc123 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc123 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c123b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc123 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc123 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c124a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc124 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc124 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c124b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc124 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc124 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c125a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc125 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc125 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c125b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc125 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc125 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c126a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc126 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc126 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c126b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc126 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc126 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c127a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc127 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc127 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c127b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc127 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc127 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c128a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc128 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc128 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c128b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc128 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc128 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c129a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc129 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc129 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c129b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc129 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc129 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c12fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c12fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc12f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc12f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c130a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc130 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc130 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c130b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc130 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc130 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c131a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc131 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc131 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c131b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc131 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc131 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c132a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc132 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc132 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c132b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc132 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc132 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c133a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc133 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc133 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c133b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc133 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc133 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c134a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc134 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc134 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c134b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc134 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc134 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c135a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc135 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc135 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c135b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc135 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc135 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c136a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc136 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc136 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c136b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc136 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc136 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c137a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc137 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc137 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c137b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc137 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc137 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c138a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc138 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c138b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc138 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c139a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc139 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c139b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc139 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c140a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc140 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc140 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c140b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc140 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc140 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c141a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc141 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc141 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c141b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc141 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc141 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c142a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc142 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc142 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c142b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc142 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc142 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c143a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc143 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc143 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c143b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc143 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc143 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c144a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc144 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc144 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c144b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc144 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc144 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c145a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc145 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc145 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c145b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc145 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc145 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c146a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc146 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc146 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c146b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc146 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc146 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c147a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc147 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc147 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c147b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc147 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc147 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c148a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc148 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc148 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c148b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc148 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc148 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c149a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc149 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc149 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c149b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc149 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc149 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c14fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc14f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc14f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c150a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc150 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc150 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c150b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc150 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc150 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c151a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc151 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc151 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c151b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc151 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc151 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c152a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc152 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc152 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c152b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc152 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc152 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c153a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc153 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc153 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c153b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc153 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc153 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c154a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc154 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc154 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c154b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc154 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc154 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c155a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc155 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc155 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c155b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc155 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc155 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c156a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc156 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc156 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c156b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc156 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc156 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c157a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc157 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc157 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c157b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc157 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc157 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c158a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc158 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc158 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c158b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc158 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc158 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c159a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc159 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc159 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c159b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc159 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc159 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c15fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c15fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc15f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc15f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c160a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc160 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc160 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c160b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc160 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc160 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c161a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc161 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc161 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c161b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc161 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc161 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c162a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc162 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc162 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c162b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc162 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc162 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c163a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc163 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc163 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c163b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc163 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc163 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c164a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc164 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc164 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c164b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc164 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc164 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c165a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc165 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc165 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c165b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc165 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc165 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c166a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc166 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc166 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c166b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc166 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc166 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c167a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc167 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc167 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c167b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc167 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc167 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c168a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc168 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc168 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c168b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc168 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc168 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c169a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc169 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc169 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c169b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc169 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc169 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c16fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c16fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc16f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc16f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c170a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc170 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc170 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c170b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc170 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc170 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c171a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc171 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc171 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c171b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc171 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc171 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c172a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc172 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc172 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c172b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc172 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc172 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c173a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc173 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc173 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c173b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc173 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc173 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c174a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc174 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc174 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c174b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc174 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc174 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c175a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc175 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc175 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c175b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc175 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc175 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c176a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc176 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc176 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c176b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc176 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc176 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c177a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc177 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc177 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c177b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc177 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc177 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c178a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc178 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c178b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc178 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c179a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc179 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c179b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc179 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c188a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc188 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc188 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c188b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc188 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc188 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c189a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc189 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc189 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c189b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc189 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc189 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c18fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc18f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc18f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c190a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc190 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc190 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c190b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc190 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc190 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c191a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc191 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc191 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c191b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc191 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc191 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c192a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc192 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc192 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c192b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc192 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc192 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c193a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc193 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc193 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c193b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc193 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc193 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c194a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc194 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc194 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c194b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc194 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc194 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c195a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc195 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc195 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c195b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc195 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc195 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c196a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc196 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc196 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c196b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc196 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc196 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c197a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc197 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc197 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c197b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc197 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc197 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c198a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc198 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc198 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c198b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc198 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc198 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c199a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc199 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc199 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c199b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc199 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc199 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c19fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c19fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc19f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc19f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c1a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c1b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c1b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc1b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c1c0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1c7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1c7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc1c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1d9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1d9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1daa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1dab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1dba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1dbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1dca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1dcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1dda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1ddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1dea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1deb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1dfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1dfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c1e7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c1e8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1e8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1e9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1e9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1eaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1eab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1eba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1ebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1eca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1ecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1eda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1edb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1eea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1eeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1efa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1efb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc1f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1f8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1f9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c1f9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c1faa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1fab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1fba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1fbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc1fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c1fca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc1fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c1fcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc1fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c200a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc200 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c200b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc200 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc200 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c201a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc201 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c201b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc201 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc201 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c202a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc202 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c202b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc202 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc202 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c203a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc203 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c203b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc203 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc203 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c204a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc204 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c204b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc204 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc204 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c205a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc205 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c205b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc205 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc205 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c206a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc206 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c206b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc206 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc206 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c207a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc207 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c207b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc207 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc207 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c210a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc210 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c210b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc210 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc210 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c211a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc211 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c211b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc211 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc211 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c212a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc212 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c212b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc212 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc212 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c213a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc213 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c213b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc213 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc213 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c214a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc214 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c214b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc214 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc214 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c215a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc215 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c215b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc215 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc215 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c216a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc216 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c216b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc216 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc216 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c217a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc217 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c217b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc217 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc217 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c218a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc218 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c218b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc218 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc218 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c219a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc219 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c219b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc219 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc219 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c21fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c21fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc21f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc21f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c220a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc220 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c220b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc220 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc220 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c221a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc221 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c221b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc221 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc221 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c222a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc222 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c222b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc222 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc222 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c223a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc223 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c223b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc223 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc223 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c224a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc224 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c224b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc224 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc224 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c225a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc225 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c225b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc225 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc225 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c226a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc226 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c226b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc226 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc226 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c227a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc227 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c227b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc227 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc227 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c228a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc228 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c228b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc228 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc228 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c229a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc229 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c229b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc229 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc229 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c22fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c22fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc22f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc22f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c230a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc230 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c230b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc230 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc230 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c231a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc231 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c231b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc231 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc231 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c232a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc232 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c232b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc232 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc232 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c233a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc233 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c233b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc233 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc233 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c234a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc234 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c234b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc234 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc234 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c235a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc235 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c235b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc235 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc235 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c236a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc236 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c236b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc236 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc236 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c237a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc237 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c237b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc237 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc237 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c238a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc238 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c238b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc238 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c239a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc239 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_c239b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc239 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c23aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc23a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c23ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc23a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c23ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc23b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c23bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc23b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c23ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc23c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c23cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc23c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c240a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc240 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c240b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc240 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc240 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c241a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc241 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c241b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc241 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc241 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c242a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc242 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c242b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc242 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc242 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c243a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc243 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c243b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc243 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc243 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c244a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc244 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c244b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc244 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc244 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c245a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc245 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c245b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc245 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc245 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c246a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc246 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c246b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc246 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc246 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c247a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc247 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c247b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc247 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc247 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c250a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc250 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c250b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc250 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc250 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c251a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc251 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c251b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc251 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc251 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c252a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc252 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c252b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc252 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc252 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c253a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc253 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c253b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc253 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc253 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c254a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc254 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c254b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc254 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc254 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c255a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc255 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c255b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc255 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc255 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c256a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc256 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c256b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc256 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc256 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c257a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc257 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c257b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc257 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc257 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c258a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc258 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c258b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc258 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc258 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c259a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc259 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c259b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc259 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc259 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c25fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c25fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc25f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc25f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c260a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc260 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c260b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc260 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc260 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c261a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc261 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c261b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc261 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc261 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c262a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc262 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c262b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc262 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc262 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c263a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc263 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c263b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc263 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc263 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c264a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc264 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c264b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc264 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc264 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c265a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc265 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c265b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc265 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc265 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c266a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc266 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c266b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc266 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc266 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c267a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc267 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c267b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc267 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc267 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c268a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc268 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c268b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc268 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc268 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c269a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc269 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c269b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc269 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc269 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c26fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c26fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc26f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc26f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c270a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc270 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c270b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc270 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc270 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c271a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc271 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c271b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc271 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc271 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c272a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc272 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c272b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc272 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc272 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c273a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc273 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c273b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc273 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc273 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c274a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc274 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c274b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc274 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc274 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c275a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc275 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c275b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc275 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc275 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c276a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc276 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c276b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc276 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc276 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c277a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc277 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c277b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc277 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc277 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c278a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc278 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c278b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc278 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c279a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc279 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_c279b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc279 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c27aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc27a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c27ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc27a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c27ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc27b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c27bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc27b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c27ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc27c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c27cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc27c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c280a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc280 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c280b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc280 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc280 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c281a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc281 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c281b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc281 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc281 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c282a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc282 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c282b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc282 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc282 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c283a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc283 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c283b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc283 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc283 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c284a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc284 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c284b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc284 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc284 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c285a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc285 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c285b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc285 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc285 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c286a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc286 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c286b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc286 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc286 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c287a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc287 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c287b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc287 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc287 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c290a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc290 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c290b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc290 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc290 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c291a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc291 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c291b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc291 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc291 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c292a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc292 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c292b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc292 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc292 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c293a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc293 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c293b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc293 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc293 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c294a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc294 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c294b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc294 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc294 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c295a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc295 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c295b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc295 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc295 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c296a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc296 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c296b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc296 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc296 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c297a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc297 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c297b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc297 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc297 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c298a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc298 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c298b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc298 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc298 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c299a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc299 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c299b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc299 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc299 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c29fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c29fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc29f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc29f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c2b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c2baa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2bab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2bba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2bbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc2bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2bca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc2bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c2bcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc2bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c2c0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2c7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2c7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc2c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2d9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2d9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2daa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2dab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2dba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2dbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2dca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2dcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2dda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2ddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2dea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2deb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2dfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2dfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c2e7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c2e8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2e8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2e9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2e9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2eaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2eab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2eba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2ebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2eca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2ecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2eda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2edb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2eea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2eeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2efa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2efb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc2f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2f8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2f9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c2f9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c2faa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2fab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2fba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2fbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc2fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c2fca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc2fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c2fcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc2fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c300a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc300 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c300b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc300 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc300 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c301a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc301 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c301b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc301 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc301 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c302a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc302 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c302b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc302 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc302 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c303a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc303 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c303b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc303 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc303 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c304a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc304 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c304b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc304 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc304 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c305a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc305 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c305b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc305 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc305 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c306a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc306 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c306b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc306 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc306 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c307a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc307 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c307b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc307 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc307 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c308a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc308 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c308b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc308 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc308 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c309a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc309 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c309b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc309 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc309 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c30fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc30f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc30f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c310a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc310 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc310 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c310b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc310 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc310 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c311a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc311 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc311 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c311b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc311 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc311 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c312a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc312 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc312 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c312b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc312 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc312 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c313a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc313 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc313 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c313b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc313 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc313 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c314a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc314 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc314 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c314b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc314 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc314 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c315a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc315 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc315 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c315b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc315 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc315 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c316a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc316 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc316 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c316b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc316 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc316 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c317a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc317 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc317 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c317b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc317 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc317 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c318a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc318 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc318 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c318b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc318 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc318 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c319a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc319 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc319 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c319b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc319 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc319 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c31fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c31fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc31f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc31f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c320a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc320 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc320 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c320b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc320 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc320 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c321a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc321 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc321 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c321b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc321 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc321 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c322a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc322 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc322 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c322b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc322 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc322 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c323a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc323 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc323 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c323b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc323 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc323 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c324a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc324 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc324 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c324b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc324 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc324 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c325a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc325 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc325 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c325b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc325 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc325 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c326a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc326 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc326 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c326b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc326 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc326 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c327a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc327 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc327 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c327b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc327 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc327 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c328a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc328 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc328 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c328b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc328 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc328 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c329a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc329 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc329 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c329b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc329 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc329 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c32fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c32fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc32f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc32f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c330a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc330 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc330 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c330b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc330 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc330 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c331a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc331 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc331 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c331b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc331 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc331 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c332a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc332 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc332 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c332b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc332 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc332 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c333a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc333 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc333 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c333b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc333 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc333 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c334a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc334 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc334 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c334b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc334 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc334 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c335a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc335 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc335 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c335b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc335 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc335 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c336a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc336 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc336 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c336b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc336 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc336 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c337a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc337 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc337 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c337b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc337 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc337 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c338a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc338 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c338b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc338 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c339a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc339 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c339b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc339 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c340a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc340 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc340 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c340b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc340 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc340 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c341a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc341 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc341 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c341b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc341 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc341 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c342a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc342 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc342 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c342b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc342 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc342 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c343a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc343 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc343 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c343b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc343 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc343 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c344a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc344 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc344 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c344b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc344 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc344 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c345a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc345 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc345 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c345b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc345 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc345 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c346a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc346 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc346 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c346b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc346 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc346 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c347a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc347 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc347 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c347b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc347 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc347 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c348a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc348 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc348 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c348b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc348 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc348 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c349a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc349 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc349 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c349b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc349 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc349 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c34fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc34f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc34f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c350a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc350 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc350 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c350b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc350 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc350 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c351a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc351 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc351 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c351b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc351 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc351 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c352a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc352 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc352 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c352b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc352 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc352 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c353a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc353 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc353 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c353b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc353 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc353 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c354a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc354 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc354 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c354b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc354 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc354 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c355a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc355 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc355 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c355b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc355 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc355 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c356a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc356 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc356 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c356b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc356 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc356 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c357a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc357 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc357 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c357b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc357 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc357 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c358a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc358 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc358 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c358b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc358 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc358 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c359a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc359 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc359 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c359b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc359 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc359 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c35fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c35fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc35f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc35f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c360a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc360 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc360 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c360b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc360 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc360 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c361a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc361 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc361 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c361b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc361 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc361 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c362a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc362 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc362 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c362b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc362 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc362 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c363a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc363 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc363 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c363b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc363 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc363 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c364a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc364 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc364 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c364b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc364 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc364 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c365a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc365 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc365 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c365b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc365 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc365 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c366a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc366 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc366 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c366b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc366 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc366 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c367a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc367 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc367 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c367b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc367 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc367 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c368a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc368 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc368 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c368b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc368 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc368 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c369a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc369 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc369 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c369b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc369 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc369 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c36fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c36fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc36f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc36f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c370a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc370 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc370 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c370b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc370 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc370 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c371a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc371 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc371 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c371b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc371 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc371 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c372a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc372 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc372 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c372b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc372 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc372 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c373a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc373 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc373 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c373b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc373 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc373 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c374a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc374 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc374 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c374b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc374 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc374 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c375a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc375 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc375 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c375b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc375 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc375 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c376a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc376 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc376 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c376b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc376 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc376 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c377a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc377 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc377 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c377b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc377 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc377 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c378a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc378 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c378b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc378 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c379a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc379 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c379b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc379 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c388a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc388 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc388 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c388b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc388 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc388 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c389a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc389 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc389 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c389b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc389 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc389 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c38fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc38f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc38f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c390a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc390 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc390 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c390b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc390 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc390 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c391a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc391 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc391 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c391b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc391 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc391 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c392a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc392 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc392 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c392b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc392 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc392 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c393a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc393 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc393 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c393b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc393 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc393 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c394a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc394 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc394 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c394b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc394 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc394 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c395a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc395 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc395 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c395b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc395 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc395 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c396a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc396 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc396 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c396b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc396 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc396 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c397a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc397 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc397 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c397b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc397 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc397 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c398a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc398 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc398 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c398b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc398 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc398 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c399a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc399 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc399 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c399b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc399 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc399 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c39fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c39fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc39f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc39f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c3a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c3b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c3b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc3b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c3c0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3c7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3c7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc3c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3d9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3d9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3daa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3dab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3dba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3dbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3dca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3dcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3dda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3ddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3dea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3deb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3dfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3dfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c3e7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c3e8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3e8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3e9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3e9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3eaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3eab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3eba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3ebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3eca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3ecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3eda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3edb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3eea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3eeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3efa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3efb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc3f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3f8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3f9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c3f9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c3faa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3fab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3fba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3fbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc3fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c3fca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc3fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c3fcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc3fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c400a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc400 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c400b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc400 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc400 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c401a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc401 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c401b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc401 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc401 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c402a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc402 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c402b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc402 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc402 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c403a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc403 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c403b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc403 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc403 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c404a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc404 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c404b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc404 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc404 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c405a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc405 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c405b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc405 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc405 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c406a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc406 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c406b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc406 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc406 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c407a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc407 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c407b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc407 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc407 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c410a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc410 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c410b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc410 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc410 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c411a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc411 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c411b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc411 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc411 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c412a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc412 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c412b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc412 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc412 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c413a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc413 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c413b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc413 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc413 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c414a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc414 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c414b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc414 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc414 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c415a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc415 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c415b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc415 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc415 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c416a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc416 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c416b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc416 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc416 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c417a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc417 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c417b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc417 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc417 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c418a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc418 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c418b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc418 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc418 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c419a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc419 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c419b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc419 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc419 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c41fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c41fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc41f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc41f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c420a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc420 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c420b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc420 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc420 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c421a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc421 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c421b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc421 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc421 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c422a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc422 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c422b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc422 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc422 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c423a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc423 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c423b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc423 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc423 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c424a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc424 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c424b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc424 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc424 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c425a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc425 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c425b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc425 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc425 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c426a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc426 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c426b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc426 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc426 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c427a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc427 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c427b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc427 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc427 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c428a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc428 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c428b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc428 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc428 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c429a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc429 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c429b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc429 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc429 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c42fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c42fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc42f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc42f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c430a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc430 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c430b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc430 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc430 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c431a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc431 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c431b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc431 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc431 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c432a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc432 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c432b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc432 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc432 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c433a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc433 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c433b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc433 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc433 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c434a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc434 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c434b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc434 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc434 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c435a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc435 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c435b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc435 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc435 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c436a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc436 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c436b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc436 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc436 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c437a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc437 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c437b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc437 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc437 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c438a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc438 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c438b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc438 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c439a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc439 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_c439b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc439 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c43aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc43a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c43ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc43a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c43ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc43b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c43bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc43b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c43ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc43c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c43cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc43c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c440a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc440 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c440b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc440 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc440 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c441a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc441 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c441b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc441 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc441 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c442a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc442 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c442b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc442 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc442 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c443a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc443 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c443b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc443 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc443 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c444a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc444 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c444b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc444 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc444 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c445a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc445 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c445b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc445 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc445 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c446a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc446 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c446b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc446 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc446 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c447a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc447 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c447b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc447 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc447 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c450a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc450 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c450b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc450 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc450 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c451a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc451 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c451b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc451 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc451 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c452a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc452 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c452b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc452 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc452 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c453a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc453 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c453b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc453 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc453 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c454a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc454 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c454b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc454 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc454 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c455a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc455 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c455b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc455 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc455 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c456a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc456 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c456b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc456 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc456 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c457a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc457 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c457b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc457 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc457 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c458a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc458 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c458b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc458 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc458 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c459a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc459 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c459b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc459 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc459 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c45fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c45fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc45f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc45f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c460a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc460 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c460b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc460 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc460 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c461a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc461 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c461b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc461 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc461 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c462a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc462 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c462b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc462 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc462 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c463a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc463 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c463b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc463 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc463 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c464a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc464 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c464b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc464 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc464 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c465a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc465 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c465b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc465 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc465 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c466a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc466 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c466b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc466 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc466 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c467a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc467 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c467b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc467 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc467 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c468a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc468 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c468b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc468 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc468 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c469a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc469 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c469b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc469 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc469 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c46fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c46fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc46f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc46f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c470a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc470 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c470b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc470 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc470 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c471a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc471 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c471b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc471 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc471 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c472a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc472 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c472b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc472 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc472 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c473a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc473 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c473b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc473 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc473 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c474a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc474 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c474b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc474 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc474 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c475a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc475 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c475b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc475 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc475 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c476a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc476 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c476b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc476 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc476 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c477a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc477 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c477b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc477 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc477 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c478a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc478 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c478b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc478 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c479a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc479 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_c479b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc479 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c47aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc47a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c47ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc47a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c47ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc47b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c47bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc47b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c47ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc47c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c47cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc47c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c480a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc480 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c480b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc480 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc480 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c481a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc481 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c481b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc481 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc481 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c482a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc482 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c482b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc482 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc482 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c483a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc483 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c483b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc483 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc483 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c484a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc484 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c484b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc484 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc484 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c485a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc485 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c485b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc485 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc485 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c486a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc486 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c486b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc486 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc486 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c487a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc487 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c487b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc487 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc487 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c490a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc490 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c490b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc490 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc490 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c491a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc491 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c491b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc491 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc491 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c492a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc492 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c492b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc492 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc492 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c493a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc493 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c493b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc493 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc493 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c494a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc494 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c494b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc494 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc494 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c495a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc495 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c495b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc495 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc495 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c496a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc496 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c496b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc496 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc496 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c497a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc497 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c497b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc497 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc497 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c498a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc498 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c498b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc498 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc498 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c499a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc499 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c499b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc499 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc499 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c49fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c49fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc49f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc49f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c4b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c4baa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4bab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4bba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4bbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc4bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4bca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc4bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c4bcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc4bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c4c0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4c7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4c7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc4c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4d9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4d9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4daa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4dab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4dba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4dbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4dca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4dcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4dda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4ddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4dea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4deb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4dfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4dfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c4e7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c4e8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4e8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4e9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4e9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4eaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4eab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4eba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4ebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4eca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4ecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4eda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4edb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4eea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4eeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4efa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4efb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc4f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4f8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4f9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c4f9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c4faa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4fab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4fba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4fbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc4fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c4fca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc4fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c4fcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc4fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c500a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc500 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c500b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc500 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc500 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c501a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc501 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c501b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc501 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc501 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c502a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc502 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c502b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc502 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc502 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c503a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc503 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c503b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc503 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc503 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c504a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc504 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c504b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc504 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc504 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c505a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc505 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c505b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc505 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc505 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c506a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc506 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c506b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc506 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc506 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c507a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc507 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c507b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc507 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc507 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c508a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc508 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c508b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc508 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc508 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c509a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc509 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c509b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc509 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc509 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c50fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc50f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc50f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c510a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc510 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc510 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c510b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc510 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc510 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c511a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc511 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc511 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c511b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc511 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc511 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c512a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc512 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc512 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c512b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc512 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc512 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c513a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc513 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc513 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c513b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc513 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc513 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c514a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc514 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc514 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c514b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc514 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc514 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c515a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc515 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc515 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c515b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc515 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc515 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c516a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc516 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc516 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c516b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc516 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc516 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c517a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc517 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc517 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c517b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc517 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc517 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c518a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc518 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc518 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c518b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc518 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc518 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c519a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc519 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc519 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c519b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc519 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc519 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c51fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c51fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc51f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc51f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c520a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc520 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc520 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c520b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc520 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc520 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c521a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc521 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc521 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c521b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc521 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc521 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c522a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc522 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc522 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c522b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc522 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc522 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c523a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc523 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc523 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c523b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc523 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc523 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c524a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc524 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc524 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c524b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc524 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc524 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c525a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc525 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc525 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c525b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc525 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc525 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c526a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc526 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc526 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c526b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc526 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc526 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c527a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc527 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc527 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c527b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc527 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc527 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c528a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc528 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc528 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c528b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc528 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc528 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c529a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc529 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc529 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c529b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc529 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc529 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c52fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c52fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc52f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc52f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c530a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc530 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc530 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c530b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc530 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc530 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c531a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc531 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc531 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c531b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc531 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc531 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c532a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc532 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc532 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c532b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc532 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc532 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c533a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc533 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc533 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c533b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc533 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc533 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c534a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc534 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc534 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c534b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc534 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc534 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c535a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc535 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc535 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c535b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc535 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc535 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c536a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc536 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc536 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c536b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc536 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc536 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c537a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc537 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc537 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c537b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc537 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc537 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c538a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc538 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c538b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc538 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c539a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc539 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c539b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc539 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c540a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc540 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc540 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c540b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc540 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc540 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c541a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc541 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc541 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c541b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc541 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc541 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c542a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc542 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc542 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c542b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc542 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc542 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c543a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc543 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc543 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c543b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc543 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc543 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c544a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc544 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc544 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c544b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc544 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc544 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c545a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc545 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc545 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c545b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc545 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc545 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c546a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc546 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc546 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c546b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc546 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc546 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c547a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc547 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc547 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c547b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc547 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc547 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c548a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc548 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc548 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c548b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc548 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc548 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c549a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc549 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc549 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c549b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc549 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc549 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c54fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc54f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc54f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c550a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc550 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc550 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c550b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc550 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc550 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c551a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc551 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc551 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c551b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc551 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc551 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c552a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc552 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc552 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c552b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc552 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc552 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c553a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc553 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc553 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c553b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc553 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc553 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c554a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc554 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc554 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c554b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc554 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc554 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c555a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc555 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc555 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c555b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc555 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc555 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c556a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc556 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc556 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c556b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc556 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc556 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c557a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc557 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc557 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c557b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc557 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc557 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c558a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc558 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc558 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c558b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc558 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc558 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c559a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc559 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc559 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c559b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc559 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc559 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c55fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c55fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc55f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc55f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c560a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc560 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc560 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c560b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc560 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc560 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c561a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc561 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc561 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c561b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc561 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc561 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c562a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc562 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc562 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c562b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc562 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc562 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c563a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc563 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc563 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c563b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc563 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc563 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c564a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc564 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc564 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c564b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc564 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc564 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c565a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc565 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc565 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c565b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc565 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc565 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c566a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc566 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc566 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c566b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc566 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc566 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c567a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc567 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc567 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c567b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc567 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc567 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c568a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc568 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc568 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c568b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc568 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc568 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c569a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc569 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc569 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c569b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc569 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc569 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c56fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c56fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc56f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc56f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c570a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc570 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc570 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c570b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc570 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc570 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c571a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc571 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc571 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c571b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc571 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc571 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c572a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc572 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc572 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c572b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc572 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc572 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c573a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc573 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc573 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c573b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc573 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc573 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c574a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc574 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc574 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c574b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc574 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc574 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c575a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc575 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc575 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c575b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc575 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc575 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c576a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc576 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc576 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c576b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc576 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc576 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c577a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc577 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc577 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c577b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc577 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc577 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c578a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc578 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c578b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc578 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c579a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc579 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c579b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc579 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c588a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc588 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc588 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c588b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc588 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc588 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c589a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc589 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc589 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c589b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc589 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc589 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c58fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc58f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc58f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c590a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc590 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc590 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c590b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc590 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc590 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c591a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc591 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc591 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c591b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc591 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc591 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c592a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc592 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc592 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c592b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc592 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc592 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c593a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc593 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc593 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c593b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc593 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc593 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c594a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc594 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc594 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c594b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc594 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc594 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c595a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc595 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc595 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c595b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc595 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc595 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c596a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc596 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc596 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c596b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc596 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc596 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c597a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc597 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc597 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c597b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc597 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc597 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c598a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc598 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc598 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c598b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc598 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc598 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c599a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc599 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc599 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c599b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc599 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc599 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c59fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c59fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc59f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc59f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c5a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c5b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c5b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc5b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c5c0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5c7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5c7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc5c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5d9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5d9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5daa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5dab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5dba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5dbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5dca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5dcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5dda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5ddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5dea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5deb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5dfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5dfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c5e7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c5e8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5e8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5e9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5e9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5eaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5eab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5eba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5ebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5eca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5ecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5eda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5edb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5eea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5eeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5efa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5efb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc5f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5f8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5f9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c5f9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c5faa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5fab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5fba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5fbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc5fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c5fca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc5fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c5fcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc5fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c600a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc600 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c600b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc600 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc600 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c601a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc601 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c601b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc601 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc601 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c602a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc602 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c602b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc602 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc602 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c603a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc603 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c603b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc603 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc603 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c604a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc604 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c604b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc604 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc604 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c605a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc605 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c605b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc605 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc605 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c606a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc606 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c606b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc606 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc606 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c607a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc607 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c607b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc607 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc607 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c610a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc610 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c610b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc610 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc610 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c611a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc611 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c611b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc611 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc611 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c612a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc612 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c612b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc612 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc612 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c613a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc613 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c613b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc613 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc613 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c614a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc614 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c614b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc614 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc614 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c615a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc615 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c615b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc615 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc615 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c616a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc616 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c616b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc616 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc616 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c617a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc617 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c617b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc617 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc617 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c618a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc618 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c618b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc618 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc618 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c619a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc619 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c619b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc619 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc619 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c61fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c61fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc61f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc61f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c620a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc620 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c620b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc620 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc620 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c621a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc621 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c621b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc621 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc621 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c622a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc622 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c622b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc622 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc622 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c623a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc623 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c623b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc623 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc623 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c624a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc624 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c624b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc624 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc624 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c625a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc625 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c625b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc625 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc625 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c626a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc626 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c626b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc626 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc626 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c627a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc627 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c627b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc627 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc627 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c628a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc628 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c628b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc628 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc628 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c629a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc629 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c629b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc629 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc629 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c62fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c62fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc62f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc62f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c630a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc630 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c630b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc630 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc630 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c631a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc631 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c631b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc631 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc631 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c632a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc632 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c632b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc632 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc632 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c633a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc633 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c633b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc633 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc633 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c634a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc634 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c634b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc634 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc634 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c635a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc635 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c635b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc635 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc635 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c636a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc636 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c636b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc636 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc636 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c637a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc637 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c637b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc637 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc637 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c638a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc638 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c638b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc638 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c639a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc639 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_c639b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc639 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c63aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc63a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c63ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc63a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c63ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc63b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c63bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc63b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c63ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc63c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c63cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc63c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c640a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc640 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c640b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc640 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc640 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c641a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc641 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c641b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc641 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc641 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c642a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc642 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c642b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc642 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc642 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c643a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc643 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c643b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc643 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc643 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c644a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc644 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c644b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc644 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc644 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c645a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc645 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c645b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc645 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc645 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c646a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc646 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c646b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc646 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc646 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c647a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc647 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c647b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc647 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc647 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c650a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc650 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c650b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc650 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc650 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c651a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc651 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c651b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc651 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc651 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c652a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc652 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c652b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc652 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc652 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c653a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc653 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c653b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc653 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc653 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c654a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc654 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c654b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc654 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc654 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c655a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc655 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c655b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc655 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc655 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c656a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc656 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c656b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc656 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc656 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c657a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc657 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c657b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc657 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc657 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c658a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc658 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c658b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc658 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc658 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c659a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc659 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c659b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc659 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc659 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c65fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c65fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc65f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc65f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c660a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc660 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c660b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc660 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc660 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c661a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc661 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c661b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc661 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc661 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c662a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc662 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c662b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc662 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc662 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c663a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc663 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c663b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc663 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc663 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c664a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc664 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c664b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc664 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc664 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c665a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc665 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c665b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc665 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc665 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c666a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc666 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c666b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc666 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc666 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c667a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc667 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c667b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc667 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc667 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c668a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc668 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c668b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc668 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc668 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c669a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc669 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c669b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc669 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc669 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c66fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c66fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc66f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc66f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c670a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc670 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c670b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc670 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc670 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c671a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc671 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c671b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc671 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc671 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c672a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc672 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c672b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc672 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc672 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c673a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc673 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c673b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc673 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc673 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c674a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc674 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c674b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc674 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc674 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c675a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc675 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c675b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc675 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc675 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c676a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc676 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c676b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc676 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc676 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c677a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc677 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c677b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc677 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc677 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c678a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc678 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c678b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc678 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c679a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc679 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_c679b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc679 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c67aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc67a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c67ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc67a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c67ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc67b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c67bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc67b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c67ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc67c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c67cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc67c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c680a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc680 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c680b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc680 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc680 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c681a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc681 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c681b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc681 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc681 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c682a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc682 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c682b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc682 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc682 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c683a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc683 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c683b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc683 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc683 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c684a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc684 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c684b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc684 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc684 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c685a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc685 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c685b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc685 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc685 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c686a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc686 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c686b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc686 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc686 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c687a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc687 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c687b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc687 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc687 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c690a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc690 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c690b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc690 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc690 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c691a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc691 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c691b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc691 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc691 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c692a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc692 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c692b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc692 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc692 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c693a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc693 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c693b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc693 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc693 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c694a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc694 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c694b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc694 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc694 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c695a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc695 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c695b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc695 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc695 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c696a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc696 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c696b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc696 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc696 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c697a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc697 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c697b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc697 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc697 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c698a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc698 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c698b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc698 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc698 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c699a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc699 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c699b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc699 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc699 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c69fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c69fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc69f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc69f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c6b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c6baa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6bab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6bba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6bbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc6bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6bca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc6bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c6bcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc6bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c6c0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6c7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6c7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc6c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6d9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6d9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6daa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6dab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6dba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6dbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6dca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6dcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6dda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6ddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6dea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6deb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6dfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6dfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c6e7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c6e8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6e8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6e9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6e9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6eaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6eab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6eba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6ebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6eca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6ecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6eda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6edb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6eea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6eeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6efa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6efb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc6f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6f8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6f9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c6f9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c6faa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6fab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6fba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6fbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc6fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c6fca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc6fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c6fcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc6fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c700a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc700 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c700b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc700 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc700 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c701a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc701 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c701b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc701 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc701 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c702a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc702 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c702b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc702 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc702 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c703a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc703 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c703b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc703 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc703 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c704a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc704 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c704b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc704 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc704 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c705a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc705 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c705b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc705 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc705 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c706a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc706 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c706b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc706 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc706 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c707a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc707 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c707b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc707 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc707 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c708a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc708 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c708b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc708 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc708 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c709a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc709 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c709b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc709 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc709 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c70fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc70f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc70f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c710a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc710 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc710 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c710b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc710 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc710 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c711a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc711 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc711 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c711b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc711 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc711 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c712a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc712 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc712 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c712b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc712 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc712 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c713a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc713 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc713 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c713b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc713 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc713 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c714a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc714 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc714 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c714b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc714 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc714 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c715a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc715 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc715 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c715b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc715 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc715 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c716a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc716 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc716 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c716b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc716 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc716 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c717a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc717 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc717 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c717b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc717 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc717 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c718a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc718 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc718 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c718b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc718 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc718 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c719a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc719 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc719 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c719b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc719 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc719 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c71fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c71fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc71f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc71f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c720a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc720 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc720 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c720b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc720 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc720 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c721a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc721 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc721 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c721b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc721 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc721 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c722a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc722 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc722 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c722b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc722 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc722 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c723a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc723 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc723 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c723b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc723 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc723 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c724a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc724 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc724 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c724b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc724 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc724 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c725a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc725 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc725 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c725b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc725 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc725 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c726a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc726 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc726 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c726b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc726 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc726 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c727a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc727 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc727 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c727b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc727 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc727 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c728a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc728 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc728 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c728b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc728 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc728 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c729a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc729 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc729 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c729b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc729 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc729 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c72fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c72fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc72f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc72f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c730a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc730 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc730 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c730b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc730 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc730 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c731a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc731 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc731 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c731b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc731 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc731 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c732a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc732 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc732 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c732b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc732 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc732 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c733a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc733 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc733 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c733b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc733 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc733 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c734a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc734 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc734 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c734b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc734 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc734 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c735a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc735 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc735 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c735b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc735 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc735 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c736a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc736 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc736 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c736b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc736 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc736 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c737a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc737 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc737 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c737b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc737 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc737 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c738a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc738 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c738b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc738 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c739a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc739 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c739b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc739 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c740a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc740 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc740 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c740b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc740 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc740 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c741a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc741 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc741 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c741b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc741 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc741 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c742a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc742 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc742 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c742b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc742 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc742 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c743a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc743 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc743 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c743b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc743 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc743 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c744a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc744 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc744 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c744b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc744 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc744 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c745a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc745 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc745 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c745b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc745 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc745 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c746a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc746 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc746 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c746b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc746 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc746 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c747a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc747 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc747 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c747b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc747 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc747 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c748a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc748 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc748 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c748b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc748 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc748 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c749a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc749 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc749 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c749b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc749 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc749 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c74fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc74f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc74f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c750a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc750 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc750 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c750b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc750 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc750 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c751a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc751 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc751 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c751b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc751 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc751 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c752a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc752 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc752 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c752b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc752 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc752 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c753a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc753 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc753 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c753b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc753 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc753 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c754a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc754 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc754 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c754b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc754 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc754 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c755a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc755 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc755 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c755b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc755 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc755 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c756a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc756 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc756 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c756b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc756 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc756 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c757a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc757 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc757 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c757b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc757 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc757 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c758a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc758 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc758 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c758b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc758 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc758 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c759a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc759 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc759 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c759b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc759 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc759 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c75fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c75fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc75f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc75f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c760a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc760 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc760 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c760b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc760 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc760 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c761a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc761 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc761 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c761b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc761 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc761 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c762a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc762 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc762 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c762b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc762 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc762 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c763a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc763 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc763 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c763b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc763 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc763 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c764a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc764 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc764 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c764b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc764 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc764 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c765a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc765 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc765 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c765b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc765 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc765 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c766a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc766 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc766 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c766b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc766 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc766 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c767a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc767 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc767 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c767b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc767 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc767 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c768a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc768 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc768 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c768b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc768 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc768 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c769a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc769 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc769 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c769b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc769 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc769 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c76fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c76fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc76f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc76f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c770a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc770 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc770 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c770b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc770 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc770 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c771a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc771 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc771 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c771b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc771 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc771 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c772a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc772 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc772 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c772b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc772 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc772 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c773a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc773 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc773 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c773b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc773 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc773 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c774a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc774 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc774 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c774b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc774 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc774 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c775a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc775 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc775 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c775b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc775 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc775 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c776a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc776 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc776 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c776b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc776 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc776 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c777a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc777 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc777 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c777b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc777 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc777 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c778a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc778 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c778b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc778 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c779a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc779 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c779b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc779 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c788a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc788 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc788 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c788b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc788 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc788 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c789a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc789 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc789 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c789b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc789 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc789 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c78fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc78f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc78f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c790a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc790 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc790 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c790b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc790 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc790 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c791a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc791 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc791 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c791b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc791 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc791 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c792a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc792 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc792 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c792b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc792 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc792 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c793a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc793 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc793 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c793b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc793 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc793 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c794a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc794 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc794 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c794b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc794 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc794 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c795a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc795 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc795 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c795b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc795 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc795 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c796a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc796 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc796 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c796b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc796 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc796 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c797a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc797 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc797 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c797b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc797 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc797 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c798a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc798 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc798 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c798b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc798 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc798 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c799a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc799 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc799 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c799b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc799 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc799 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c79fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c79fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc79f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc79f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c7a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c7b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c7b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc7b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c7c0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7c7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7c7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc7c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7d9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7d9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7daa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7dab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7dba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7dbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7dca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7dcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7dda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7ddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7dea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7deb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7dfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7dfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c7e7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c7e8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7e8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7e9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7e9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7eaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7eab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7eba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7ebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7eca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7ecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7eda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7edb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7eea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7eeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7efa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7efb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc7f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7f8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7f9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c7f9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c7faa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7fab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7fba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7fbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc7fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c7fca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc7fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c7fcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc7fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c800a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc800 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c800b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc800 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc800 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c801a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc801 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c801b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc801 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc801 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c802a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc802 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c802b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc802 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc802 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c803a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc803 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c803b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc803 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc803 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c804a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc804 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c804b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc804 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc804 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c805a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc805 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c805b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc805 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc805 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c806a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc806 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c806b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc806 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc806 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c807a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc807 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c807b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc807 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc807 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c810a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc810 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c810b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc810 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc810 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c811a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc811 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c811b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc811 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc811 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c812a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc812 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c812b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc812 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc812 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c813a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc813 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c813b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc813 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc813 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c814a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc814 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c814b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc814 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc814 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c815a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc815 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c815b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc815 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc815 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c816a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc816 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c816b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc816 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc816 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c817a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc817 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c817b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc817 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc817 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c818a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc818 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c818b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc818 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc818 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c819a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc819 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c819b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc819 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc819 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c81fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c81fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc81f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc81f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c820a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc820 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c820b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc820 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc820 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c821a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc821 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c821b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc821 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc821 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c822a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc822 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c822b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc822 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc822 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c823a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc823 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c823b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc823 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc823 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c824a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc824 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c824b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc824 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc824 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c825a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc825 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c825b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc825 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc825 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c826a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc826 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c826b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc826 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc826 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c827a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc827 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c827b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc827 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc827 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c828a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc828 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c828b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc828 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc828 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c829a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc829 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c829b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc829 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc829 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c82fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c82fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc82f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc82f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c830a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc830 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c830b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc830 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc830 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c831a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc831 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c831b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc831 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc831 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c832a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc832 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c832b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc832 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc832 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c833a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc833 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c833b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc833 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc833 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c834a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc834 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c834b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc834 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc834 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c835a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc835 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c835b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc835 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc835 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c836a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc836 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c836b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc836 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc836 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c837a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc837 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c837b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc837 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc837 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c838a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc838 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c838b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc838 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c839a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc839 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_c839b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc839 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c83aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc83a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c83ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc83a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c83ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc83b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c83bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc83b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c83ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc83c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_c83cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xc83c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c840a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc840 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c840b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc840 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc840 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c841a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc841 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c841b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc841 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc841 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c842a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc842 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c842b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc842 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc842 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c843a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc843 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c843b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc843 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc843 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c844a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc844 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c844b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc844 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc844 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c845a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc845 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c845b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc845 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc845 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c846a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc846 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c846b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc846 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc846 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c847a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc847 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c847b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc847 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc847 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c850a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc850 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c850b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc850 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc850 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c851a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc851 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c851b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc851 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc851 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c852a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc852 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c852b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc852 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc852 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c853a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc853 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c853b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc853 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc853 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c854a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc854 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c854b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc854 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc854 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c855a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc855 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c855b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc855 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc855 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c856a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc856 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c856b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc856 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc856 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c857a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc857 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c857b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc857 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc857 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c858a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc858 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c858b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc858 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc858 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c859a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc859 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c859b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc859 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc859 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c85fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c85fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc85f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc85f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c860a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc860 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c860b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc860 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc860 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c861a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc861 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c861b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc861 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc861 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c862a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc862 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c862b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc862 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc862 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c863a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc863 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c863b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc863 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc863 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c864a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc864 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c864b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc864 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc864 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c865a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc865 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c865b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc865 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc865 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c866a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc866 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c866b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc866 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc866 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c867a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc867 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_c867b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc867 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc867 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c868a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc868 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c868b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc868 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc868 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c869a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc869 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c869b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc869 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc869 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c86fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c86fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc86f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc86f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c870a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc870 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c870b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc870 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc870 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c871a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc871 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c871b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc871 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc871 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c872a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc872 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c872b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc872 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc872 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c873a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc873 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c873b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc873 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc873 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c874a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc874 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c874b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc874 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc874 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c875a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc875 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c875b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc875 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc875 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c876a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc876 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c876b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc876 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc876 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c877a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc877 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c877b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc877 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc877 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c878a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc878 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c878b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc878 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c879a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc879 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_c879b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc879 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c87aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc87a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c87ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc87a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c87ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc87b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c87bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc87b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c87ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc87c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_c87cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc87c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c880a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc880 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c880b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc880 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc880 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c881a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc881 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c881b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc881 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc881 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c882a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc882 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c882b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc882 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc882 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c883a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc883 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c883b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc883 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc883 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c884a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc884 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c884b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc884 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc884 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c885a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc885 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c885b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc885 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc885 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c886a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc886 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c886b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc886 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc886 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c887a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc887 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c887b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc887 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc887 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c890a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc890 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c890b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc890 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc890 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c891a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc891 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c891b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc891 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc891 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c892a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc892 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c892b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc892 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc892 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c893a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc893 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c893b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc893 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc893 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c894a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc894 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c894b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc894 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc894 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c895a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc895 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c895b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc895 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc895 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c896a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc896 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c896b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc896 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc896 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c897a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc897 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c897b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc897 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc897 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c898a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc898 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c898b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc898 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc898 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c899a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc899 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c899b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc899 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc899 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c89fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c89fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc89f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc89f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8a9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8a9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8aa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8aa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8af >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8af >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8b7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c8b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8b9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c8baa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8bab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8ba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8bba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8bbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xc8bb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8bca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc8bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c8bcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xc8bc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c8c0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8c7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8c7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc8c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8d9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8d9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8daa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8dab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8dba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8dbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8dca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8dcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8dda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8ddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8dea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8deb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8dfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8dfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c8e7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c8e8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8e8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8e9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8e9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8eaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8eab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8eba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8ebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8eca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8ecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8eda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8edb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8eea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8eeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8efa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8efb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc8f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8f8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8f9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c8f9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c8faa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8fab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8fba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8fbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc8fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c8fca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc8fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c8fcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc8fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c900a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc900 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c900b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc900 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc900 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c901a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc901 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c901b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc901 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc901 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c902a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc902 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c902b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc902 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc902 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c903a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc903 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c903b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc903 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc903 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c904a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc904 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c904b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc904 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc904 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c905a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc905 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c905b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc905 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc905 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c906a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc906 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c906b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc906 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc906 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c907a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc907 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c907b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc907 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc907 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_c908a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc908 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c908b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc908 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc908 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c909a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc909 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c909b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc909 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc909 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c90fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc90f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xc90f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c910a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc910 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc910 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c910b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc910 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc910 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c911a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc911 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc911 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c911b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc911 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc911 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c912a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc912 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc912 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c912b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc912 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc912 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c913a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc913 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc913 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c913b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc913 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc913 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c914a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc914 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc914 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c914b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc914 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc914 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c915a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc915 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc915 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c915b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc915 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc915 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c916a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc916 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc916 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c916b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc916 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc916 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c917a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc917 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc917 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c917b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc917 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc917 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c918a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc918 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc918 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c918b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc918 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc918 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c919a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc919 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc919 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c919b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc919 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc919 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c91fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c91fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc91f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc91f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c920a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc920 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc920 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c920b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc920 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc920 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c921a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc921 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc921 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c921b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc921 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc921 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c922a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc922 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc922 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c922b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc922 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc922 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c923a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc923 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc923 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c923b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc923 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc923 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c924a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc924 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc924 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c924b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc924 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc924 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c925a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc925 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc925 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c925b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc925 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc925 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c926a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc926 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc926 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c926b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc926 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc926 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c927a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc927 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc927 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c927b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc927 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc927 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c928a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc928 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc928 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c928b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc928 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc928 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c929a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc929 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc929 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c929b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc929 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc929 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c92fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c92fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc92f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc92f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c930a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc930 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc930 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c930b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc930 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc930 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c931a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc931 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc931 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c931b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc931 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc931 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c932a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc932 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc932 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c932b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc932 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc932 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c933a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc933 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc933 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c933b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc933 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc933 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c934a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc934 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc934 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c934b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc934 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc934 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c935a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc935 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc935 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c935b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc935 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc935 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c936a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc936 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc936 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c936b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc936 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc936 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c937a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc937 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc937 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c937b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc937 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc937 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c938a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc938 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c938b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc938 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c939a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc939 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c939b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc939 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c940a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc940 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc940 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c940b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc940 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc940 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c941a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc941 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc941 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c941b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc941 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc941 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c942a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc942 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc942 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c942b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc942 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc942 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c943a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc943 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc943 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c943b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc943 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc943 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c944a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc944 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc944 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c944b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc944 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc944 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c945a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc945 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc945 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c945b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc945 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc945 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c946a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc946 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc946 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c946b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc946 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc946 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c947a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc947 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc947 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c947b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc947 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc947 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c948a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc948 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc948 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c948b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc948 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc948 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c949a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc949 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc949 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c949b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc949 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc949 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c94fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc94f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xc94f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c950a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc950 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc950 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c950b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc950 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc950 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c951a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc951 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc951 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c951b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc951 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc951 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c952a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc952 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc952 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c952b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc952 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc952 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c953a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc953 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc953 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c953b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc953 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc953 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c954a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc954 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc954 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c954b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc954 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc954 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c955a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc955 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc955 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c955b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc955 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc955 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c956a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc956 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc956 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c956b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc956 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc956 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c957a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc957 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc957 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c957b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc957 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc957 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c958a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc958 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc958 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c958b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc958 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc958 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c959a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc959 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc959 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c959b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc959 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc959 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c95fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c95fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc95f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc95f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c960a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc960 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc960 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c960b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc960 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc960 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c961a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc961 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc961 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c961b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc961 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc961 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c962a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc962 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc962 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c962b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc962 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc962 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c963a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc963 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc963 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c963b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc963 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc963 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c964a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc964 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc964 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c964b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc964 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc964 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c965a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc965 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc965 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c965b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc965 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc965 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c966a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc966 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc966 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c966b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc966 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc966 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c967a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc967 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc967 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c967b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc967 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc967 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c968a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc968 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc968 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c968b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc968 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc968 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c969a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc969 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc969 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c969b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc969 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc969 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c96fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c96fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc96f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc96f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c970a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc970 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc970 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c970b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc970 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc970 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c971a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc971 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc971 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c971b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc971 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc971 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c972a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc972 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc972 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c972b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc972 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc972 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c973a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc973 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc973 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c973b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc973 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc973 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c974a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc974 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc974 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c974b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc974 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc974 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c975a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc975 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc975 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c975b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc975 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc975 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c976a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc976 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc976 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c976b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc976 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc976 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c977a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc977 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc977 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c977b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc977 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc977 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c978a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc978 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c978b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc978 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c979a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc979 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c979b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc979 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c988a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc988 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc988 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c988b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc988 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc988 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c989a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc989 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc989 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c989b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc989 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc989 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c98fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc98f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc98f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_c990a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc990 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc990 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c990b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc990 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc990 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c991a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc991 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc991 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c991b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc991 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc991 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c992a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc992 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc992 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c992b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc992 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc992 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c993a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc993 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc993 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c993b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc993 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc993 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c994a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc994 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc994 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c994b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc994 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc994 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c995a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc995 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc995 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c995b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc995 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc995 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c996a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc996 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc996 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c996b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc996 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc996 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c997a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc997 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc997 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c997b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc997 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc997 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c998a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc998 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc998 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c998b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc998 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc998 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c999a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc999 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc999 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c999b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc999 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc999 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c99fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_c99fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc99f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc99f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_c9a7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9a8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9a8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9a9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9a9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9a9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9a9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9aaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9aab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9aa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9aa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9aba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9abb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9aca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9acb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9ada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9adb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9aea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9aeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9ae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9ae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9afa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9afb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9af >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9af >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9b7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_c9b8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9b9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_c9b9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xc9b9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c9c0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9c7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9c7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9c7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xc9c7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9d9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9d9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9d9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9d9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9daa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9dab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9da >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9da >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9dba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9dbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9db >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9db >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9dca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9dcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9dc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9dc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9dda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9ddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9dd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9dd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9dea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9deb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9de >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9de >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9dfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9dfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9df >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9df >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_c9e7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_c9e8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9e8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9e9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9e9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9e9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9e9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9eaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9eab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9eba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9ebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9eb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9eb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9eca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9ecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9eda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9edb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9eea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9eeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9efa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9efb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9ef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9ef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xc9f7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9f8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9f9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_c9f9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9f9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_c9faa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9fab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9fa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9fba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9fbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xc9fb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_c9fca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc9fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_c9fcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xc9fc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca00a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca00b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca01a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca01b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca02a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca02b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca03a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca03b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca04a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca04b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca05a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca05b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca06a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca06b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca07a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca07b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ca27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_ca39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ca3aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca3ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca3ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca3bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xca3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca3ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xca3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ca3cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xca3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca40a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca40b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca41a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca41b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca42a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca42b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca43a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca43b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca44a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca44b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca45a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca45b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca46a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca46b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca47a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca47b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ca67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_ca79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ca7aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca7ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca7ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca7bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xca7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca7ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xca7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ca7cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xca7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ca80a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca80b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca81a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca81b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca82a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca82b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca83a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca83b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca84a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca84b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca85a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca85b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca86a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca86b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca87a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca87b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xca87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ca9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ca9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xca9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xca9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caa7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_caa8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caa8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caa9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caa9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaa9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaa9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcab7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cab8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cab9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cab9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcab9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cabaa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cabab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcaba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cabba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcabb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cabbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcabb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cabca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xcabc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cabcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xcabc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cac0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cac7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cac7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcac7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcac7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cad9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cad9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcad9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcad9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcada >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cadab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcada >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcada >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cadbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cadcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_caddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcade >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cadeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcade >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcade >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cadfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cadfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcadf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcadf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cae7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cae8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cae8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cae9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cae9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcae9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcae9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caeaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caeab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caeba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caeca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caeda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caedb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caeea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caeeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caefa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caefb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcaf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_caf8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_caf9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_caf9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcaf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cafaa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcafa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cafab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcafa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cafba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcafb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cafbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcafb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cafca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcafc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cafcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcafc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb00a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb00b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb01a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb01b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb02a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb02b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb03a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb03b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb04a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb04b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb05a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb05b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb06a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb06b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb07a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb07b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cb08a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb08b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb09a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb09b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb0fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcb0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cb39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cb40a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb40b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb41a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb41b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb42a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb42b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb43a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb43b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb44a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb44b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb45a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb45b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb46a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb46b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb47a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb47b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb48a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb48b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb49a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb49b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb4fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcb4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcb4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cb78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cb79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cb79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cb88a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb88b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb89a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb89b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb8fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cb90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cb9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cb9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcb9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcb9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cba7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cba8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cba8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cba9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cba9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcba9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcba9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cbb8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbb9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cbb9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcbb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cbc0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbc7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbc7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcbc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbd9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbd9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbdab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbdbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbdcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbdeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbdfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbdfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cbe7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cbe8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbe8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbe9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbe9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbe9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbeaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbeab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbeba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbeca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbeda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbedb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbeea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbeeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbefa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbefb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcbf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbf8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbf9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cbf9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cbfaa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbfab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbfba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbfbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcbfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cbfca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcbfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cbfcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcbfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc00a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc00b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc01a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc01b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc02a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc02b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc03a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc03b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc04a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc04b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc05a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc05b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc06a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc06b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc07a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc07b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cc27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_cc39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cc3aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc3ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc3ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc3bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcc3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc3ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xcc3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_cc3cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xcc3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc40a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc40b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc41a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc41b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc42a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc42b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc43a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc43b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc44a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc44b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc45a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc45b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc46a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc46b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc47a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc47b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_cc67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_cc79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cc7aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc7ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc7ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc7bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcc7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc7ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcc7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_cc7cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcc7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cc80a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc80b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc81a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc81b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc82a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc82b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc83a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc83b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc84a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc84b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc85a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc85b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc86a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc86b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc87a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc87b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcc87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cc9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cc9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcc9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcc9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cca7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cca8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cca8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cca9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cca9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcca9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcca9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccad >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccad >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccb8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccb9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_ccb9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ccbaa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccbab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccbba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccbb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccbbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xccbb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccbca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xccbc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_ccbcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xccbc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ccc0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccc7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccc7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xccc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccd9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccd9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccdab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccdbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccdcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccdeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ccdfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ccdfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cce7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cce8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cce8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cce9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cce9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcce9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcce9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cceaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cceab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cceba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcceb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcceb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcceb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cceca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cceda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcced >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccedb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcced >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcced >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cceea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cceeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccefa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccefb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xccf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccf8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccf9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_ccf9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ccfaa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccfab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccfba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccfbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xccfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ccfca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xccfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ccfcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xccfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd00a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd00b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd01a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd01b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd02a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd02b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd03a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd03b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd04a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd04b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd05a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd05b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd06a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd06b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd07a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd07b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cd08a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd08b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd09a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd09b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd0fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcd0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cd39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cd40a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd40b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd41a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd41b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd42a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd42b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd43a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd43b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd44a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd44b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd45a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd45b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd46a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd46b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd47a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd47b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd48a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd48b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd49a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd49b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd4fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcd4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcd4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cd78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cd79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cd79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cd88a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd88b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd89a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd89b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd8fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cd90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cd9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cd9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcd9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcd9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cda7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cda8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cda8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cda9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cda9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcda9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcda9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cdb8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdb9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cdb9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcdb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cdc0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdc7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdc7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcdc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cdd9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdd9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cddab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cddbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cddcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cdddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cddeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cddfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cddfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcddf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcddf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cde7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cde8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cde8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cde9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cde9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcde9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcde9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdeaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdeab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdeba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdeca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdeda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcded >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcded >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdedb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcded >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcded >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdeea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdeeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdefa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdefb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcdf7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdf8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdf9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cdf9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdf9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cdfaa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdfab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdfa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdfba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdfbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcdfb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cdfca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcdfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cdfcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcdfc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce00a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce00b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce01a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce01b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce02a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce02b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce03a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce03b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce04a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce04b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce05a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce05b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce06a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce06b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce07a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce07b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c000, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce10 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce10 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce11 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce11 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce12 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce12 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce13 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce13 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce14 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce14 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce15 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce15 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce16 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce16 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c010, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce17 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce17 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce18 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce18 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce19 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce19 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1a >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1b >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1c >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1d >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1e >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c018, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce1f >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcaddr_tmp = (ADDRREG(srcreg)+= (srcreg == 7 ? 2 : 1), 0);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce1f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce20 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce20 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce21 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce21 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce22 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce22 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce23 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce23 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce24 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce24 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce25 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce25 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce26 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce26 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_ce27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c020, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce27 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce27 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce28 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce28 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce29 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce29 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2d >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2e >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c028, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce2f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce2f >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce30 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce30 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce31 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce31 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce32 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce32 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce33 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce33 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce34 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce34 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce35 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce35 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce36 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce36 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c030, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce37 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce37 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c038, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce38 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 6;
}

void cpu_op_ce39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c039, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce39 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ce3aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce3ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce3a >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce3ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce3bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xce3b >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce3ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xce3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 4;
}

void cpu_op_ce3cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c03c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 11, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint8 srcdata = ipc->src;
  const int dstreg = (0xce3c >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce40a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce40b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce40 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce40 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce41a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce41b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce41 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce41 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce42a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce42b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce42 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce42 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce43a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce43b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce43 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce43 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce44a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce44b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce44 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce44 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce45a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce45b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce45 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce45 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce46a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce46b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce46 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce46 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce47a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce47b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c040, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce47 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce47 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce50 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce50 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce51 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce51 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce52 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce52 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce53 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce53 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce54 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce54 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce55 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce55 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce56 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce56 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c050, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce57 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce57 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce58 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce58 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce59 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce59 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c058, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce5f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce5f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce60 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce60 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce61 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce61 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce62 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce62 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce63 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce63 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce64 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce64 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce65 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce65 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce66 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce66 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 2;
}

void cpu_op_ce67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c060, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce67 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce67 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce68 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce68 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce69 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce69 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6a >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6b >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6c >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6d >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6d >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6e >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6e >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c068, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce6f >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce6f >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce70 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce70 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce71 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce71 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce72 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce72 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce73 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce73 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce74 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce74 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce75 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce75 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce76 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce76 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c070, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce77 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce77 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c078, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce78 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 6;
}

void cpu_op_ce79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c079, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce79 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_ce7aa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce7ab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07a, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce7a >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce7ba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce7bb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07b, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xce7b >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce7ca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xce7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;
  PC+= 4;
}

void cpu_op_ce7cb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c07c, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xce7c >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xffff) | outdata;

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ce80a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce80b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce80 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce80 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce81a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce81b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce81 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce81 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce82a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce82b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce82 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce82 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce83a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce83b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce83 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce83 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce84a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce84b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce84 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce84 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce85a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce85b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce85 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce85 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce86a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce86b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce86 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce86 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce87a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce87b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c080, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce87 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xce87 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce90 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce90 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce91 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce91 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce92 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce92 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce93 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce93 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce94 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce94 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce95 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce95 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce96 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce96 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c090, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce97 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce97 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce98 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce98 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce99 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce99 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9a >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9b >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9c >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9d >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9e >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ce9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ce9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c098, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xce9f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=4, ADDRREG(srcreg)-4);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xce9f >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cea7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=4;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cea8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cea8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cea9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cea9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcea9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcea9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceaa >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceaa >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceab >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceab >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceac >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceac >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcead >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcead >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcead >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceae >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceae >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceaf >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceaf >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb0 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb1 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb2 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb3 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb4 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb5 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb6 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c0b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceb7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb7 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceb8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb8 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceb9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_ceb9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceb9 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cebaa(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cebab(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0ba, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xceba >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cebba(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcebb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cebbb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bb, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint32 srcdata = fetchlong(srcaddr);
  const int dstreg = (0xcebb >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cebca(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xcebc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cebcb(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c0bc, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 13, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcdata = ipc->src;
  const int dstreg = (0xcebc >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cec0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cec7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cec7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0c0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcec7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcec7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_ced9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ced9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xced9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xced9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cedab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cedbb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cedcb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_ceddb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcede >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cedeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcede >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcede >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cedfa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cedfb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0d8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcedf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcedf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cee7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cee8a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cee8b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cee9a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cee9b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcee9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcee9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceeaa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceeab(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceeba(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceebb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceeca(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceecb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceeda(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceedb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceeea(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceeeb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_ceefa(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_ceefb(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0e8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xceef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xceef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef0a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef0b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef1a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef1b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef2a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef2b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef3a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef3b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef4a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef4b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef5a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef5b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef6a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef6b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef7a(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef7b(t_ipc *ipc) /* MULU */ {
  /* mask f1f8, bits c0f0, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcef7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef8a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cef8b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f8, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cef9a(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cef9b(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0f9, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcef9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cefaa(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcefa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cefab(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fa, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcefa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cefba(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcefb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cefbb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fb, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcefb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cefca(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcefc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cefcb(t_ipc *ipc) /* MULU */ {
  /* mask f1ff, bits c0fc, mnemonic 13, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcefc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (uint32)srcdata * (uint32)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf00a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf00b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf00 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf00 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf01a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf01b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf01 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf01 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf02a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf02b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf02 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf02 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf03a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf03b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf03 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf03 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf04a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf04b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf04 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf04 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf05a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf05b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf05 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf05 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf06a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf06b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf06 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf06 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf07a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf07b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c100, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf07 >> 0) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf07 >> 9) & 7;
  uint8 dstdata = DATAREG(dstreg);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  DATAREG(dstreg) = (DATAREG(dstreg) & ~0xff) | outdata;
  PC+= 2;
}

void cpu_op_cf08a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf08b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf08 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf08 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf09a(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf09b(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf09 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf09 >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0aa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0ab(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0a >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0a >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0ba(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0bb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0b >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0b >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0ca(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0cb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0c >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0c >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0da(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0db(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0d >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0d >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0ea(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0eb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0e >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0e >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0fa(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
  } else {
  }
  outdata = outdata_tmp;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf0fb(t_ipc *ipc) /* ABCD */ {
  /* mask f1f8, bits c108, mnemonic 35, priv 0, endblk 0, imm_notzero 0, used 5     set -1, size 1, stype 4, dtype 4, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf0f >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)-= (srcreg == 7 ? 2 : 1));
  uint8 srcdata = fetchbyte(srcaddr);
  const int dstreg = (0xcf0f >> 9) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata;

  uint8 outdata_low = (dstdata & 0xF) + (srcdata & 0xF) + XFLAG;
  uint16 precalc = dstdata + srcdata + XFLAG;
  uint16 outdata_tmp = precalc;

  if (outdata_low > 0x09)
    outdata_tmp+= 0x06;
  if (outdata_tmp > 0x90) {
    outdata_tmp+= 0x60;
    CFLAG = 1;
    XFLAG = 1;
  } else {
    CFLAG = 0;
    XFLAG = 0;
  }
  outdata = outdata_tmp;
  if (outdata) ZFLAG = 0;
  NFLAG = ((sint8)outdata) < 0;
  VFLAG = ((precalc & 1<<7) == 0) && (outdata & 1<<7);
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf10a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf10b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf10 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf10 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf11a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf11b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf11 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf11 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf12a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf12b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf12 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf12 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf13a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf13b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf13 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf13 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf14a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf14b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf14 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf14 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf15a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf15b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf15 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf15 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf16a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf16b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf16 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf16 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf17a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf17b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c110, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf17 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf17 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf18a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf18b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf18 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf18 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf19a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf19b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf19 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf19 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1a >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1b >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1c >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1d >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1e >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf1fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf1fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c118, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf1f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf1f >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstaddr_tmp = (ADDRREG(dstreg)+= (dstreg == 7 ? 2 : 1), 0);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf20a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf20b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf20 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf20 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf21a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf21b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf21 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf21 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf22a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf22b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf22 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf22 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf23a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf23b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf23 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf23 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf24a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf24b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf24 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf24 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf25a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf25b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf25 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf25 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf26a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf26b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf26 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf26 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf27a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf27b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c120, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf27 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf27 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)-= (dstreg == 7 ? 2 : 1));
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf28a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf28b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf28 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf28 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf29a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf29b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf29 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf29 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2a >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2b >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2c >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2d >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2e >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf2fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf2fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c128, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf2f >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf2f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf30a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf30b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf30 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf30 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf31a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf31b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf31 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf31 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf32a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf32b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf32 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf32 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf33a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf33b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf33 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf33 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf34a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf34b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf34 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf34 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf35a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf35b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf35 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf35 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf36a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf36b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf36 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf36 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf37a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf37b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c130, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf37 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf37 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf38a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf38b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c138, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf38 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf39a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cf39b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c139, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 1, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf39 >> 9) & 7;
  uint8 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint8 dstdata = fetchbyte(dstaddr);
  uint8 outdata = dstdata;

  outdata&= srcdata;
  storebyte(dstaddr, outdata);

  NFLAG = ((sint8)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cf40a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf40b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf40 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf40 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf41a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf41b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf41 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf41 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf42a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf42b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf42 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf42 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf43a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf43b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf43 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf43 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf44a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf44b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf44 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf44 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf45a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf45b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf45 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf45 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf46a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf46b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf46 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf46 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf47a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf47b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c140, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf47 >> 0) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf47 >> 9) & 7;
  uint32 dstdata = DATAREG(dstreg);

  DATAREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf48a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf48b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf48 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf48 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf49a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf49b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf49 >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf49 >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4a >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4a >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4b >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4b >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4c >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4c >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4d >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4d >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4e >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4e >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf4fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c148, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 1, dtype 1, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcf4f >> 0) & 7;
  uint32 srcdata = ADDRREG(srcreg);
  const int dstreg = (0xcf4f >> 9) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  ADDRREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf50a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf50b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf50 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf50 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf51a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf51b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf51 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf51 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf52a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf52b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf52 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf52 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf53a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf53b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf53 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf53 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf54a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf54b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf54 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf54 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf55a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf55b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf55 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf55 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf56a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf56b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf56 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf56 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf57a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf57b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c150, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf57 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf57 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf58a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf58b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf58 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf58 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf59a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf59b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf59 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf59 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf5fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf5fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c158, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf5f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf5f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=2, ADDRREG(dstreg)-2);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf60a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf60b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf60 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf60 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf61a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf61b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf61 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf61 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf62a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf62b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf62 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf62 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf63a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf63b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf63 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf63 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf64a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf64b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf64 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf64 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf65a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf65b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf65 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf65 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf66a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf66b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf66 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf66 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf67a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf67b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c160, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf67 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf67 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=2;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf68a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf68b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf68 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf68 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf69a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf69b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf69 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf69 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6a >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6a >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6b >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6b >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6c >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6c >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6d >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6d >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6e >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6e >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf6fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf6fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c168, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf6f >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf6f >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf70a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf70b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf70 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf70 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf71a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf71b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf71 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf71 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf72a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf72b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf72 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf72 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf73a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf73b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf73 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf73 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf74a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf74b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf74 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf74 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf75a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf75b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf75 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf75 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf76a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf76b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf76 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf76 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf77a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf77b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c170, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf77 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf77 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf78a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cf78b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c178, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf78 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cf79a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cf79b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c179, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf79 >> 9) & 7;
  uint16 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint16 dstdata = fetchword(dstaddr);
  uint16 outdata = dstdata;

  outdata&= srcdata;
  storeword(dstaddr, outdata);

  NFLAG = ((sint16)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cf88a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf88b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf88 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf88 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf89a(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf89b(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf89 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf89 >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8aa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8ab(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8a >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8ba(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8bb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8b >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8ca(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8cb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8c >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8da(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8db(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8d >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8ea(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8eb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8e >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8fa(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf8fb(t_ipc *ipc) /* EXG */ {
  /* mask f1f8, bits c188, mnemonic 42, priv 0, endblk 0, imm_notzero 0, used 0     set 0, size 3, stype 0, dtype 1, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf8f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf8f >> 0) & 7;
  uint32 dstdata = ADDRREG(dstreg);

  ADDRREG(dstreg) = srcdata;
  DATAREG(srcreg) = dstdata;
  PC+= 2;
}

void cpu_op_cf90a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf90b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf90 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf90 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf91a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf91b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf91 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf91 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf92a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf92b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf92 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf92 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf93a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf93b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf93 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf93 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf94a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf94b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf94 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf94 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf95a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf95b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf95 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf95 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf96a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf96b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf96 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf96 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf97a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf97b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c190, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 2, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf97 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf97 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf98a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf98b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf98 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf98 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf99a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf99b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf99 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf99 >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9aa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9ab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9a >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9a >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9ba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9bb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9b >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9b >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9ca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9cb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9c >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9c >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9da(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9db(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9d >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9d >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9ea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9eb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9e >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9e >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cf9fa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 2;
}

void cpu_op_cf9fb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c198, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 3, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcf9f >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcf9f >> 0) & 7;
  uint32 dstaddr = (ADDRREG(dstreg)+=4, ADDRREG(dstreg)-4);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa0 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa1 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa2 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa3 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa4 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa5 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa6 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));
  PC+= 2;
}

void cpu_op_cfa7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 4, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa7 >> 0) & 7;
  uint32 dstaddr = ADDRREG(dstreg)-=4;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  /* pre-decrement long store must write low 16 bits
     in -2 first, then upper 16 bits in -4 second */
  storeword(dstaddr + 2, (uint16)outdata);
  storeword(dstaddr, (uint16)(outdata >> 16));

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfa8a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfa8b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa8 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfa9a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfa9b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfa9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfa9 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfaaa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfaab(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfaa >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfaa >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfaba(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfabb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfab >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfab >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfaca(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfacb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfac >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfac >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfada(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfadb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfad >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfad >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfaea(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfaeb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfae >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfae >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfafa(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfafb(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1a8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 5, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfaf >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfaf >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + (sint32)(sint16)ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb0a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb0b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb0 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb0 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb1a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb1b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb1 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb1 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb2a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb2b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb2 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb2 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb3a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb3b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb3 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb3 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb4a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb4b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb4 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb4 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb5a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb5b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb5 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb5 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb6a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb6b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb6 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb6 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb7a(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb7b(t_ipc *ipc) /* AND */ {
  /* mask f1f8, bits c1b0, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 6, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb7 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfb7 >> 0) & 7;
  uint32 dstaddr = (sint32)ADDRREG(dstreg) + idxval_dst(ipc);
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb8a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 4;
}

void cpu_op_cfb8b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b8, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 7, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb8 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfb9a(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);
  PC+= 6;
}

void cpu_op_cfb9b(t_ipc *ipc) /* AND */ {
  /* mask f1ff, bits c1b9, mnemonic 3, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 3, stype 0, dtype 8, sbitpos 9, dbitpos 0, immvalue 0 */
  const int srcreg = (0xcfb9 >> 9) & 7;
  uint32 srcdata = DATAREG(srcreg);
  uint32 dstaddr = ipc->dst;
  uint32 dstdata = fetchlong(dstaddr);
  uint32 outdata = dstdata;

  outdata&= srcdata;
  storelong(dstaddr, outdata);

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cfc0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc0 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc1 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc2 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc3 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc4 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc5 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc6 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfc7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfc7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1c0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 0, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfc7 >> 0) & 7;
  uint16 srcdata = DATAREG(srcreg);
  const int dstreg = (0xcfc7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 2, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd8 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfd9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfd9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfd9 >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfd9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfdab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfda >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfda >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfdbb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdb >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfdcb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdc >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfddb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdd >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdd >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfdeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfde >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfde >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfdfa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfdfb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1d8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 3, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfdf >> 0) & 7;
  uint32 srcaddr = (ADDRREG(srcreg)+=2, ADDRREG(srcreg)-2);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfdf >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe0 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe1 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe2 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe3 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe4 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe5 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe6 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 2;
}

void cpu_op_cfe7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 4, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe7 >> 0) & 7;
  uint32 srcaddr = ADDRREG(srcreg)-=2;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 2;
}

void cpu_op_cfe8a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfe8b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe8 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfe9a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfe9b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfe9 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfe9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfeaa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfeab(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfea >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfea >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfeba(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfebb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfeb >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfeb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfeca(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfecb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfec >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfec >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfeda(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfedb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfed >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfed >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfeea(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfeeb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfee >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfee >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cfefa(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cfefb(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1e8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 5, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcfef >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + (sint32)(sint16)ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcfef >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff0a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff0b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff0 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff0 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff1a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff1b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff1 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff1 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff2a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff2b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff2 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff2 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff3a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff3b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff3 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff3 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff4a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff4b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff4 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff4 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff5a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff5b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff5 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff5 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff6a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff6b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff6 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff6 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff7a(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff7b(t_ipc *ipc) /* MULS */ {
  /* mask f1f8, bits c1f0, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 6, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  const int srcreg = (0xcff7 >> 0) & 7;
  uint32 srcaddr = (sint32)ADDRREG(srcreg) + idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff7 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff8a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cff8b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f8, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 7, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff8 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cff9a(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 6;
}

void cpu_op_cff9b(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1f9, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 8, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcff9 >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 6;
}

void cpu_op_cffaa(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcffa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cffab(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fa, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 9, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = ipc->src;
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcffa >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cffba(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcffb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cffbb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fb, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 10, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint32 srcaddr = idxval_src(ipc);
  uint16 srcdata = fetchword(srcaddr);
  const int dstreg = (0xcffb >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

void cpu_op_cffca(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcffc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;
  PC+= 4;
}

void cpu_op_cffcb(t_ipc *ipc) /* MULS */ {
  /* mask f1ff, bits c1fc, mnemonic 14, priv 0, endblk 0, imm_notzero 0, used 0     set -2, size 2, stype 12, dtype 0, sbitpos 0, dbitpos 9, immvalue 0 */
  uint16 srcdata = ipc->src;
  const int dstreg = (0xcffc >> 9) & 7;
  uint16 dstdata = DATAREG(dstreg);

  uint32 outdata = (sint32)(sint16)srcdata * (sint32)(sint16)dstdata;
  DATAREG(dstreg) = outdata;

  NFLAG = ((sint32)outdata) < 0;
  ZFLAG = !outdata;
  VFLAG = 0;
  CFLAG = 0;
  PC+= 4;
}

