--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    1.892(R)|    0.157(R)|CLK_BUFGP         |   0.000|
Ram1Data<0> |    3.141(R)|   -1.286(R)|CLK_BUFGP         |   0.000|
Ram1Data<1> |    2.544(R)|   -0.809(R)|CLK_BUFGP         |   0.000|
Ram1Data<2> |    2.307(R)|   -0.612(R)|CLK_BUFGP         |   0.000|
Ram1Data<3> |    3.181(R)|   -1.321(R)|CLK_BUFGP         |   0.000|
Ram1Data<4> |    3.248(R)|   -1.372(R)|CLK_BUFGP         |   0.000|
Ram1Data<5> |    2.932(R)|   -1.121(R)|CLK_BUFGP         |   0.000|
Ram1Data<6> |    2.611(R)|   -0.862(R)|CLK_BUFGP         |   0.000|
Ram1Data<7> |    2.647(R)|   -0.889(R)|CLK_BUFGP         |   0.000|
Ram2Data<0> |    4.218(R)|   -2.147(R)|CLK_BUFGP         |   0.000|
Ram2Data<1> |    3.820(R)|   -1.829(R)|CLK_BUFGP         |   0.000|
Ram2Data<2> |    2.991(R)|   -1.159(R)|CLK_BUFGP         |   0.000|
Ram2Data<3> |    3.584(R)|   -1.644(R)|CLK_BUFGP         |   0.000|
Ram2Data<4> |    4.463(R)|   -2.345(R)|CLK_BUFGP         |   0.000|
Ram2Data<5> |    2.860(R)|   -1.064(R)|CLK_BUFGP         |   0.000|
Ram2Data<6> |    3.627(R)|   -1.675(R)|CLK_BUFGP         |   0.000|
Ram2Data<7> |    3.471(R)|   -1.548(R)|CLK_BUFGP         |   0.000|
SW<0>       |    4.219(R)|   -0.667(R)|CLK_BUFGP         |   0.000|
SW<1>       |    3.976(R)|   -1.129(R)|CLK_BUFGP         |   0.000|
SW<2>       |    4.355(R)|   -1.145(R)|CLK_BUFGP         |   0.000|
SW<3>       |    3.758(R)|   -1.164(R)|CLK_BUFGP         |   0.000|
SW<4>       |    4.159(R)|   -1.355(R)|CLK_BUFGP         |   0.000|
SW<5>       |    4.706(R)|   -1.910(R)|CLK_BUFGP         |   0.000|
SW<6>       |    5.404(R)|   -2.375(R)|CLK_BUFGP         |   0.000|
SW<7>       |    4.436(R)|   -1.302(R)|CLK_BUFGP         |   0.000|
SW<8>       |    5.169(R)|   -2.005(R)|CLK_BUFGP         |   0.000|
SW<9>       |    3.997(R)|   -1.615(R)|CLK_BUFGP         |   0.000|
SW<10>      |    3.266(R)|   -1.327(R)|CLK_BUFGP         |   0.000|
SW<11>      |    3.145(R)|   -0.683(R)|CLK_BUFGP         |   0.000|
SW<12>      |    3.197(R)|   -0.933(R)|CLK_BUFGP         |   0.000|
SW<13>      |    4.043(R)|   -0.040(R)|CLK_BUFGP         |   0.000|
SW<14>      |    4.183(R)|   -1.726(R)|CLK_BUFGP         |   0.000|
SW<15>      |    3.694(R)|   -1.097(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<0>     |   14.980(R)|CLK_BUFGP         |   0.000|
DYP0<1>     |   14.876(R)|CLK_BUFGP         |   0.000|
DYP0<2>     |   15.331(R)|CLK_BUFGP         |   0.000|
DYP0<3>     |   17.033(R)|CLK_BUFGP         |   0.000|
DYP0<4>     |   15.456(R)|CLK_BUFGP         |   0.000|
DYP0<5>     |   17.071(R)|CLK_BUFGP         |   0.000|
DYP0<6>     |   16.927(R)|CLK_BUFGP         |   0.000|
DYP1<0>     |   14.012(R)|CLK_BUFGP         |   0.000|
DYP1<1>     |   14.344(R)|CLK_BUFGP         |   0.000|
DYP1<2>     |   14.677(R)|CLK_BUFGP         |   0.000|
DYP1<3>     |   12.009(R)|CLK_BUFGP         |   0.000|
DYP1<4>     |   14.716(R)|CLK_BUFGP         |   0.000|
DYP1<5>     |   14.295(R)|CLK_BUFGP         |   0.000|
DYP1<6>     |   12.723(R)|CLK_BUFGP         |   0.000|
L<0>        |    9.645(R)|CLK_BUFGP         |   0.000|
L<1>        |   10.088(R)|CLK_BUFGP         |   0.000|
L<2>        |    9.680(R)|CLK_BUFGP         |   0.000|
L<3>        |   10.240(R)|CLK_BUFGP         |   0.000|
L<4>        |    9.853(R)|CLK_BUFGP         |   0.000|
L<5>        |    9.783(R)|CLK_BUFGP         |   0.000|
L<6>        |   11.482(R)|CLK_BUFGP         |   0.000|
L<7>        |   11.474(R)|CLK_BUFGP         |   0.000|
L<8>        |    9.299(R)|CLK_BUFGP         |   0.000|
L<9>        |    9.705(R)|CLK_BUFGP         |   0.000|
L<10>       |    8.741(R)|CLK_BUFGP         |   0.000|
L<11>       |    9.351(R)|CLK_BUFGP         |   0.000|
L<12>       |    9.384(R)|CLK_BUFGP         |   0.000|
L<13>       |    9.506(R)|CLK_BUFGP         |   0.000|
L<14>       |    9.540(R)|CLK_BUFGP         |   0.000|
L<15>       |    9.515(R)|CLK_BUFGP         |   0.000|
Ram1Addr<0> |   11.158(R)|CLK_BUFGP         |   0.000|
Ram1Addr<1> |   11.435(R)|CLK_BUFGP         |   0.000|
Ram1Addr<2> |    9.887(R)|CLK_BUFGP         |   0.000|
Ram1Addr<3> |   10.913(R)|CLK_BUFGP         |   0.000|
Ram1Addr<4> |    9.599(R)|CLK_BUFGP         |   0.000|
Ram1Addr<5> |    9.566(R)|CLK_BUFGP         |   0.000|
Ram1Addr<6> |    9.883(R)|CLK_BUFGP         |   0.000|
Ram1Addr<7> |    9.896(R)|CLK_BUFGP         |   0.000|
Ram1Addr<8> |    9.272(R)|CLK_BUFGP         |   0.000|
Ram1Addr<9> |    9.203(R)|CLK_BUFGP         |   0.000|
Ram1Addr<10>|    9.013(R)|CLK_BUFGP         |   0.000|
Ram1Addr<11>|    9.199(R)|CLK_BUFGP         |   0.000|
Ram1Addr<12>|    9.135(R)|CLK_BUFGP         |   0.000|
Ram1Addr<13>|    8.879(R)|CLK_BUFGP         |   0.000|
Ram1Addr<14>|    8.359(R)|CLK_BUFGP         |   0.000|
Ram1Addr<15>|    8.636(R)|CLK_BUFGP         |   0.000|
Ram1Data<0> |    9.685(R)|CLK_BUFGP         |   0.000|
Ram1Data<1> |    9.385(R)|CLK_BUFGP         |   0.000|
Ram1Data<2> |    9.127(R)|CLK_BUFGP         |   0.000|
Ram1Data<3> |    9.427(R)|CLK_BUFGP         |   0.000|
Ram1Data<4> |    9.703(R)|CLK_BUFGP         |   0.000|
Ram1Data<5> |    9.194(R)|CLK_BUFGP         |   0.000|
Ram1Data<6> |    8.637(R)|CLK_BUFGP         |   0.000|
Ram1Data<7> |    9.974(R)|CLK_BUFGP         |   0.000|
Ram1Data<8> |    9.142(R)|CLK_BUFGP         |   0.000|
Ram1Data<9> |    8.883(R)|CLK_BUFGP         |   0.000|
Ram1Data<10>|    8.617(R)|CLK_BUFGP         |   0.000|
Ram1Data<11>|    9.459(R)|CLK_BUFGP         |   0.000|
Ram1Data<12>|    8.391(R)|CLK_BUFGP         |   0.000|
Ram1Data<13>|    9.725(R)|CLK_BUFGP         |   0.000|
Ram1Data<14>|    9.631(R)|CLK_BUFGP         |   0.000|
Ram1Data<15>|    9.366(R)|CLK_BUFGP         |   0.000|
Ram1OE      |    9.298(R)|CLK_BUFGP         |   0.000|
Ram1WE      |    8.125(R)|CLK_BUFGP         |   0.000|
Ram2Addr<0> |    9.944(R)|CLK_BUFGP         |   0.000|
Ram2Addr<1> |    9.355(R)|CLK_BUFGP         |   0.000|
Ram2Addr<2> |    8.868(R)|CLK_BUFGP         |   0.000|
Ram2Addr<3> |    9.431(R)|CLK_BUFGP         |   0.000|
Ram2Addr<4> |    9.391(R)|CLK_BUFGP         |   0.000|
Ram2Addr<5> |    9.054(R)|CLK_BUFGP         |   0.000|
Ram2Addr<6> |    9.627(R)|CLK_BUFGP         |   0.000|
Ram2Addr<7> |    9.221(R)|CLK_BUFGP         |   0.000|
Ram2Addr<8> |    9.648(R)|CLK_BUFGP         |   0.000|
Ram2Addr<9> |    9.166(R)|CLK_BUFGP         |   0.000|
Ram2Addr<10>|    9.377(R)|CLK_BUFGP         |   0.000|
Ram2Addr<11>|    9.570(R)|CLK_BUFGP         |   0.000|
Ram2Addr<12>|   12.172(R)|CLK_BUFGP         |   0.000|
Ram2Addr<13>|    9.626(R)|CLK_BUFGP         |   0.000|
Ram2Addr<14>|    9.630(R)|CLK_BUFGP         |   0.000|
Ram2Addr<15>|    9.329(R)|CLK_BUFGP         |   0.000|
Ram2Data<0> |    9.339(R)|CLK_BUFGP         |   0.000|
Ram2Data<1> |   10.441(R)|CLK_BUFGP         |   0.000|
Ram2Data<2> |    9.878(R)|CLK_BUFGP         |   0.000|
Ram2Data<3> |    9.875(R)|CLK_BUFGP         |   0.000|
Ram2Data<4> |    9.601(R)|CLK_BUFGP         |   0.000|
Ram2Data<5> |   10.137(R)|CLK_BUFGP         |   0.000|
Ram2Data<6> |   10.695(R)|CLK_BUFGP         |   0.000|
Ram2Data<7> |    9.850(R)|CLK_BUFGP         |   0.000|
Ram2Data<8> |   10.164(R)|CLK_BUFGP         |   0.000|
Ram2Data<9> |   11.257(R)|CLK_BUFGP         |   0.000|
Ram2Data<10>|   10.794(R)|CLK_BUFGP         |   0.000|
Ram2Data<11>|    9.853(R)|CLK_BUFGP         |   0.000|
Ram2Data<12>|   10.682(R)|CLK_BUFGP         |   0.000|
Ram2Data<13>|   11.569(R)|CLK_BUFGP         |   0.000|
Ram2Data<14>|    9.307(R)|CLK_BUFGP         |   0.000|
Ram2Data<15>|   11.577(R)|CLK_BUFGP         |   0.000|
Ram2OE      |    8.094(R)|CLK_BUFGP         |   0.000|
Ram2WE      |    9.525(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.514|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 30 14:44:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



