{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571251025042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571251025046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 14:37:04 2019 " "Processing started: Wed Oct 16 14:37:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571251025046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251025046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251025046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571251025452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571251025452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave/synthesis/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave/synthesis/spi_slave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/spi_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file spi_slave/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032906 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(155) " "Verilog HDL information at dds.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571251032909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(218) " "Verilog HDL information at dds.v(218): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 218 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571251032910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_table_addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_table_addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_table_addr_mux " "Found entity 1: rom_table_addr_mux" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file config_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_ram " "Found entity 1: config_ram" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file pos_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_saw " "Found entity 1: pos_saw" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_saw " "Found entity 1: neg_saw" {  } { { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_tri.v 1 1 " "Found 1 design units, including 1 entities, in source file base_tri.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_tri " "Found entity 1: base_tri" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sq.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sq.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sq " "Found entity 1: base_sq" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_mux " "Found entity 1: wave_mux" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251032936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251032936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571251033133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq2 dds.v(38) " "Verilog HDL or VHDL warning at dds.v(38): object \"freq2\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env2 dds.v(46) " "Verilog HDL warning at dds.v(46): object env2 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env3 dds.v(47) " "Verilog HDL warning at dds.v(47): object env3 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 47 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env4 dds.v(48) " "Verilog HDL warning at dds.v(48): object env4 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env5 dds.v(49) " "Verilog HDL warning at dds.v(49): object env5 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 49 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env6 dds.v(50) " "Verilog HDL warning at dds.v(50): object env6 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033134 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env7 dds.v(51) " "Verilog HDL warning at dds.v(51): object env7 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033135 "|dds"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "env8 dds.v(52) " "Verilog HDL warning at dds.v(52): object env8 used but never assigned" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571251033135 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(158) " "Verilog HDL assignment warning at dds.v(158): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033136 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 dds.v(176) " "Verilog HDL assignment warning at dds.v(176): truncated value with size 16 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033138 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds.v(192) " "Verilog HDL assignment warning at dds.v(192): truncated value with size 32 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033138 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 dds.v(213) " "Verilog HDL assignment warning at dds.v(213): truncated value with size 16 to match size of target (12)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033138 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(222) " "Verilog HDL assignment warning at dds.v(222): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033140 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(232) " "Verilog HDL assignment warning at dds.v(232): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571251033140 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env2 0 dds.v(46) " "Net \"env2\" at dds.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env3 0 dds.v(47) " "Net \"env3\" at dds.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env4 0 dds.v(48) " "Net \"env4\" at dds.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env5 0 dds.v(49) " "Net \"env5\" at dds.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env6 0 dds.v(50) " "Net \"env6\" at dds.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env7 0 dds.v(51) " "Net \"env7\" at dds.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "env8 0 dds.v(52) " "Net \"env8\" at dds.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571251033145 "|dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_mux wave_mux:wavetable_selector " "Elaborating entity \"wave_mux\" for hierarchy \"wave_mux:wavetable_selector\"" {  } { { "dds.v" "wavetable_selector" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 5 " "Parameter \"lpm_size\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033209 ""}  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2tc " "Found entity 1: mux_2tc" {  } { { "db/mux_2tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2tc wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated " "Elaborating entity \"mux_2tc\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_2tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:sine_table " "Elaborating entity \"rom\" for hierarchy \"rom:sine_table\"" {  } { { "dds.v" "sine_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:sine_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:sine_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:sine_table\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:sine_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:sine_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_table.mif " "Parameter \"init_file\" = \"sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033300 ""}  } { { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p91 " "Found entity 1: altsyncram_4p91" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4p91 rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated " "Elaborating entity \"altsyncram_4p91\" for hierarchy \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_saw pos_saw:pos_saw_table " "Elaborating entity \"pos_saw\" for hierarchy \"pos_saw:pos_saw_table\"" {  } { { "dds.v" "pos_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pos_saw.mif " "Parameter \"init_file\" = \"pos_saw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033369 ""}  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_saw neg_saw:neg_saw_table " "Elaborating entity \"neg_saw\" for hierarchy \"neg_saw:neg_saw_table\"" {  } { { "dds.v" "neg_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neg_saw:neg_saw_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\"" {  } { { "neg_saw.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\"" {  } { { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file neg_saw.mif " "Parameter \"init_file\" = \"neg_saw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033444 ""}  } { { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jf91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jf91 " "Found entity 1: altsyncram_jf91" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jf91 neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated " "Elaborating entity \"altsyncram_jf91\" for hierarchy \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_tri base_tri:triangle_table " "Elaborating entity \"base_tri\" for hierarchy \"base_tri:triangle_table\"" {  } { { "dds.v" "triangle_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_tri:triangle_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri.mif " "Parameter \"init_file\" = \"tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033521 ""}  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u291 " "Found entity 1: altsyncram_u291" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u291 base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated " "Elaborating entity \"altsyncram_u291\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sq base_sq:square_table " "Elaborating entity \"base_sq\" for hierarchy \"base_sq:square_table\"" {  } { { "dds.v" "square_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sq:square_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sq:square_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sq:square_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_sq:square_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sq.mif " "Parameter \"init_file\" = \"sq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033597 ""}  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4r81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4r81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4r81 " "Found entity 1: altsyncram_4r81" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4r81 base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated " "Elaborating entity \"altsyncram_4r81\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ram config_ram:config_ram_inst " "Elaborating entity \"config_ram\" for hierarchy \"config_ram:config_ram_inst\"" {  } { { "dds.v" "config_ram_inst" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_ram:config_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033666 ""}  } { { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbn1 " "Found entity 1: altsyncram_fbn1" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbn1 config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated " "Elaborating entity \"altsyncram_fbn1\" for hierarchy \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_table_addr_mux rom_table_addr_mux:phase_accumulator_mux " "Elaborating entity \"rom_table_addr_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\"" {  } { { "dds.v" "phase_accumulator_mux" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033726 ""}  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251033764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251033764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1tc rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated " "Elaborating entity \"mux_1tc\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_1tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "dds.v" "spi0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy spi_slave:spi0\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\"" {  } { { "SPI_slave/synthesis/spi_slave.v" "spislave_0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/spi_slave.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251033792 ""}  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251033792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251033805 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033862 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033862 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033863 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033864 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033864 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033865 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033865 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033866 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033866 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033866 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033867 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033867 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[31\] " "Net \"pos_saw_val_wire\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[30\] " "Net \"pos_saw_val_wire\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[29\] " "Net \"pos_saw_val_wire\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[28\] " "Net \"pos_saw_val_wire\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[27\] " "Net \"pos_saw_val_wire\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[26\] " "Net \"pos_saw_val_wire\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[25\] " "Net \"pos_saw_val_wire\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pos_saw_val_wire\[24\] " "Net \"pos_saw_val_wire\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "pos_saw_val_wire\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[31\] " "Net \"neg_saw_val_wire\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[30\] " "Net \"neg_saw_val_wire\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[29\] " "Net \"neg_saw_val_wire\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[28\] " "Net \"neg_saw_val_wire\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[27\] " "Net \"neg_saw_val_wire\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[26\] " "Net \"neg_saw_val_wire\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[25\] " "Net \"neg_saw_val_wire\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "neg_saw_val_wire\[24\] " "Net \"neg_saw_val_wire\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "neg_saw_val_wire\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[31\] " "Net \"tri_val_wire\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[30\] " "Net \"tri_val_wire\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[29\] " "Net \"tri_val_wire\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[28\] " "Net \"tri_val_wire\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[27\] " "Net \"tri_val_wire\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[26\] " "Net \"tri_val_wire\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[25\] " "Net \"tri_val_wire\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tri_val_wire\[24\] " "Net \"tri_val_wire\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "tri_val_wire\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[31\] " "Net \"sq_val_wire\[31\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[31\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[30\] " "Net \"sq_val_wire\[30\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[30\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[29\] " "Net \"sq_val_wire\[29\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[29\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[28\] " "Net \"sq_val_wire\[28\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[28\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[27\] " "Net \"sq_val_wire\[27\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[27\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[26\] " "Net \"sq_val_wire\[26\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[26\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[25\] " "Net \"sq_val_wire\[25\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[25\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[24\] " "Net \"sq_val_wire\[24\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[24\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[23\] " "Net \"sq_val_wire\[23\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[23\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[22\] " "Net \"sq_val_wire\[22\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[22\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[21\] " "Net \"sq_val_wire\[21\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[21\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[20\] " "Net \"sq_val_wire\[20\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[20\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[19\] " "Net \"sq_val_wire\[19\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[19\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[18\] " "Net \"sq_val_wire\[18\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[18\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[17\] " "Net \"sq_val_wire\[17\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[17\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[16\] " "Net \"sq_val_wire\[16\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[16\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[15\] " "Net \"sq_val_wire\[15\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[15\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[14\] " "Net \"sq_val_wire\[14\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[14\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[13\] " "Net \"sq_val_wire\[13\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[13\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[12\] " "Net \"sq_val_wire\[12\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[12\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[11\] " "Net \"sq_val_wire\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[10\] " "Net \"sq_val_wire\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[9\] " "Net \"sq_val_wire\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sq_val_wire\[8\] " "Net \"sq_val_wire\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "sq_val_wire\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[11\] " "Net \"phase_accumulator2\[11\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[11\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[10\] " "Net \"phase_accumulator2\[10\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[10\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[9\] " "Net \"phase_accumulator2\[9\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[9\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[8\] " "Net \"phase_accumulator2\[8\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[8\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[7\] " "Net \"phase_accumulator2\[7\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[7\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[6\] " "Net \"phase_accumulator2\[6\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[6\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[5\] " "Net \"phase_accumulator2\[5\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[5\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[4\] " "Net \"phase_accumulator2\[4\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[4\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[3\] " "Net \"phase_accumulator2\[3\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[3\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[2\] " "Net \"phase_accumulator2\[2\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[2\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[1\] " "Net \"phase_accumulator2\[1\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[1\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "phase_accumulator2\[0\] " "Net \"phase_accumulator2\[0\]\" is missing source, defaulting to GND" {  } { { "dds.v" "phase_accumulator2\[0\]" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571251033869 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1571251033869 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\] " "Synthesized away node \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|config_ram:config_ram_inst|altsyncram:altsyncram_component|altsyncram_fbn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[0\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[1\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[2\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[3\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[4\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[5\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[6\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[7\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_4r81:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4r81.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4r81.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 111 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_4r81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[0\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[1\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[2\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[3\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[4\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[5\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[6\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[7\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[8\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[9\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[10\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[11\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[12\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[13\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[14\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[15\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[16\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[17\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[18\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[19\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[20\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[21\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[22\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[23\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_u291:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u291.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u291.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[0\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[1\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[2\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[3\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[4\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[5\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[6\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[7\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[8\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[9\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[10\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[11\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[12\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[13\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[14\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[15\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[16\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[17\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[18\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[19\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[20\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[21\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[22\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[23\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_jf91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_jf91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_jf91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[0\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[1\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[2\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[3\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[4\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[5\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[6\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_bg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bg91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_bg91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 96 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_bg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[7\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[8\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[9\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[10\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[11\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[12\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[13\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[14\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[15\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[16\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[17\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[18\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[19\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[20\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[21\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[22\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[23\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[24\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[25\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[26\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[27\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[28\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[29\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[30\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\] " "Synthesized away node \"rom:sine_table\|altsyncram:altsyncram_component\|altsyncram_4p91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4p91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_4p91.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251033942 "|dds|rom:sine_table|altsyncram:altsyncram_component|altsyncram_4p91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571251033942 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571251033942 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "dds.v" "Mult0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571251034196 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571251034196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251034238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571251034238 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571251034238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mult_rbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571251034276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251034276 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571251034456 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/SPI_slave/synthesis/submodules/spiphyslave.v" 605 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571251034474 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571251034474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571251034580 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571251034883 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"config_ram:config_ram_inst\|altsyncram:altsyncram_component\|altsyncram_fbn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fbn1.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_fbn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "config_ram.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/config_ram.v" 88 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 124 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251034888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251035008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571251035163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571251035163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571251035238 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571251035238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571251035238 ""} { "Info" "ICUT_CUT_TM_RAMS" "25 " "Implemented 25 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571251035238 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571251035238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571251035238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 280 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 280 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571251035279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 14:37:15 2019 " "Processing ended: Wed Oct 16 14:37:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571251035279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571251035279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571251035279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571251035279 ""}
