#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 18 18:54:08 2023
# Process ID: 26916
# Current directory: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect/rvfpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21272 C:\Users\Rui\Rui\MSc_Dissertation\SoC\RVfpgaInterconnect\rvfpga\rvfpga.xpr
# Log file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect/rvfpga/vivado.log
# Journal file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect/rvfpga\vivado.jou
# Running On: DESKTOP-8UFOBMP, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaInterconnect/rvfpga/rvfpga.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rvfpganexys [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
open_run impl_1
report_utilization -name utilization_1
