cscope 15 $HOME/workspace/Painter               0003665408
	@CORTEX_M4F_STM32F4/FreeRTOSConfig.h

67 #i‚de‡
FREERTOS_CONFIG_H


68 
	#FREERTOS_CONFIG_H


	)

83 #ifde‡
__ICCARM__


84 
	~<°döt.h
>

85 
uöt32_t
 
Sy°emC‹eClock
;

88 
	#c⁄figUSE_PREEMPTION
 1

	)

89 
	#c⁄figUSE_IDLE_HOOK
 0

	)

90 
	#c⁄figUSE_TICK_HOOK
 0

	)

91 
	#c⁄figCPU_CLOCK_HZ
 ( 
Sy°emC‹eClock
 )

	)

92 
	#c⁄figTICK_RATE_HZ
 ( ( 
TickTy≥_t
 ) 1000 )

	)

93 
	#c⁄figMAX_PRIORITIES
 ( 5 )

	)

94 
	#c⁄figMINIMAL_STACK_SIZE
 ( ( Ë130 )

	)

95 
	#c⁄figTOTAL_HEAP_SIZE
 ( ( 
size_t
 ) ( 75 * 1024 ) )

	)

96 
	#c⁄figMAX_TASK_NAME_LEN
 ( 10 )

	)

97 
	#c⁄figUSE_TRACE_FACILITY
 1

	)

98 
	#c⁄figUSE_STATS_FORMATTING_FUNCTIONS
 1

	)

99 
	#c⁄figUSE_16_BIT_TICKS
 0

	)

100 
	#c⁄figIDLE_SHOULD_YIELD
 1

	)

101 
	#c⁄figUSE_MUTEXES
 1

	)

102 
	#c⁄figQUEUE_REGISTRY_SIZE
 8

	)

103 
	#c⁄figCHECK_FOR_STACK_OVERFLOW
 0

	)

104 
	#c⁄figUSE_RECURSIVE_MUTEXES
 1

	)

105 
	#c⁄figUSE_MALLOC_FAILED_HOOK
 0

	)

106 
	#c⁄figUSE_APPLICATION_TASK_TAG
 0

	)

107 
	#c⁄figUSE_COUNTING_SEMAPHORES
 1

	)

108 
	#c⁄figGENERATE_RUN_TIME_STATS
 0

	)

111 
	#c⁄figUSE_CO_ROUTINES
 0

	)

112 
	#c⁄figMAX_CO_ROUTINE_PRIORITIES
 ( 2 )

	)

115 
	#c⁄figUSE_TIMERS
 1

	)

116 
	#c⁄figTIMER_TASK_PRIORITY
 ( 2 )

	)

117 
	#c⁄figTIMER_QUEUE_LENGTH
 10

	)

118 
	#c⁄figTIMER_TASK_STACK_DEPTH
 ( 
c⁄figMINIMAL_STACK_SIZE
 * 2 )

	)

122 
	#INCLUDE_vTaskPri‹ôySë
 1

	)

123 
	#INCLUDE_uxTaskPri‹ôyGë
 1

	)

124 
	#INCLUDE_vTaskDñëe
 1

	)

125 
	#INCLUDE_vTaskCÀ™UpResour˚s
 1

	)

126 
	#INCLUDE_vTaskSu•íd
 1

	)

127 
	#INCLUDE_vTaskDñayU¡û
 1

	)

128 
	#INCLUDE_vTaskDñay
 1

	)

131 #ifde‡
__NVIC_PRIO_BITS


133 
	#c⁄figPRIO_BITS
 
__NVIC_PRIO_BITS


	)

135 
	#c⁄figPRIO_BITS
 4

	)

140 
	#c⁄figLIBRARY_LOWEST_INTERRUPT_PRIORITY
 0xf

	)

146 
	#c⁄figLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 5

	)

150 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 ( 
c⁄figLIBRARY_LOWEST_INTERRUPT_PRIORITY
 << (8 - 
c⁄figPRIO_BITS
Ë)

	)

153 
	#c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ( 
c⁄figLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY
 << (8 - 
c⁄figPRIO_BITS
Ë)

	)

157 
	#c⁄figASSERT
–
x
 ) if––x ) =0 ) { 
	`èskDISABLE_INTERRUPTS
();  ;; ); }

	)

161 
	#vP‹tSVCH™dÀr
 
SVC_H™dÀr


	)

162 
	#xP‹tPídSVH™dÀr
 
PídSV_H™dÀr


	)

163 
	#xP‹tSysTickH™dÀr
 
SysTick_H™dÀr


	)

	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
 (
STM32F40_41xxx
Ë&& !deföed (
STM32F427_437xx
Ë&& !deföed (
STM32F429_439xx
Ë&& !deföed (
STM32F401xx
)

87 #ifde‡
STM32F40XX


88 
	#STM32F40_41xxx


	)

92 #ifde‡
STM32F427X


93 
	#STM32F427_437xx


	)

100 #i‡!
deföed
 (
STM32F40_41xxx
Ë&& !deföed (
STM32F427_437xx
Ë&& !deföed (
STM32F429_439xx
Ë&& !deföed (
STM32F401xx
)

104 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

121 #i‡!
deföed
 (
HSE_VALUE
)

122 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

130 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

131 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

134 #i‡!
deföed
 (
HSI_VALUE
)

135 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

141 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

142 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x03Ë

	)

143 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

144 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

145 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

146 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

147 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

148 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

161 
	#__CM4_REV
 0x0001

	)

162 
	#__MPU_PRESENT
 1

	)

163 
	#__NVIC_PRIO_BITS
 4

	)

164 
	#__Víd‹_SysTickC⁄fig
 0

	)

165 
	#__FPU_PRESENT
 1

	)

171 
	eIRQn


174 
N⁄MaskabÀI¡_IRQn
 = -14,

175 
Mem‹yM™agemít_IRQn
 = -12,

176 
BusFau…_IRQn
 = -11,

177 
UßgeFau…_IRQn
 = -10,

178 
SVCÆl_IRQn
 = -5,

179 
DebugM⁄ô‹_IRQn
 = -4,

180 
PídSV_IRQn
 = -2,

181 
SysTick_IRQn
 = -1,

183 
WWDG_IRQn
 = 0,

184 
PVD_IRQn
 = 1,

185 
TAMP_STAMP_IRQn
 = 2,

186 
RTC_WKUP_IRQn
 = 3,

187 
FLASH_IRQn
 = 4,

188 
RCC_IRQn
 = 5,

189 
EXTI0_IRQn
 = 6,

190 
EXTI1_IRQn
 = 7,

191 
EXTI2_IRQn
 = 8,

192 
EXTI3_IRQn
 = 9,

193 
EXTI4_IRQn
 = 10,

194 
DMA1_Såóm0_IRQn
 = 11,

195 
DMA1_Såóm1_IRQn
 = 12,

196 
DMA1_Såóm2_IRQn
 = 13,

197 
DMA1_Såóm3_IRQn
 = 14,

198 
DMA1_Såóm4_IRQn
 = 15,

199 
DMA1_Såóm5_IRQn
 = 16,

200 
DMA1_Såóm6_IRQn
 = 17,

201 
ADC_IRQn
 = 18,

203 #i‡
deföed
 (
STM32F40_41xxx
)

204 
CAN1_TX_IRQn
 = 19,

205 
CAN1_RX0_IRQn
 = 20,

206 
CAN1_RX1_IRQn
 = 21,

207 
CAN1_SCE_IRQn
 = 22,

208 
EXTI9_5_IRQn
 = 23,

209 
TIM1_BRK_TIM9_IRQn
 = 24,

210 
TIM1_UP_TIM10_IRQn
 = 25,

211 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

212 
TIM1_CC_IRQn
 = 27,

213 
TIM2_IRQn
 = 28,

214 
TIM3_IRQn
 = 29,

215 
TIM4_IRQn
 = 30,

216 
I2C1_EV_IRQn
 = 31,

217 
I2C1_ER_IRQn
 = 32,

218 
I2C2_EV_IRQn
 = 33,

219 
I2C2_ER_IRQn
 = 34,

220 
SPI1_IRQn
 = 35,

221 
SPI2_IRQn
 = 36,

222 
USART1_IRQn
 = 37,

223 
USART2_IRQn
 = 38,

224 
USART3_IRQn
 = 39,

225 
EXTI15_10_IRQn
 = 40,

226 
RTC_Aœrm_IRQn
 = 41,

227 
OTG_FS_WKUP_IRQn
 = 42,

228 
TIM8_BRK_TIM12_IRQn
 = 43,

229 
TIM8_UP_TIM13_IRQn
 = 44,

230 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

231 
TIM8_CC_IRQn
 = 46,

232 
DMA1_Såóm7_IRQn
 = 47,

233 
FSMC_IRQn
 = 48,

234 
SDIO_IRQn
 = 49,

235 
TIM5_IRQn
 = 50,

236 
SPI3_IRQn
 = 51,

237 
UART4_IRQn
 = 52,

238 
UART5_IRQn
 = 53,

239 
TIM6_DAC_IRQn
 = 54,

240 
TIM7_IRQn
 = 55,

241 
DMA2_Såóm0_IRQn
 = 56,

242 
DMA2_Såóm1_IRQn
 = 57,

243 
DMA2_Såóm2_IRQn
 = 58,

244 
DMA2_Såóm3_IRQn
 = 59,

245 
DMA2_Såóm4_IRQn
 = 60,

246 
ETH_IRQn
 = 61,

247 
ETH_WKUP_IRQn
 = 62,

248 
CAN2_TX_IRQn
 = 63,

249 
CAN2_RX0_IRQn
 = 64,

250 
CAN2_RX1_IRQn
 = 65,

251 
CAN2_SCE_IRQn
 = 66,

252 
OTG_FS_IRQn
 = 67,

253 
DMA2_Såóm5_IRQn
 = 68,

254 
DMA2_Såóm6_IRQn
 = 69,

255 
DMA2_Såóm7_IRQn
 = 70,

256 
USART6_IRQn
 = 71,

257 
I2C3_EV_IRQn
 = 72,

258 
I2C3_ER_IRQn
 = 73,

259 
OTG_HS_EP1_OUT_IRQn
 = 74,

260 
OTG_HS_EP1_IN_IRQn
 = 75,

261 
OTG_HS_WKUP_IRQn
 = 76,

262 
OTG_HS_IRQn
 = 77,

263 
DCMI_IRQn
 = 78,

264 
CRYP_IRQn
 = 79,

265 
HASH_RNG_IRQn
 = 80,

266 
FPU_IRQn
 = 81

269 #i‡
deföed
 (
STM32F427_437xx
)

270 
CAN1_TX_IRQn
 = 19,

271 
CAN1_RX0_IRQn
 = 20,

272 
CAN1_RX1_IRQn
 = 21,

273 
CAN1_SCE_IRQn
 = 22,

274 
EXTI9_5_IRQn
 = 23,

275 
TIM1_BRK_TIM9_IRQn
 = 24,

276 
TIM1_UP_TIM10_IRQn
 = 25,

277 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

278 
TIM1_CC_IRQn
 = 27,

279 
TIM2_IRQn
 = 28,

280 
TIM3_IRQn
 = 29,

281 
TIM4_IRQn
 = 30,

282 
I2C1_EV_IRQn
 = 31,

283 
I2C1_ER_IRQn
 = 32,

284 
I2C2_EV_IRQn
 = 33,

285 
I2C2_ER_IRQn
 = 34,

286 
SPI1_IRQn
 = 35,

287 
SPI2_IRQn
 = 36,

288 
USART1_IRQn
 = 37,

289 
USART2_IRQn
 = 38,

290 
USART3_IRQn
 = 39,

291 
EXTI15_10_IRQn
 = 40,

292 
RTC_Aœrm_IRQn
 = 41,

293 
OTG_FS_WKUP_IRQn
 = 42,

294 
TIM8_BRK_TIM12_IRQn
 = 43,

295 
TIM8_UP_TIM13_IRQn
 = 44,

296 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

297 
TIM8_CC_IRQn
 = 46,

298 
DMA1_Såóm7_IRQn
 = 47,

299 
FMC_IRQn
 = 48,

300 
SDIO_IRQn
 = 49,

301 
TIM5_IRQn
 = 50,

302 
SPI3_IRQn
 = 51,

303 
UART4_IRQn
 = 52,

304 
UART5_IRQn
 = 53,

305 
TIM6_DAC_IRQn
 = 54,

306 
TIM7_IRQn
 = 55,

307 
DMA2_Såóm0_IRQn
 = 56,

308 
DMA2_Såóm1_IRQn
 = 57,

309 
DMA2_Såóm2_IRQn
 = 58,

310 
DMA2_Såóm3_IRQn
 = 59,

311 
DMA2_Såóm4_IRQn
 = 60,

312 
ETH_IRQn
 = 61,

313 
ETH_WKUP_IRQn
 = 62,

314 
CAN2_TX_IRQn
 = 63,

315 
CAN2_RX0_IRQn
 = 64,

316 
CAN2_RX1_IRQn
 = 65,

317 
CAN2_SCE_IRQn
 = 66,

318 
OTG_FS_IRQn
 = 67,

319 
DMA2_Såóm5_IRQn
 = 68,

320 
DMA2_Såóm6_IRQn
 = 69,

321 
DMA2_Såóm7_IRQn
 = 70,

322 
USART6_IRQn
 = 71,

323 
I2C3_EV_IRQn
 = 72,

324 
I2C3_ER_IRQn
 = 73,

325 
OTG_HS_EP1_OUT_IRQn
 = 74,

326 
OTG_HS_EP1_IN_IRQn
 = 75,

327 
OTG_HS_WKUP_IRQn
 = 76,

328 
OTG_HS_IRQn
 = 77,

329 
DCMI_IRQn
 = 78,

330 
CRYP_IRQn
 = 79,

331 
HASH_RNG_IRQn
 = 80,

332 
FPU_IRQn
 = 81,

333 
UART7_IRQn
 = 82,

334 
UART8_IRQn
 = 83,

335 
SPI4_IRQn
 = 84,

336 
SPI5_IRQn
 = 85,

337 
SPI6_IRQn
 = 86,

338 
SAI1_IRQn
 = 87,

339 
DMA2D_IRQn
 = 90

342 #i‡
deföed
 (
STM32F429_439xx
)

343 
CAN1_TX_IRQn
 = 19,

344 
CAN1_RX0_IRQn
 = 20,

345 
CAN1_RX1_IRQn
 = 21,

346 
CAN1_SCE_IRQn
 = 22,

347 
EXTI9_5_IRQn
 = 23,

348 
TIM1_BRK_TIM9_IRQn
 = 24,

349 
TIM1_UP_TIM10_IRQn
 = 25,

350 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

351 
TIM1_CC_IRQn
 = 27,

352 
TIM2_IRQn
 = 28,

353 
TIM3_IRQn
 = 29,

354 
TIM4_IRQn
 = 30,

355 
I2C1_EV_IRQn
 = 31,

356 
I2C1_ER_IRQn
 = 32,

357 
I2C2_EV_IRQn
 = 33,

358 
I2C2_ER_IRQn
 = 34,

359 
SPI1_IRQn
 = 35,

360 
SPI2_IRQn
 = 36,

361 
USART1_IRQn
 = 37,

362 
USART2_IRQn
 = 38,

363 
USART3_IRQn
 = 39,

364 
EXTI15_10_IRQn
 = 40,

365 
RTC_Aœrm_IRQn
 = 41,

366 
OTG_FS_WKUP_IRQn
 = 42,

367 
TIM8_BRK_TIM12_IRQn
 = 43,

368 
TIM8_UP_TIM13_IRQn
 = 44,

369 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

370 
TIM8_CC_IRQn
 = 46,

371 
DMA1_Såóm7_IRQn
 = 47,

372 
FMC_IRQn
 = 48,

373 
SDIO_IRQn
 = 49,

374 
TIM5_IRQn
 = 50,

375 
SPI3_IRQn
 = 51,

376 
UART4_IRQn
 = 52,

377 
UART5_IRQn
 = 53,

378 
TIM6_DAC_IRQn
 = 54,

379 
TIM7_IRQn
 = 55,

380 
DMA2_Såóm0_IRQn
 = 56,

381 
DMA2_Såóm1_IRQn
 = 57,

382 
DMA2_Såóm2_IRQn
 = 58,

383 
DMA2_Såóm3_IRQn
 = 59,

384 
DMA2_Såóm4_IRQn
 = 60,

385 
ETH_IRQn
 = 61,

386 
ETH_WKUP_IRQn
 = 62,

387 
CAN2_TX_IRQn
 = 63,

388 
CAN2_RX0_IRQn
 = 64,

389 
CAN2_RX1_IRQn
 = 65,

390 
CAN2_SCE_IRQn
 = 66,

391 
OTG_FS_IRQn
 = 67,

392 
DMA2_Såóm5_IRQn
 = 68,

393 
DMA2_Såóm6_IRQn
 = 69,

394 
DMA2_Såóm7_IRQn
 = 70,

395 
USART6_IRQn
 = 71,

396 
I2C3_EV_IRQn
 = 72,

397 
I2C3_ER_IRQn
 = 73,

398 
OTG_HS_EP1_OUT_IRQn
 = 74,

399 
OTG_HS_EP1_IN_IRQn
 = 75,

400 
OTG_HS_WKUP_IRQn
 = 76,

401 
OTG_HS_IRQn
 = 77,

402 
DCMI_IRQn
 = 78,

403 
CRYP_IRQn
 = 79,

404 
HASH_RNG_IRQn
 = 80,

405 
FPU_IRQn
 = 81,

406 
UART7_IRQn
 = 82,

407 
UART8_IRQn
 = 83,

408 
SPI4_IRQn
 = 84,

409 
SPI5_IRQn
 = 85,

410 
SPI6_IRQn
 = 86,

411 
SAI1_IRQn
 = 87,

412 
LTDC_IRQn
 = 88,

413 
LTDC_ER_IRQn
 = 89,

414 
DMA2D_IRQn
 = 90

417 #i‡
deföed
 (
STM32F401xx
)

418 
EXTI9_5_IRQn
 = 23,

419 
TIM1_BRK_TIM9_IRQn
 = 24,

420 
TIM1_UP_TIM10_IRQn
 = 25,

421 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

422 
TIM1_CC_IRQn
 = 27,

423 
TIM2_IRQn
 = 28,

424 
TIM3_IRQn
 = 29,

425 
TIM4_IRQn
 = 30,

426 
I2C1_EV_IRQn
 = 31,

427 
I2C1_ER_IRQn
 = 32,

428 
I2C2_EV_IRQn
 = 33,

429 
I2C2_ER_IRQn
 = 34,

430 
SPI1_IRQn
 = 35,

431 
SPI2_IRQn
 = 36,

432 
USART1_IRQn
 = 37,

433 
USART2_IRQn
 = 38,

434 
EXTI15_10_IRQn
 = 40,

435 
RTC_Aœrm_IRQn
 = 41,

436 
OTG_FS_WKUP_IRQn
 = 42,

437 
DMA1_Såóm7_IRQn
 = 47,

438 
SDIO_IRQn
 = 49,

439 
TIM5_IRQn
 = 50,

440 
SPI3_IRQn
 = 51,

441 
DMA2_Såóm0_IRQn
 = 56,

442 
DMA2_Såóm1_IRQn
 = 57,

443 
DMA2_Såóm2_IRQn
 = 58,

444 
DMA2_Såóm3_IRQn
 = 59,

445 
DMA2_Såóm4_IRQn
 = 60,

446 
OTG_FS_IRQn
 = 67,

447 
DMA2_Såóm5_IRQn
 = 68,

448 
DMA2_Såóm6_IRQn
 = 69,

449 
DMA2_Såóm7_IRQn
 = 70,

450 
USART6_IRQn
 = 71,

451 
I2C3_EV_IRQn
 = 72,

452 
I2C3_ER_IRQn
 = 73,

453 
FPU_IRQn
 = 81,

454 
SPI4_IRQn
 = 84

457 } 
	tIRQn_Ty≥
;

463 
	~"c‹e_cm4.h
"

464 
	~"sy°em_°m32f4xx.h
"

465 
	~<°döt.h
>

471 
öt32_t
 
	ts32
;

472 
öt16_t
 
	ts16
;

473 
öt8_t
 
	ts8
;

475 c⁄° 
	töt32_t
 
	tsc32
;

476 c⁄° 
	töt16_t
 
	tsc16
;

477 c⁄° 
	töt8_t
 
	tsc8
;

479 
__IO
 
	töt32_t
 
	tvs32
;

480 
__IO
 
	töt16_t
 
	tvs16
;

481 
__IO
 
	töt8_t
 
	tvs8
;

483 
__I
 
	töt32_t
 
	tvsc32
;

484 
__I
 
	töt16_t
 
	tvsc16
;

485 
__I
 
	töt8_t
 
	tvsc8
;

487 
uöt32_t
 
	tu32
;

488 
uöt16_t
 
	tu16
;

489 
uöt8_t
 
	tu8
;

491 c⁄° 
	tuöt32_t
 
	tuc32
;

492 c⁄° 
	tuöt16_t
 
	tuc16
;

493 c⁄° 
	tuöt8_t
 
	tuc8
;

495 
__IO
 
	tuöt32_t
 
	tvu32
;

496 
__IO
 
	tuöt16_t
 
	tvu16
;

497 
__IO
 
	tuöt8_t
 
	tvu8
;

499 
__I
 
	tuöt32_t
 
	tvuc32
;

500 
__I
 
	tuöt16_t
 
	tvuc16
;

501 
__I
 
	tuöt8_t
 
	tvuc8
;

503 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

505 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

506 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

508 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

524 
__IO
 
uöt32_t
 
SR
;

525 
__IO
 
uöt32_t
 
CR1
;

526 
__IO
 
uöt32_t
 
CR2
;

527 
__IO
 
uöt32_t
 
SMPR1
;

528 
__IO
 
uöt32_t
 
SMPR2
;

529 
__IO
 
uöt32_t
 
JOFR1
;

530 
__IO
 
uöt32_t
 
JOFR2
;

531 
__IO
 
uöt32_t
 
JOFR3
;

532 
__IO
 
uöt32_t
 
JOFR4
;

533 
__IO
 
uöt32_t
 
HTR
;

534 
__IO
 
uöt32_t
 
LTR
;

535 
__IO
 
uöt32_t
 
SQR1
;

536 
__IO
 
uöt32_t
 
SQR2
;

537 
__IO
 
uöt32_t
 
SQR3
;

538 
__IO
 
uöt32_t
 
JSQR
;

539 
__IO
 
uöt32_t
 
JDR1
;

540 
__IO
 
uöt32_t
 
JDR2
;

541 
__IO
 
uöt32_t
 
JDR3
;

542 
__IO
 
uöt32_t
 
JDR4
;

543 
__IO
 
uöt32_t
 
DR
;

544 } 
	tADC_Ty≥Def
;

548 
__IO
 
uöt32_t
 
CSR
;

549 
__IO
 
uöt32_t
 
CCR
;

550 
__IO
 
uöt32_t
 
CDR
;

552 } 
	tADC_Comm⁄_Ty≥Def
;

561 
__IO
 
uöt32_t
 
TIR
;

562 
__IO
 
uöt32_t
 
TDTR
;

563 
__IO
 
uöt32_t
 
TDLR
;

564 
__IO
 
uöt32_t
 
TDHR
;

565 } 
	tCAN_TxMaûBox_Ty≥Def
;

573 
__IO
 
uöt32_t
 
RIR
;

574 
__IO
 
uöt32_t
 
RDTR
;

575 
__IO
 
uöt32_t
 
RDLR
;

576 
__IO
 
uöt32_t
 
RDHR
;

577 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

585 
__IO
 
uöt32_t
 
FR1
;

586 
__IO
 
uöt32_t
 
FR2
;

587 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

595 
__IO
 
uöt32_t
 
MCR
;

596 
__IO
 
uöt32_t
 
MSR
;

597 
__IO
 
uöt32_t
 
TSR
;

598 
__IO
 
uöt32_t
 
RF0R
;

599 
__IO
 
uöt32_t
 
RF1R
;

600 
__IO
 
uöt32_t
 
IER
;

601 
__IO
 
uöt32_t
 
ESR
;

602 
__IO
 
uöt32_t
 
BTR
;

603 
uöt32_t
 
RESERVED0
[88];

604 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

605 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

606 
uöt32_t
 
RESERVED1
[12];

607 
__IO
 
uöt32_t
 
FMR
;

608 
__IO
 
uöt32_t
 
FM1R
;

609 
uöt32_t
 
RESERVED2
;

610 
__IO
 
uöt32_t
 
FS1R
;

611 
uöt32_t
 
RESERVED3
;

612 
__IO
 
uöt32_t
 
FFA1R
;

613 
uöt32_t
 
RESERVED4
;

614 
__IO
 
uöt32_t
 
FA1R
;

615 
uöt32_t
 
RESERVED5
[8];

616 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

617 } 
	tCAN_Ty≥Def
;

625 
__IO
 
uöt32_t
 
DR
;

626 
__IO
 
uöt8_t
 
IDR
;

627 
uöt8_t
 
RESERVED0
;

628 
uöt16_t
 
RESERVED1
;

629 
__IO
 
uöt32_t
 
CR
;

630 } 
	tCRC_Ty≥Def
;

638 
__IO
 
uöt32_t
 
CR
;

639 
__IO
 
uöt32_t
 
SWTRIGR
;

640 
__IO
 
uöt32_t
 
DHR12R1
;

641 
__IO
 
uöt32_t
 
DHR12L1
;

642 
__IO
 
uöt32_t
 
DHR8R1
;

643 
__IO
 
uöt32_t
 
DHR12R2
;

644 
__IO
 
uöt32_t
 
DHR12L2
;

645 
__IO
 
uöt32_t
 
DHR8R2
;

646 
__IO
 
uöt32_t
 
DHR12RD
;

647 
__IO
 
uöt32_t
 
DHR12LD
;

648 
__IO
 
uöt32_t
 
DHR8RD
;

649 
__IO
 
uöt32_t
 
DOR1
;

650 
__IO
 
uöt32_t
 
DOR2
;

651 
__IO
 
uöt32_t
 
SR
;

652 } 
	tDAC_Ty≥Def
;

660 
__IO
 
uöt32_t
 
IDCODE
;

661 
__IO
 
uöt32_t
 
CR
;

662 
__IO
 
uöt32_t
 
APB1FZ
;

663 
__IO
 
uöt32_t
 
APB2FZ
;

664 }
	tDBGMCU_Ty≥Def
;

672 
__IO
 
uöt32_t
 
CR
;

673 
__IO
 
uöt32_t
 
SR
;

674 
__IO
 
uöt32_t
 
RISR
;

675 
__IO
 
uöt32_t
 
IER
;

676 
__IO
 
uöt32_t
 
MISR
;

677 
__IO
 
uöt32_t
 
ICR
;

678 
__IO
 
uöt32_t
 
ESCR
;

679 
__IO
 
uöt32_t
 
ESUR
;

680 
__IO
 
uöt32_t
 
CWSTRTR
;

681 
__IO
 
uöt32_t
 
CWSIZER
;

682 
__IO
 
uöt32_t
 
DR
;

683 } 
	tDCMI_Ty≥Def
;

691 
__IO
 
uöt32_t
 
CR
;

692 
__IO
 
uöt32_t
 
NDTR
;

693 
__IO
 
uöt32_t
 
PAR
;

694 
__IO
 
uöt32_t
 
M0AR
;

695 
__IO
 
uöt32_t
 
M1AR
;

696 
__IO
 
uöt32_t
 
FCR
;

697 } 
	tDMA_Såóm_Ty≥Def
;

701 
__IO
 
uöt32_t
 
LISR
;

702 
__IO
 
uöt32_t
 
HISR
;

703 
__IO
 
uöt32_t
 
LIFCR
;

704 
__IO
 
uöt32_t
 
HIFCR
;

705 } 
	tDMA_Ty≥Def
;

713 
__IO
 
uöt32_t
 
CR
;

714 
__IO
 
uöt32_t
 
ISR
;

715 
__IO
 
uöt32_t
 
IFCR
;

716 
__IO
 
uöt32_t
 
FGMAR
;

717 
__IO
 
uöt32_t
 
FGOR
;

718 
__IO
 
uöt32_t
 
BGMAR
;

719 
__IO
 
uöt32_t
 
BGOR
;

720 
__IO
 
uöt32_t
 
FGPFCCR
;

721 
__IO
 
uöt32_t
 
FGCOLR
;

722 
__IO
 
uöt32_t
 
BGPFCCR
;

723 
__IO
 
uöt32_t
 
BGCOLR
;

724 
__IO
 
uöt32_t
 
FGCMAR
;

725 
__IO
 
uöt32_t
 
BGCMAR
;

726 
__IO
 
uöt32_t
 
OPFCCR
;

727 
__IO
 
uöt32_t
 
OCOLR
;

728 
__IO
 
uöt32_t
 
OMAR
;

729 
__IO
 
uöt32_t
 
OOR
;

730 
__IO
 
uöt32_t
 
NLR
;

731 
__IO
 
uöt32_t
 
LWR
;

732 
__IO
 
uöt32_t
 
AMTCR
;

733 
uöt32_t
 
RESERVED
[236];

734 
__IO
 
uöt32_t
 
FGCLUT
[256];

735 
__IO
 
uöt32_t
 
BGCLUT
[256];

736 } 
	tDMA2D_Ty≥Def
;

744 
__IO
 
uöt32_t
 
MACCR
;

745 
__IO
 
uöt32_t
 
MACFFR
;

746 
__IO
 
uöt32_t
 
MACHTHR
;

747 
__IO
 
uöt32_t
 
MACHTLR
;

748 
__IO
 
uöt32_t
 
MACMIIAR
;

749 
__IO
 
uöt32_t
 
MACMIIDR
;

750 
__IO
 
uöt32_t
 
MACFCR
;

751 
__IO
 
uöt32_t
 
MACVLANTR
;

752 
uöt32_t
 
RESERVED0
[2];

753 
__IO
 
uöt32_t
 
MACRWUFFR
;

754 
__IO
 
uöt32_t
 
MACPMTCSR
;

755 
uöt32_t
 
RESERVED1
[2];

756 
__IO
 
uöt32_t
 
MACSR
;

757 
__IO
 
uöt32_t
 
MACIMR
;

758 
__IO
 
uöt32_t
 
MACA0HR
;

759 
__IO
 
uöt32_t
 
MACA0LR
;

760 
__IO
 
uöt32_t
 
MACA1HR
;

761 
__IO
 
uöt32_t
 
MACA1LR
;

762 
__IO
 
uöt32_t
 
MACA2HR
;

763 
__IO
 
uöt32_t
 
MACA2LR
;

764 
__IO
 
uöt32_t
 
MACA3HR
;

765 
__IO
 
uöt32_t
 
MACA3LR
;

766 
uöt32_t
 
RESERVED2
[40];

767 
__IO
 
uöt32_t
 
MMCCR
;

768 
__IO
 
uöt32_t
 
MMCRIR
;

769 
__IO
 
uöt32_t
 
MMCTIR
;

770 
__IO
 
uöt32_t
 
MMCRIMR
;

771 
__IO
 
uöt32_t
 
MMCTIMR
;

772 
uöt32_t
 
RESERVED3
[14];

773 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

774 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

775 
uöt32_t
 
RESERVED4
[5];

776 
__IO
 
uöt32_t
 
MMCTGFCR
;

777 
uöt32_t
 
RESERVED5
[10];

778 
__IO
 
uöt32_t
 
MMCRFCECR
;

779 
__IO
 
uöt32_t
 
MMCRFAECR
;

780 
uöt32_t
 
RESERVED6
[10];

781 
__IO
 
uöt32_t
 
MMCRGUFCR
;

782 
uöt32_t
 
RESERVED7
[334];

783 
__IO
 
uöt32_t
 
PTPTSCR
;

784 
__IO
 
uöt32_t
 
PTPSSIR
;

785 
__IO
 
uöt32_t
 
PTPTSHR
;

786 
__IO
 
uöt32_t
 
PTPTSLR
;

787 
__IO
 
uöt32_t
 
PTPTSHUR
;

788 
__IO
 
uöt32_t
 
PTPTSLUR
;

789 
__IO
 
uöt32_t
 
PTPTSAR
;

790 
__IO
 
uöt32_t
 
PTPTTHR
;

791 
__IO
 
uöt32_t
 
PTPTTLR
;

792 
__IO
 
uöt32_t
 
RESERVED8
;

793 
__IO
 
uöt32_t
 
PTPTSSR
;

794 
uöt32_t
 
RESERVED9
[565];

795 
__IO
 
uöt32_t
 
DMABMR
;

796 
__IO
 
uöt32_t
 
DMATPDR
;

797 
__IO
 
uöt32_t
 
DMARPDR
;

798 
__IO
 
uöt32_t
 
DMARDLAR
;

799 
__IO
 
uöt32_t
 
DMATDLAR
;

800 
__IO
 
uöt32_t
 
DMASR
;

801 
__IO
 
uöt32_t
 
DMAOMR
;

802 
__IO
 
uöt32_t
 
DMAIER
;

803 
__IO
 
uöt32_t
 
DMAMFBOCR
;

804 
__IO
 
uöt32_t
 
DMARSWTR
;

805 
uöt32_t
 
RESERVED10
[8];

806 
__IO
 
uöt32_t
 
DMACHTDR
;

807 
__IO
 
uöt32_t
 
DMACHRDR
;

808 
__IO
 
uöt32_t
 
DMACHTBAR
;

809 
__IO
 
uöt32_t
 
DMACHRBAR
;

810 } 
	tETH_Ty≥Def
;

818 
__IO
 
uöt32_t
 
IMR
;

819 
__IO
 
uöt32_t
 
EMR
;

820 
__IO
 
uöt32_t
 
RTSR
;

821 
__IO
 
uöt32_t
 
FTSR
;

822 
__IO
 
uöt32_t
 
SWIER
;

823 
__IO
 
uöt32_t
 
PR
;

824 } 
	tEXTI_Ty≥Def
;

832 
__IO
 
uöt32_t
 
ACR
;

833 
__IO
 
uöt32_t
 
KEYR
;

834 
__IO
 
uöt32_t
 
OPTKEYR
;

835 
__IO
 
uöt32_t
 
SR
;

836 
__IO
 
uöt32_t
 
CR
;

837 
__IO
 
uöt32_t
 
OPTCR
;

838 
__IO
 
uöt32_t
 
OPTCR1
;

839 } 
	tFLASH_Ty≥Def
;

841 #i‡
deföed
 (
STM32F40_41xxx
)

848 
__IO
 
uöt32_t
 
BTCR
[8];

849 } 
	tFSMC_B™k1_Ty≥Def
;

857 
__IO
 
uöt32_t
 
BWTR
[7];

858 } 
	tFSMC_B™k1E_Ty≥Def
;

866 
__IO
 
uöt32_t
 
PCR2
;

867 
__IO
 
uöt32_t
 
SR2
;

868 
__IO
 
uöt32_t
 
PMEM2
;

869 
__IO
 
uöt32_t
 
PATT2
;

870 
uöt32_t
 
RESERVED0
;

871 
__IO
 
uöt32_t
 
ECCR2
;

872 } 
	tFSMC_B™k2_Ty≥Def
;

880 
__IO
 
uöt32_t
 
PCR3
;

881 
__IO
 
uöt32_t
 
SR3
;

882 
__IO
 
uöt32_t
 
PMEM3
;

883 
__IO
 
uöt32_t
 
PATT3
;

884 
uöt32_t
 
RESERVED0
;

885 
__IO
 
uöt32_t
 
ECCR3
;

886 } 
	tFSMC_B™k3_Ty≥Def
;

894 
__IO
 
uöt32_t
 
PCR4
;

895 
__IO
 
uöt32_t
 
SR4
;

896 
__IO
 
uöt32_t
 
PMEM4
;

897 
__IO
 
uöt32_t
 
PATT4
;

898 
__IO
 
uöt32_t
 
PIO4
;

899 } 
	tFSMC_B™k4_Ty≥Def
;

902 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

909 
__IO
 
uöt32_t
 
BTCR
[8];

910 } 
	tFMC_B™k1_Ty≥Def
;

918 
__IO
 
uöt32_t
 
BWTR
[7];

919 } 
	tFMC_B™k1E_Ty≥Def
;

927 
__IO
 
uöt32_t
 
PCR2
;

928 
__IO
 
uöt32_t
 
SR2
;

929 
__IO
 
uöt32_t
 
PMEM2
;

930 
__IO
 
uöt32_t
 
PATT2
;

931 
uöt32_t
 
RESERVED0
;

932 
__IO
 
uöt32_t
 
ECCR2
;

933 } 
	tFMC_B™k2_Ty≥Def
;

941 
__IO
 
uöt32_t
 
PCR3
;

942 
__IO
 
uöt32_t
 
SR3
;

943 
__IO
 
uöt32_t
 
PMEM3
;

944 
__IO
 
uöt32_t
 
PATT3
;

945 
uöt32_t
 
RESERVED0
;

946 
__IO
 
uöt32_t
 
ECCR3
;

947 } 
	tFMC_B™k3_Ty≥Def
;

955 
__IO
 
uöt32_t
 
PCR4
;

956 
__IO
 
uöt32_t
 
SR4
;

957 
__IO
 
uöt32_t
 
PMEM4
;

958 
__IO
 
uöt32_t
 
PATT4
;

959 
__IO
 
uöt32_t
 
PIO4
;

960 } 
	tFMC_B™k4_Ty≥Def
;

968 
__IO
 
uöt32_t
 
SDCR
[2];

969 
__IO
 
uöt32_t
 
SDTR
[2];

970 
__IO
 
uöt32_t
 
SDCMR
;

971 
__IO
 
uöt32_t
 
SDRTR
;

972 
__IO
 
uöt32_t
 
SDSR
;

973 } 
	tFMC_B™k5_6_Ty≥Def
;

982 
__IO
 
uöt32_t
 
MODER
;

983 
__IO
 
uöt32_t
 
OTYPER
;

984 
__IO
 
uöt32_t
 
OSPEEDR
;

985 
__IO
 
uöt32_t
 
PUPDR
;

986 
__IO
 
uöt32_t
 
IDR
;

987 
__IO
 
uöt32_t
 
ODR
;

988 
__IO
 
uöt16_t
 
BSRRL
;

989 
__IO
 
uöt16_t
 
BSRRH
;

990 
__IO
 
uöt32_t
 
LCKR
;

991 
__IO
 
uöt32_t
 
AFR
[2];

992 } 
	tGPIO_Ty≥Def
;

1000 
__IO
 
uöt32_t
 
MEMRMP
;

1001 
__IO
 
uöt32_t
 
PMC
;

1002 
__IO
 
uöt32_t
 
EXTICR
[4];

1003 
uöt32_t
 
RESERVED
[2];

1004 
__IO
 
uöt32_t
 
CMPCR
;

1005 } 
	tSYSCFG_Ty≥Def
;

1013 
__IO
 
uöt16_t
 
CR1
;

1014 
uöt16_t
 
RESERVED0
;

1015 
__IO
 
uöt16_t
 
CR2
;

1016 
uöt16_t
 
RESERVED1
;

1017 
__IO
 
uöt16_t
 
OAR1
;

1018 
uöt16_t
 
RESERVED2
;

1019 
__IO
 
uöt16_t
 
OAR2
;

1020 
uöt16_t
 
RESERVED3
;

1021 
__IO
 
uöt16_t
 
DR
;

1022 
uöt16_t
 
RESERVED4
;

1023 
__IO
 
uöt16_t
 
SR1
;

1024 
uöt16_t
 
RESERVED5
;

1025 
__IO
 
uöt16_t
 
SR2
;

1026 
uöt16_t
 
RESERVED6
;

1027 
__IO
 
uöt16_t
 
CCR
;

1028 
uöt16_t
 
RESERVED7
;

1029 
__IO
 
uöt16_t
 
TRISE
;

1030 
uöt16_t
 
RESERVED8
;

1031 
__IO
 
uöt16_t
 
FLTR
;

1032 
uöt16_t
 
RESERVED9
;

1033 } 
	tI2C_Ty≥Def
;

1041 
__IO
 
uöt32_t
 
KR
;

1042 
__IO
 
uöt32_t
 
PR
;

1043 
__IO
 
uöt32_t
 
RLR
;

1044 
__IO
 
uöt32_t
 
SR
;

1045 } 
	tIWDG_Ty≥Def
;

1053 
uöt32_t
 
RESERVED0
[2];

1054 
__IO
 
uöt32_t
 
SSCR
;

1055 
__IO
 
uöt32_t
 
BPCR
;

1056 
__IO
 
uöt32_t
 
AWCR
;

1057 
__IO
 
uöt32_t
 
TWCR
;

1058 
__IO
 
uöt32_t
 
GCR
;

1059 
uöt32_t
 
RESERVED1
[2];

1060 
__IO
 
uöt32_t
 
SRCR
;

1061 
uöt32_t
 
RESERVED2
[1];

1062 
__IO
 
uöt32_t
 
BCCR
;

1063 
uöt32_t
 
RESERVED3
[1];

1064 
__IO
 
uöt32_t
 
IER
;

1065 
__IO
 
uöt32_t
 
ISR
;

1066 
__IO
 
uöt32_t
 
ICR
;

1067 
__IO
 
uöt32_t
 
LIPCR
;

1068 
__IO
 
uöt32_t
 
CPSR
;

1069 
__IO
 
uöt32_t
 
CDSR
;

1070 } 
	tLTDC_Ty≥Def
;

1078 
__IO
 
uöt32_t
 
CR
;

1079 
__IO
 
uöt32_t
 
WHPCR
;

1080 
__IO
 
uöt32_t
 
WVPCR
;

1081 
__IO
 
uöt32_t
 
CKCR
;

1082 
__IO
 
uöt32_t
 
PFCR
;

1083 
__IO
 
uöt32_t
 
CACR
;

1084 
__IO
 
uöt32_t
 
DCCR
;

1085 
__IO
 
uöt32_t
 
BFCR
;

1086 
uöt32_t
 
RESERVED0
[2];

1087 
__IO
 
uöt32_t
 
CFBAR
;

1088 
__IO
 
uöt32_t
 
CFBLR
;

1089 
__IO
 
uöt32_t
 
CFBLNR
;

1090 
uöt32_t
 
RESERVED1
[3];

1091 
__IO
 
uöt32_t
 
CLUTWR
;

1093 } 
	tLTDC_Layî_Ty≥Def
;

1101 
__IO
 
uöt32_t
 
CR
;

1102 
__IO
 
uöt32_t
 
CSR
;

1103 } 
	tPWR_Ty≥Def
;

1111 
__IO
 
uöt32_t
 
CR
;

1112 
__IO
 
uöt32_t
 
PLLCFGR
;

1113 
__IO
 
uöt32_t
 
CFGR
;

1114 
__IO
 
uöt32_t
 
CIR
;

1115 
__IO
 
uöt32_t
 
AHB1RSTR
;

1116 
__IO
 
uöt32_t
 
AHB2RSTR
;

1117 
__IO
 
uöt32_t
 
AHB3RSTR
;

1118 
uöt32_t
 
RESERVED0
;

1119 
__IO
 
uöt32_t
 
APB1RSTR
;

1120 
__IO
 
uöt32_t
 
APB2RSTR
;

1121 
uöt32_t
 
RESERVED1
[2];

1122 
__IO
 
uöt32_t
 
AHB1ENR
;

1123 
__IO
 
uöt32_t
 
AHB2ENR
;

1124 
__IO
 
uöt32_t
 
AHB3ENR
;

1125 
uöt32_t
 
RESERVED2
;

1126 
__IO
 
uöt32_t
 
APB1ENR
;

1127 
__IO
 
uöt32_t
 
APB2ENR
;

1128 
uöt32_t
 
RESERVED3
[2];

1129 
__IO
 
uöt32_t
 
AHB1LPENR
;

1130 
__IO
 
uöt32_t
 
AHB2LPENR
;

1131 
__IO
 
uöt32_t
 
AHB3LPENR
;

1132 
uöt32_t
 
RESERVED4
;

1133 
__IO
 
uöt32_t
 
APB1LPENR
;

1134 
__IO
 
uöt32_t
 
APB2LPENR
;

1135 
uöt32_t
 
RESERVED5
[2];

1136 
__IO
 
uöt32_t
 
BDCR
;

1137 
__IO
 
uöt32_t
 
CSR
;

1138 
uöt32_t
 
RESERVED6
[2];

1139 
__IO
 
uöt32_t
 
SSCGR
;

1140 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1141 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1142 
__IO
 
uöt32_t
 
DCKCFGR
;

1144 } 
	tRCC_Ty≥Def
;

1152 
__IO
 
uöt32_t
 
TR
;

1153 
__IO
 
uöt32_t
 
DR
;

1154 
__IO
 
uöt32_t
 
CR
;

1155 
__IO
 
uöt32_t
 
ISR
;

1156 
__IO
 
uöt32_t
 
PRER
;

1157 
__IO
 
uöt32_t
 
WUTR
;

1158 
__IO
 
uöt32_t
 
CALIBR
;

1159 
__IO
 
uöt32_t
 
ALRMAR
;

1160 
__IO
 
uöt32_t
 
ALRMBR
;

1161 
__IO
 
uöt32_t
 
WPR
;

1162 
__IO
 
uöt32_t
 
SSR
;

1163 
__IO
 
uöt32_t
 
SHIFTR
;

1164 
__IO
 
uöt32_t
 
TSTR
;

1165 
__IO
 
uöt32_t
 
TSDR
;

1166 
__IO
 
uöt32_t
 
TSSSR
;

1167 
__IO
 
uöt32_t
 
CALR
;

1168 
__IO
 
uöt32_t
 
TAFCR
;

1169 
__IO
 
uöt32_t
 
ALRMASSR
;

1170 
__IO
 
uöt32_t
 
ALRMBSSR
;

1171 
uöt32_t
 
RESERVED7
;

1172 
__IO
 
uöt32_t
 
BKP0R
;

1173 
__IO
 
uöt32_t
 
BKP1R
;

1174 
__IO
 
uöt32_t
 
BKP2R
;

1175 
__IO
 
uöt32_t
 
BKP3R
;

1176 
__IO
 
uöt32_t
 
BKP4R
;

1177 
__IO
 
uöt32_t
 
BKP5R
;

1178 
__IO
 
uöt32_t
 
BKP6R
;

1179 
__IO
 
uöt32_t
 
BKP7R
;

1180 
__IO
 
uöt32_t
 
BKP8R
;

1181 
__IO
 
uöt32_t
 
BKP9R
;

1182 
__IO
 
uöt32_t
 
BKP10R
;

1183 
__IO
 
uöt32_t
 
BKP11R
;

1184 
__IO
 
uöt32_t
 
BKP12R
;

1185 
__IO
 
uöt32_t
 
BKP13R
;

1186 
__IO
 
uöt32_t
 
BKP14R
;

1187 
__IO
 
uöt32_t
 
BKP15R
;

1188 
__IO
 
uöt32_t
 
BKP16R
;

1189 
__IO
 
uöt32_t
 
BKP17R
;

1190 
__IO
 
uöt32_t
 
BKP18R
;

1191 
__IO
 
uöt32_t
 
BKP19R
;

1192 } 
	tRTC_Ty≥Def
;

1201 
__IO
 
uöt32_t
 
GCR
;

1202 } 
	tSAI_Ty≥Def
;

1206 
__IO
 
uöt32_t
 
CR1
;

1207 
__IO
 
uöt32_t
 
CR2
;

1208 
__IO
 
uöt32_t
 
FRCR
;

1209 
__IO
 
uöt32_t
 
SLOTR
;

1210 
__IO
 
uöt32_t
 
IMR
;

1211 
__IO
 
uöt32_t
 
SR
;

1212 
__IO
 
uöt32_t
 
CLRFR
;

1213 
__IO
 
uöt32_t
 
DR
;

1214 } 
	tSAI_Block_Ty≥Def
;

1222 
__IO
 
uöt32_t
 
POWER
;

1223 
__IO
 
uöt32_t
 
CLKCR
;

1224 
__IO
 
uöt32_t
 
ARG
;

1225 
__IO
 
uöt32_t
 
CMD
;

1226 
__I
 
uöt32_t
 
RESPCMD
;

1227 
__I
 
uöt32_t
 
RESP1
;

1228 
__I
 
uöt32_t
 
RESP2
;

1229 
__I
 
uöt32_t
 
RESP3
;

1230 
__I
 
uöt32_t
 
RESP4
;

1231 
__IO
 
uöt32_t
 
DTIMER
;

1232 
__IO
 
uöt32_t
 
DLEN
;

1233 
__IO
 
uöt32_t
 
DCTRL
;

1234 
__I
 
uöt32_t
 
DCOUNT
;

1235 
__I
 
uöt32_t
 
STA
;

1236 
__IO
 
uöt32_t
 
ICR
;

1237 
__IO
 
uöt32_t
 
MASK
;

1238 
uöt32_t
 
RESERVED0
[2];

1239 
__I
 
uöt32_t
 
FIFOCNT
;

1240 
uöt32_t
 
RESERVED1
[13];

1241 
__IO
 
uöt32_t
 
FIFO
;

1242 } 
	tSDIO_Ty≥Def
;

1250 
__IO
 
uöt16_t
 
CR1
;

1251 
uöt16_t
 
RESERVED0
;

1252 
__IO
 
uöt16_t
 
CR2
;

1253 
uöt16_t
 
RESERVED1
;

1254 
__IO
 
uöt16_t
 
SR
;

1255 
uöt16_t
 
RESERVED2
;

1256 
__IO
 
uöt16_t
 
DR
;

1257 
uöt16_t
 
RESERVED3
;

1258 
__IO
 
uöt16_t
 
CRCPR
;

1259 
uöt16_t
 
RESERVED4
;

1260 
__IO
 
uöt16_t
 
RXCRCR
;

1261 
uöt16_t
 
RESERVED5
;

1262 
__IO
 
uöt16_t
 
TXCRCR
;

1263 
uöt16_t
 
RESERVED6
;

1264 
__IO
 
uöt16_t
 
I2SCFGR
;

1265 
uöt16_t
 
RESERVED7
;

1266 
__IO
 
uöt16_t
 
I2SPR
;

1267 
uöt16_t
 
RESERVED8
;

1268 } 
	tSPI_Ty≥Def
;

1276 
__IO
 
uöt16_t
 
CR1
;

1277 
uöt16_t
 
RESERVED0
;

1278 
__IO
 
uöt16_t
 
CR2
;

1279 
uöt16_t
 
RESERVED1
;

1280 
__IO
 
uöt16_t
 
SMCR
;

1281 
uöt16_t
 
RESERVED2
;

1282 
__IO
 
uöt16_t
 
DIER
;

1283 
uöt16_t
 
RESERVED3
;

1284 
__IO
 
uöt16_t
 
SR
;

1285 
uöt16_t
 
RESERVED4
;

1286 
__IO
 
uöt16_t
 
EGR
;

1287 
uöt16_t
 
RESERVED5
;

1288 
__IO
 
uöt16_t
 
CCMR1
;

1289 
uöt16_t
 
RESERVED6
;

1290 
__IO
 
uöt16_t
 
CCMR2
;

1291 
uöt16_t
 
RESERVED7
;

1292 
__IO
 
uöt16_t
 
CCER
;

1293 
uöt16_t
 
RESERVED8
;

1294 
__IO
 
uöt32_t
 
CNT
;

1295 
__IO
 
uöt16_t
 
PSC
;

1296 
uöt16_t
 
RESERVED9
;

1297 
__IO
 
uöt32_t
 
ARR
;

1298 
__IO
 
uöt16_t
 
RCR
;

1299 
uöt16_t
 
RESERVED10
;

1300 
__IO
 
uöt32_t
 
CCR1
;

1301 
__IO
 
uöt32_t
 
CCR2
;

1302 
__IO
 
uöt32_t
 
CCR3
;

1303 
__IO
 
uöt32_t
 
CCR4
;

1304 
__IO
 
uöt16_t
 
BDTR
;

1305 
uöt16_t
 
RESERVED11
;

1306 
__IO
 
uöt16_t
 
DCR
;

1307 
uöt16_t
 
RESERVED12
;

1308 
__IO
 
uöt16_t
 
DMAR
;

1309 
uöt16_t
 
RESERVED13
;

1310 
__IO
 
uöt16_t
 
OR
;

1311 
uöt16_t
 
RESERVED14
;

1312 } 
	tTIM_Ty≥Def
;

1320 
__IO
 
uöt16_t
 
SR
;

1321 
uöt16_t
 
RESERVED0
;

1322 
__IO
 
uöt16_t
 
DR
;

1323 
uöt16_t
 
RESERVED1
;

1324 
__IO
 
uöt16_t
 
BRR
;

1325 
uöt16_t
 
RESERVED2
;

1326 
__IO
 
uöt16_t
 
CR1
;

1327 
uöt16_t
 
RESERVED3
;

1328 
__IO
 
uöt16_t
 
CR2
;

1329 
uöt16_t
 
RESERVED4
;

1330 
__IO
 
uöt16_t
 
CR3
;

1331 
uöt16_t
 
RESERVED5
;

1332 
__IO
 
uöt16_t
 
GTPR
;

1333 
uöt16_t
 
RESERVED6
;

1334 } 
	tUSART_Ty≥Def
;

1342 
__IO
 
uöt32_t
 
CR
;

1343 
__IO
 
uöt32_t
 
CFR
;

1344 
__IO
 
uöt32_t
 
SR
;

1345 } 
	tWWDG_Ty≥Def
;

1353 
__IO
 
uöt32_t
 
CR
;

1354 
__IO
 
uöt32_t
 
SR
;

1355 
__IO
 
uöt32_t
 
DR
;

1356 
__IO
 
uöt32_t
 
DOUT
;

1357 
__IO
 
uöt32_t
 
DMACR
;

1358 
__IO
 
uöt32_t
 
IMSCR
;

1359 
__IO
 
uöt32_t
 
RISR
;

1360 
__IO
 
uöt32_t
 
MISR
;

1361 
__IO
 
uöt32_t
 
K0LR
;

1362 
__IO
 
uöt32_t
 
K0RR
;

1363 
__IO
 
uöt32_t
 
K1LR
;

1364 
__IO
 
uöt32_t
 
K1RR
;

1365 
__IO
 
uöt32_t
 
K2LR
;

1366 
__IO
 
uöt32_t
 
K2RR
;

1367 
__IO
 
uöt32_t
 
K3LR
;

1368 
__IO
 
uöt32_t
 
K3RR
;

1369 
__IO
 
uöt32_t
 
IV0LR
;

1370 
__IO
 
uöt32_t
 
IV0RR
;

1371 
__IO
 
uöt32_t
 
IV1LR
;

1372 
__IO
 
uöt32_t
 
IV1RR
;

1373 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1374 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1375 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1376 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1377 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1378 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1379 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1380 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1381 
__IO
 
uöt32_t
 
CSGCM0R
;

1382 
__IO
 
uöt32_t
 
CSGCM1R
;

1383 
__IO
 
uöt32_t
 
CSGCM2R
;

1384 
__IO
 
uöt32_t
 
CSGCM3R
;

1385 
__IO
 
uöt32_t
 
CSGCM4R
;

1386 
__IO
 
uöt32_t
 
CSGCM5R
;

1387 
__IO
 
uöt32_t
 
CSGCM6R
;

1388 
__IO
 
uöt32_t
 
CSGCM7R
;

1389 } 
	tCRYP_Ty≥Def
;

1397 
__IO
 
uöt32_t
 
CR
;

1398 
__IO
 
uöt32_t
 
DIN
;

1399 
__IO
 
uöt32_t
 
STR
;

1400 
__IO
 
uöt32_t
 
HR
[5];

1401 
__IO
 
uöt32_t
 
IMR
;

1402 
__IO
 
uöt32_t
 
SR
;

1403 
uöt32_t
 
RESERVED
[52];

1404 
__IO
 
uöt32_t
 
CSR
[54];

1405 } 
	tHASH_Ty≥Def
;

1413 
__IO
 
uöt32_t
 
HR
[8];

1414 } 
	tHASH_DIGEST_Ty≥Def
;

1422 
__IO
 
uöt32_t
 
CR
;

1423 
__IO
 
uöt32_t
 
SR
;

1424 
__IO
 
uöt32_t
 
DR
;

1425 } 
	tRNG_Ty≥Def
;

1434 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1435 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

1436 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1437 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

1438 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

1439 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1440 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

1442 #i‡
deföed
 (
STM32F40_41xxx
)

1443 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1446 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1447 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1450 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

1451 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1452 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x2201C000Ë

	)

1453 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

1454 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1455 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42024000Ë

	)

1458 
	#SRAM_BASE
 
SRAM1_BASE


	)

1459 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1463 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1464 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1465 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1466 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1469 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1470 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1471 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1472 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1473 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1474 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1475 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1476 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1477 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1478 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1479 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1480 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1481 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1482 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1483 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1484 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1485 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1486 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1487 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1488 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1489 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1490 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1491 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1492 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1493 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1494 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1495 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1496 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1497 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1500 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1501 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1502 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1503 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1504 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1505 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1506 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1507 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1508 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1509 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1510 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1511 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1512 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1513 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1514 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1515 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1516 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1517 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1518 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1519 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1520 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1521 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1522 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1523 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1526 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1527 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1528 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1529 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1530 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1531 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1532 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1533 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1534 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1535 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1536 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1537 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1538 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1539 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1540 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1541 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1542 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1543 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1544 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1545 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1546 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1547 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1548 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1549 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1550 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1551 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1552 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1553 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1554 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1555 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1556 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1557 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1558 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1559 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1560 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1561 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1562 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1563 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1566 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1567 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1568 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1569 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

1570 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1572 #i‡
deföed
 (
STM32F40_41xxx
)

1574 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1575 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1576 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1577 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1578 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1581 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1583 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

1584 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

1585 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

1586 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

1587 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

1588 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

1592 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

1601 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1602 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1603 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1604 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1605 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1606 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1607 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1608 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1609 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1610 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1611 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1612 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1613 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

1614 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1615 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1616 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

1617 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1618 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1619 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1620 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1621 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1622 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1623 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

1624 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1625 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1626 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1627 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1628 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

1629 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

1630 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1631 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1632 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1633 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

1634 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

1635 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1636 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1637 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1638 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1639 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1640 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

1641 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

1642 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1643 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1644 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1645 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1646 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

1647 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

1648 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

1649 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

1650 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

1651 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

1652 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

1653 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

1654 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1655 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1656 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1657 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1658 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1659 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1660 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1661 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

1662 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

1663 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

1664 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

1665 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1666 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1667 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1668 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1669 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

1670 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

1671 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

1672 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

1673 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

1674 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

1675 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

1676 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

1677 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1678 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

1679 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

1680 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

1681 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

1682 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

1683 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

1684 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

1685 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

1686 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1687 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

1688 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

1689 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

1690 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

1691 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

1692 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

1694 #i‡
deföed
 (
STM32F40_41xxx
)

1695 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1696 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1697 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1698 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1699 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1702 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1703 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

1704 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

1705 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

1706 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

1707 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

1708 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

1711 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1735 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

1736 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

1737 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

1738 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

1739 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

1740 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

1743 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

1744 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

1745 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

1746 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

1747 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

1748 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

1749 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

1750 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

1751 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

1752 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

1753 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

1754 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

1755 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

1756 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

1757 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

1758 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

1759 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

1760 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

1761 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

1762 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

1763 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

1764 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

1765 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

1766 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

1769 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

1770 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

1771 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

1772 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

1773 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

1774 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

1775 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

1776 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

1777 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

1778 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

1779 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

1780 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

1781 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

1782 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

1783 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

1784 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

1785 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

1786 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

1787 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

1788 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

1789 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

1790 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

1791 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

1792 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

1795 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

1796 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

1797 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

1798 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

1799 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

1800 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

1801 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

1802 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

1803 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

1804 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

1805 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

1806 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

1807 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

1808 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

1809 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

1810 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

1811 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

1812 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

1813 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

1814 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

1815 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

1816 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

1817 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

1818 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

1819 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

1820 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

1821 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

1822 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

1823 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

1824 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

1825 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

1826 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

1827 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

1828 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

1829 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

1830 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

1833 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

1834 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

1835 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

1836 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

1837 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

1838 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

1839 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

1840 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

1841 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

1842 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

1843 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

1844 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

1845 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

1846 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

1847 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

1848 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

1849 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

1850 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

1851 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

1852 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

1853 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

1854 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

1855 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

1856 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

1857 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

1858 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

1859 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

1860 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

1861 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

1862 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

1863 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

1864 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

1865 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

1866 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

1867 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

1868 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

1869 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

1870 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

1871 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

1872 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

1875 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

1878 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

1881 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

1884 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

1887 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

1890 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

1893 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

1894 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

1895 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

1896 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

1897 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

1898 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

1899 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

1900 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

1901 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

1902 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

1903 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

1904 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

1905 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

1906 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

1907 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

1908 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

1909 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

1910 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

1911 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

1912 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

1913 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

1914 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

1915 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

1916 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

1917 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

1918 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

1919 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

1920 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

1921 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

1924 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

1925 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

1926 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

1927 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

1928 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

1929 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

1930 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

1931 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

1932 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

1933 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

1934 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

1935 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

1936 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

1937 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

1938 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

1939 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

1940 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

1941 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

1942 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

1943 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

1944 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

1945 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

1946 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

1947 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

1948 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

1949 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

1950 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

1951 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

1952 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

1953 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

1954 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

1955 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

1956 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

1957 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

1958 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

1959 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

1962 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

1963 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

1964 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

1965 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

1966 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

1967 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

1968 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

1969 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

1970 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

1971 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

1972 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

1973 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

1974 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

1975 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

1976 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

1977 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

1978 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

1979 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

1980 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

1981 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

1982 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

1983 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

1984 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

1985 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

1986 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

1987 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

1988 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

1989 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

1990 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

1991 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

1992 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

1993 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

1994 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

1995 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

1996 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

1997 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2000 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2001 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2002 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2003 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2004 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2005 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2006 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2007 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2008 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2009 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2010 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2011 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2012 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2013 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2014 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2015 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2016 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2017 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2018 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2019 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2020 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2021 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2022 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2023 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2024 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2025 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2026 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2029 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2032 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2035 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2038 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2041 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2042 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2045 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2046 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2047 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2048 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2049 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2050 
	#ADC_CSR_DOVR1
 ((
uöt32_t
)0x00000020Ë

	)

2051 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2052 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2053 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2054 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2055 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2056 
	#ADC_CSR_DOVR2
 ((
uöt32_t
)0x00002000Ë

	)

2057 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2058 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2059 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2060 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2061 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2062 
	#ADC_CSR_DOVR3
 ((
uöt32_t
)0x00200000Ë

	)

2065 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2066 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2067 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2068 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2069 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2070 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2071 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2072 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2073 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2074 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2075 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2076 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2077 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2078 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2079 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2080 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2081 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2082 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2083 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2084 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2087 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2088 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2097 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2098 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2099 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2100 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2101 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2102 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2103 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2104 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2105 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2108 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2109 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2110 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2111 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2112 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2113 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2114 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2115 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2116 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2119 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2120 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2121 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2122 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2123 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2124 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2125 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2126 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2127 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2128 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2129 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2130 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2131 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2132 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2133 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2134 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2136 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2137 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2138 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2139 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2141 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2142 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2143 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2144 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2147 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2148 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2149 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2150 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2153 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2154 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2155 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2156 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2159 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2160 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2161 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2162 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2163 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2164 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2165 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2166 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2167 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2168 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2169 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2170 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2171 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2172 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2175 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2176 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2177 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2179 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2180 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2181 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2182 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2184 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2185 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2188 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2189 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2190 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2191 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2192 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2193 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2197 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2198 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2199 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2200 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2201 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2204 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2205 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2206 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2209 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2210 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2211 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2212 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2215 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2216 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2217 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2218 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2221 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2222 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2223 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2224 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2225 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2228 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2229 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2230 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2233 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2234 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2235 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2236 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2239 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2240 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2241 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2242 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2245 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2246 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2247 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2248 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2249 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2252 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2253 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2254 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2257 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2258 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2259 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2260 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2263 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2264 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2265 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2266 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2269 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2270 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2271 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2272 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2275 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2276 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2277 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2280 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2281 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2282 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2283 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2286 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2287 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2288 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2289 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2292 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2293 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2294 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2295 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2298 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2299 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

2300 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2303 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2304 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2305 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2306 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2309 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2310 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2311 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2312 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2316 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

2319 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

2320 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

2321 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

2322 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

2323 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

2324 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

2325 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

2326 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

2327 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

2328 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

2329 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

2330 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

2331 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

2332 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

2333 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

2336 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

2337 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

2338 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

2339 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

2340 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

2341 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

2342 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

2343 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

2344 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

2345 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

2346 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

2347 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

2348 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

2349 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

2350 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

2353 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

2354 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

2355 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

2356 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

2357 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

2358 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

2359 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

2360 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

2361 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

2362 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

2363 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

2364 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

2365 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

2366 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

2367 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

2370 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

2371 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

2372 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

2373 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

2374 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

2375 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

2376 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

2377 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

2378 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

2379 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

2380 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

2381 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

2382 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

2383 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

2384 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

2387 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2388 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2389 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2390 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2391 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2392 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2393 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2394 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2395 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2396 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2397 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2398 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2399 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2400 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2401 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2402 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2403 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2404 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2405 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2406 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2407 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2408 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2409 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2410 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2411 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2412 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2413 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2414 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2415 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2416 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2417 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2418 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2421 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2422 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2423 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2424 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2425 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2426 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2427 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2428 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2429 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2430 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2431 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2432 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2433 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2434 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2435 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2436 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2437 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2438 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2439 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2440 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2441 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2442 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2443 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2444 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2445 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2446 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2447 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2448 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2449 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2450 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2451 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2452 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2455 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2456 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2457 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2458 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2459 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2460 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2461 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2462 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2463 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2464 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2465 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2466 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2467 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2468 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2469 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2470 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2471 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2472 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2473 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2474 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2475 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2476 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2477 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2478 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2479 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2480 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2481 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2482 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2483 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2484 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2485 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2486 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2489 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2490 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2491 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2492 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2493 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2494 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2495 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2496 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2497 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2498 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2499 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2500 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2501 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2502 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2503 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2504 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2505 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2506 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2507 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2508 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2509 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2510 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2511 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2512 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2513 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2514 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2515 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2516 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2517 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2518 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2519 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2520 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2523 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2524 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2525 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2526 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2527 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2528 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2529 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2530 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2531 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2532 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2533 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2534 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2535 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2536 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2537 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2538 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2539 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2540 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2541 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2542 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2543 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2544 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2545 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2546 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2547 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2548 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2549 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2550 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2551 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2552 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2553 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2554 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2557 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2558 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2559 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2560 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2561 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2562 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2563 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2564 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2565 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2566 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2567 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2568 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2569 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2570 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2571 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2572 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2573 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2574 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2575 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2576 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2577 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2578 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2579 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2580 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2581 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2582 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2583 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2584 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2585 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2586 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2587 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2588 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2591 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2592 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2593 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2594 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2595 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2596 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2597 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2598 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2599 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2600 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2601 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2602 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2603 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2604 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2605 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2606 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2607 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2608 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2609 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2610 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2611 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2612 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2613 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2614 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2615 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2616 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2617 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2618 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2619 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2620 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2621 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2622 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2625 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2626 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2627 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2628 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2629 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2630 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2631 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2632 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2633 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2634 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2635 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2636 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2637 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2638 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2639 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2640 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2641 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2642 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2643 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2644 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2645 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2646 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2647 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2648 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2649 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2650 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2651 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2652 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2653 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2654 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2655 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2656 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2659 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2660 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2661 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2662 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2663 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2664 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2665 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2666 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2667 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2668 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2669 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2670 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2671 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2672 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2673 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2674 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2675 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2676 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2677 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2678 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2679 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2680 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2681 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2682 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2683 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2684 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2685 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2686 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2687 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2688 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2689 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2690 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2693 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2694 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2695 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2696 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2697 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2698 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2699 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2700 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2701 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2702 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2703 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2704 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2705 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2706 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2707 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2708 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2709 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2710 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2711 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2712 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2713 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2714 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2715 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2716 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2717 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2718 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2719 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2720 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2721 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2722 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2723 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2724 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2727 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2728 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2729 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2730 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2731 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2732 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2733 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2734 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2735 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2736 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2737 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2738 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2739 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2740 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2741 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2742 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2743 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2744 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2745 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2746 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2747 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2748 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2749 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2750 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2751 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2752 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2753 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2754 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2755 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2756 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2757 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2758 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2761 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2762 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2763 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2764 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2765 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2766 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2767 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2768 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2769 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2770 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2771 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2772 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2773 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2774 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2775 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2776 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2777 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2778 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2779 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2780 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2781 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2782 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2783 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2784 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2785 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2786 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2787 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2788 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2789 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2790 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2791 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2792 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2795 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2796 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2797 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2798 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2799 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2800 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2801 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2802 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2803 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2804 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2805 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2806 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2807 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2808 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2809 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2810 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2811 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2812 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2813 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2814 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2815 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2816 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2817 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2818 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2819 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2820 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2821 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2822 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2823 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2824 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2825 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2826 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2829 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2830 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2831 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2832 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2833 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2834 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2835 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2836 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2837 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2838 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2839 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2840 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2841 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2842 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2843 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2844 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2845 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2846 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2847 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2848 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2849 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2850 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2851 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2852 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2853 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2854 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2855 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2856 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2857 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2858 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2859 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2860 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2863 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2864 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2865 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2866 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2867 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2868 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2869 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2870 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2871 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2872 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2873 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2874 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2875 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2876 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2877 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2878 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2879 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2880 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2881 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2882 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2883 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2884 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2885 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2886 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2887 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2888 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2889 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2890 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2891 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2892 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2893 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2894 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2897 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2898 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2899 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2900 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2901 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2902 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2903 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2904 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2905 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2906 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2907 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2908 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2909 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2910 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2911 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2912 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2913 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2914 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2915 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2916 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2917 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2918 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2919 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2920 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2921 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2922 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2923 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2924 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2925 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2926 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2927 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2928 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2931 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2932 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2933 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2934 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2935 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2936 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2937 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2938 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2939 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2940 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2941 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2942 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2943 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2944 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2945 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2946 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2947 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2948 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2949 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2950 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2951 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2952 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2953 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2954 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2955 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2956 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2957 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2958 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2959 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2960 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2961 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2962 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2965 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

2966 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

2967 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

2968 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

2969 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

2970 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

2971 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

2972 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

2973 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

2974 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

2975 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

2976 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

2977 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

2978 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

2979 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

2980 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

2981 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

2982 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

2983 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

2984 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

2985 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

2986 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

2987 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

2988 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

2989 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

2990 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

2991 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

2992 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

2993 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

2994 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

2995 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

2996 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

2999 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3000 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3001 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3002 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3003 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3004 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3005 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3006 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3007 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3008 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3009 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3010 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3011 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3012 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3013 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3014 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3015 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3016 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3017 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3018 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3019 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3020 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3021 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3022 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3023 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3024 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3025 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3026 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3027 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3028 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3029 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3030 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3033 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3034 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3035 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3036 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3037 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3038 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3039 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3040 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3041 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3042 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3043 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3044 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3045 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3046 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3047 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3048 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3049 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3050 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3051 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3052 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3053 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3054 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3055 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3056 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3057 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3058 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3059 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3060 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3061 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3062 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3063 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3064 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3067 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3068 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3069 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3070 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3071 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3072 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3073 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3074 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3075 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3076 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3077 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3078 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3079 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3080 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3081 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3082 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3083 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3084 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3085 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3086 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3087 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3088 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3089 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3090 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3091 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3092 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3093 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3094 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3095 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3096 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3097 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3098 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3101 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3102 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3103 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3104 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3105 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3106 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3107 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3108 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3109 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3110 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3111 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3112 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3113 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3114 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3115 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3116 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3117 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3118 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3119 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3120 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3121 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3122 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3123 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3124 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3125 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3126 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3127 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3128 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3129 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3130 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3131 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3132 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3135 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3136 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3137 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3138 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3139 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3140 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3141 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3142 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3143 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3144 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3145 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3146 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3147 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3148 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3149 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3150 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3151 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3152 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3153 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3154 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3155 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3156 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3157 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3158 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3159 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3160 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3161 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3162 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3163 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3164 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3165 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3166 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3169 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3170 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3171 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3172 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3173 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3174 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3175 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3176 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3177 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3178 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3179 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3180 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3181 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3182 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3183 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3184 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3185 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3186 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3187 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3188 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3189 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3190 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3191 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3192 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3193 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3194 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3195 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3196 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3197 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3198 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3199 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3200 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3203 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3204 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3205 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3206 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3207 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3208 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3209 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3210 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3211 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3212 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3213 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3214 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3215 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3216 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3217 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3218 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3219 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3220 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3221 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3222 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3223 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3224 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3225 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3226 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3227 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3228 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3229 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3230 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3231 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3232 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3233 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3234 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3237 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3238 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3239 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3240 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3241 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3242 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3243 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3244 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3245 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3246 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3247 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3248 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3249 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3250 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3251 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3252 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3253 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3254 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3255 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3256 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3257 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3258 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3259 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3260 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3261 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3262 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3263 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3264 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3265 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3266 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3267 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3268 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3271 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3272 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3273 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3274 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3275 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3276 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3277 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3278 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3279 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3280 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3281 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3282 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3283 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3284 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3285 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3286 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3287 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3288 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3289 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3290 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3291 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3292 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3293 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3294 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3295 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3296 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3297 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3298 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3299 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3300 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3301 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3302 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3305 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3306 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3307 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3308 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3309 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3310 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3311 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3312 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3313 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3314 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3315 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3316 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3317 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3318 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3319 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3320 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3321 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3322 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3323 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3324 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3325 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3326 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3327 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3328 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3329 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3330 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3331 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3332 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3333 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3334 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3335 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3336 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3344 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

3348 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

3352 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

3360 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

3362 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

3363 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

3364 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

3365 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

3366 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

3367 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

3368 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

3369 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

3370 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

3371 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

3372 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

3373 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

3375 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

3376 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

3377 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

3378 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

3379 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

3380 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

3381 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

3382 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

3384 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

3385 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

3386 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

3387 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

3390 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

3391 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

3392 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

3393 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

3394 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

3396 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

3397 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

3399 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

3400 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

3402 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

3403 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

3405 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

3406 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

3414 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

3415 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

3416 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

3418 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

3419 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

3420 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

3421 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

3423 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

3424 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

3425 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

3427 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

3428 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

3429 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

3430 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

3431 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

3433 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

3434 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

3435 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

3436 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

3438 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

3439 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

3440 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

3441 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

3443 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

3444 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

3445 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

3447 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

3448 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

3449 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

3450 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

3451 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

3453 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

3456 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

3457 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

3460 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

3463 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3466 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

3469 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

3472 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

3475 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

3478 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

3479 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

3482 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

3483 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

3486 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

3487 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

3490 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

3493 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

3496 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

3497 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

3511 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

3512 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

3513 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

3514 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

3515 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

3516 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

3517 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

3518 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

3519 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

3520 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

3521 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

3522 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

3523 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

3524 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

3527 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

3528 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

3529 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

3532 
	#DCMI_RISR_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

3533 
	#DCMI_RISR_OVF_RIS
 ((
uöt32_t
)0x00000002)

	)

3534 
	#DCMI_RISR_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

3535 
	#DCMI_RISR_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

3536 
	#DCMI_RISR_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

3539 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

3540 
	#DCMI_IER_OVF_IE
 ((
uöt32_t
)0x00000002)

	)

3541 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

3542 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

3543 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

3546 
	#DCMI_MISR_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

3547 
	#DCMI_MISR_OVF_MIS
 ((
uöt32_t
)0x00000002)

	)

3548 
	#DCMI_MISR_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

3549 
	#DCMI_MISR_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

3550 
	#DCMI_MISR_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

3553 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

3554 
	#DCMI_ICR_OVF_ISC
 ((
uöt32_t
)0x00000002)

	)

3555 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

3556 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

3557 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

3565 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

3566 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

3567 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

3568 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

3569 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

3570 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

3571 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

3572 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

3573 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

3574 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

3575 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

3576 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

3577 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

3578 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

3579 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

3580 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

3581 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

3582 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

3583 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

3584 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

3585 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

3586 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

3587 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

3588 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

3589 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

3590 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

3591 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

3592 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

3593 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

3594 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

3595 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

3596 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

3597 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

3598 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

3599 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

3602 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

3603 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

3604 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

3605 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

3606 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

3607 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

3608 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

3609 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

3610 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

3611 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

3612 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

3613 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

3614 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

3615 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

3616 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

3617 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

3618 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

3621 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

3622 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

3623 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

3624 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

3625 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

3626 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

3627 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

3628 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

3629 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

3632 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

3633 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

3634 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

3635 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

3636 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

3637 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

3638 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

3639 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

3640 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

3641 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

3642 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

3643 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

3644 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

3645 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

3646 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

3647 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

3648 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

3649 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

3650 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

3651 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

3654 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

3655 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

3656 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

3657 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

3658 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

3659 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

3660 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

3661 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

3662 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

3663 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

3664 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

3665 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

3666 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

3667 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

3668 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

3669 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

3670 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

3671 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

3672 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

3673 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

3676 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

3677 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

3678 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

3679 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

3680 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

3681 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

3682 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

3683 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

3684 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

3685 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

3686 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

3687 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

3688 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

3689 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

3690 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

3691 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

3692 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

3693 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

3694 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

3695 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

3698 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

3699 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

3700 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

3701 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

3702 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

3703 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

3704 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

3705 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

3706 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

3707 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

3708 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

3709 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

3710 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

3711 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

3712 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

3713 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

3714 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

3715 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

3716 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

3717 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

3727 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

3728 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

3729 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

3730 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

3731 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

3732 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

3733 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

3734 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

3735 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

3736 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

3740 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

3741 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

3742 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

3743 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

3744 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

3745 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

3749 
	#DMA2D_IFSR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

3750 
	#DMA2D_IFSR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

3751 
	#DMA2D_IFSR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

3752 
	#DMA2D_IFSR_CCAEIF
 ((
uöt32_t
)0x00000008Ë

	)

3753 
	#DMA2D_IFSR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

3754 
	#DMA2D_IFSR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

3758 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3762 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3766 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3770 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3774 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

3775 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

3776 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

3777 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

3778 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

3779 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

3783 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

3784 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

3785 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

3789 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

3790 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

3791 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

3792 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

3793 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

3794 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

3798 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

3799 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

3800 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

3804 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3808 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3812 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

3818 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

3819 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

3820 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

3821 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

3824 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

3825 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

3826 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

3829 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

3830 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

3831 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

3832 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

3835 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

3836 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

3837 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

3838 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

3842 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3846 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

3850 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

3851 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

3855 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

3859 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

3860 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

3875 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3876 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3877 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3878 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3879 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3880 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3881 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3882 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3883 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3884 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3885 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3886 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3887 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3888 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3889 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3890 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3891 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3892 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3893 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3894 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3897 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3898 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3899 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3900 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3901 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3902 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3903 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3904 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3905 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3906 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3907 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3908 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3909 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3910 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3911 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3912 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3913 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3914 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3915 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3916 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3919 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3920 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3921 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3922 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3923 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3924 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3925 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3926 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3927 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3928 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3929 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3930 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3931 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3932 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3933 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3934 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3935 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3936 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3937 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3938 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3941 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3942 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3943 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3944 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3945 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3946 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3947 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3948 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3949 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3950 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3951 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3952 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3953 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3954 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3955 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3956 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3957 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3958 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3959 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3960 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3963 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3964 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3965 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3966 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3967 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3968 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3969 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3970 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3971 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3972 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3973 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3974 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3975 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3976 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3977 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3978 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3979 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3980 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3981 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3982 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3985 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3986 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3987 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3988 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3989 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3990 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3991 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3992 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

3993 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

3994 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

3995 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

3996 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

3997 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

3998 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

3999 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

4000 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

4001 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

4002 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

4003 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

4004 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

4012 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

4013 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

4014 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

4015 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

4016 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

4017 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

4018 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

4019 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

4020 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

4021 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

4022 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

4023 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

4024 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

4025 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

4026 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

4027 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

4028 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

4030 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

4031 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

4032 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

4033 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

4034 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

4035 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

4036 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

4039 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

4040 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

4041 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

4042 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

4043 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

4044 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

4045 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

4048 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

4049 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

4050 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

4051 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4052 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

4053 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

4054 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

4055 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

4056 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

4057 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

4058 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

4059 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4060 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4061 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

4062 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

4063 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

4064 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

4067 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

4068 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

4069 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

4070 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

4071 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

4072 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

4074 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

4075 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

4076 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

4077 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

4078 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

4079 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

4080 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

4081 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

4082 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

4083 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

4084 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

4085 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

4086 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4087 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4088 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4089 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4090 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4091 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4092 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4093 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4094 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4095 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4096 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4097 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4098 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4100 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

4101 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

4104 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

4105 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

4106 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

4107 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

4108 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

4109 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

4110 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

4111 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

4112 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

4113 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

4114 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

4115 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

4116 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

4118 #i‡
deföed
 (
STM32F40_41xxx
)

4125 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4126 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4128 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4129 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4130 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4132 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4133 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4134 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4136 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4137 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4138 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4139 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4140 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4141 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4142 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4143 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4144 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4145 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4148 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4149 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4151 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4152 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4153 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4155 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4156 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4157 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4159 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4160 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4161 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4162 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4163 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4164 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4165 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4166 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4167 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4168 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4171 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4172 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4174 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4175 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4176 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4178 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4179 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4180 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4182 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4183 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4184 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4185 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4186 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4187 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4188 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4189 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4190 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4191 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4194 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4195 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4197 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4198 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4199 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4201 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4202 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4203 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4205 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4206 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4207 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4208 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4209 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4210 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4211 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4212 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4213 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4214 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4217 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4218 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4219 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4220 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4221 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4223 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4224 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4225 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4226 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4227 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4229 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4230 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4231 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4232 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4233 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4235 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4236 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4237 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4238 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4239 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4241 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4242 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4243 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4244 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4245 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4247 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4248 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4249 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4250 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4251 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4253 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4254 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4255 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4258 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4259 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4260 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4261 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4262 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4264 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4265 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4266 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4267 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4268 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4270 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4271 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4272 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4273 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4274 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4276 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4277 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4278 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4279 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4280 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4282 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4283 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4284 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4285 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4286 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4288 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4289 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4290 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4291 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4292 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4294 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4295 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4296 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4299 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4300 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4301 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4302 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4303 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4305 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4306 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4307 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4308 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4309 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4311 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4312 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4313 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4314 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4315 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4317 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4318 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4319 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4320 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4321 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4323 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4324 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4325 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4326 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4327 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4329 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4330 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4331 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4332 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4333 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4335 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4336 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4337 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4340 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4341 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4342 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4343 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4344 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4346 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4347 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4348 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4349 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4350 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4352 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4353 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4354 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4355 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4356 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4358 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4359 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4360 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4361 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4362 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4364 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4365 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4366 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4367 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4368 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4370 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4371 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4372 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4373 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4374 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4376 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4377 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4378 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4381 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4382 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4383 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4384 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4385 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4387 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4388 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4389 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4390 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4391 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4393 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4394 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4395 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4396 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4397 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4399 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4400 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4401 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4402 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4403 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4405 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4406 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4407 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4408 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4409 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4411 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4412 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4413 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4416 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4417 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4418 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4419 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4420 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4422 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4423 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4424 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4425 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4426 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4428 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4429 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4430 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4431 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4432 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4434 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4435 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4436 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4437 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4438 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4440 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4441 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4442 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4443 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4444 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4446 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4447 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4448 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4451 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4452 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4453 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4454 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4455 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4457 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4458 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4459 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4460 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4461 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4463 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4464 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4465 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4466 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4467 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4469 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4470 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4471 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4472 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4473 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4475 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4476 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4477 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4478 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4479 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4481 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4482 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4483 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4486 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4487 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4488 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4489 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4490 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4492 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4493 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4494 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4495 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4496 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4498 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4499 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4500 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4501 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4502 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4504 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4505 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4506 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4507 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4508 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4510 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4511 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4512 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4513 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4514 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4516 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4517 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4518 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4521 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4522 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4523 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4525 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4526 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4527 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4529 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4531 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4532 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4533 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4534 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4535 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4537 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4538 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4539 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4540 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4541 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4543 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4544 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4545 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4546 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4549 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4550 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4551 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4553 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4554 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4555 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4557 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4559 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4560 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4561 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4562 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4563 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4565 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4566 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4567 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4568 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4569 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4571 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4572 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4573 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4574 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4577 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

4578 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

4579 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

4581 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

4582 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4583 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4585 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

4587 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

4588 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

4589 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

4590 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

4591 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

4593 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

4594 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

4595 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

4596 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

4597 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

4599 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

4600 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

4601 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

4602 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

4605 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

4606 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

4607 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

4608 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

4609 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

4610 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

4611 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4614 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

4615 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

4616 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

4617 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

4618 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

4619 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

4620 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4623 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

4624 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

4625 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

4626 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

4627 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

4628 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

4629 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

4632 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

4633 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4634 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4635 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4636 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4637 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4638 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4639 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4640 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4642 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4643 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4644 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4645 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4646 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4647 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4648 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4649 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4650 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4652 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4653 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4654 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4655 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4656 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4657 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4658 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4659 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4660 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4662 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4663 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4664 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4665 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4666 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4667 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4668 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4669 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4670 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4673 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

4674 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4675 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4676 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4677 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4678 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4679 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4680 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4681 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4683 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4684 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4685 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4686 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4687 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4688 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4689 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4690 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4691 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4693 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4694 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4695 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4696 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4697 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4698 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4699 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4700 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4701 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4703 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4704 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4705 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4706 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4707 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4708 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4709 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4710 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4711 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4714 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

4715 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4716 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4717 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4718 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4719 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4720 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4721 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4722 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4724 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4725 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4726 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4727 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4728 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4729 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4730 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4731 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4732 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4734 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4735 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4736 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4737 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4738 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4739 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4740 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4741 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4742 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4744 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4745 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4746 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4747 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4748 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4749 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4750 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4751 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4752 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4755 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

4756 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

4757 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

4758 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

4759 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

4760 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

4761 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

4762 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

4763 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

4765 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

4766 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

4767 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

4768 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

4769 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

4770 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

4771 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

4772 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

4773 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

4775 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

4776 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

4777 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

4778 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

4779 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

4780 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

4781 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

4782 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

4783 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

4785 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

4786 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

4787 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

4788 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

4789 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

4790 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

4791 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

4792 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

4793 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

4796 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

4797 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

4798 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

4799 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

4800 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

4801 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

4802 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

4803 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

4804 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

4806 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

4807 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

4808 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

4809 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

4810 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

4811 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

4812 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

4813 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

4814 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

4816 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

4817 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

4818 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

4819 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

4820 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

4821 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

4822 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

4823 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

4824 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

4826 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

4827 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

4828 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

4829 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

4830 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

4831 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

4832 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

4833 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

4834 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

4837 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

4838 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4839 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4840 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4841 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4842 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4843 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4844 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4845 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4847 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4848 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4849 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4850 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4851 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4852 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4853 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4854 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4855 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4857 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4858 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4859 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4860 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4861 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4862 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4863 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4864 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4865 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4867 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4868 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4869 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4870 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4871 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4872 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4873 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4874 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4875 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4878 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

4879 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

4880 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

4881 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

4882 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

4883 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

4884 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

4885 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

4886 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

4888 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

4889 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

4890 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

4891 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

4892 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

4893 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

4894 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

4895 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

4896 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

4898 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

4899 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

4900 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

4901 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

4902 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

4903 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

4904 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

4905 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

4906 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

4908 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

4909 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

4910 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

4911 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

4912 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

4913 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

4914 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

4915 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

4916 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

4919 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

4922 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

4925 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

4932 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4933 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4935 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4936 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4937 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4939 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4940 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4941 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4943 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4944 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4945 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4946 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4947 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4948 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4949 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4950 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4951 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4952 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4953 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

4956 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4957 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4959 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4960 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4961 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4963 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4964 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4965 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4967 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4968 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4969 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4970 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4971 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4972 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4973 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4974 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4975 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4976 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4979 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4980 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4982 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4983 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4984 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4986 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4987 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4988 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4990 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4991 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4992 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4993 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4994 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4995 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4996 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4997 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4998 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4999 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5002 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5003 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5005 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5006 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5007 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5009 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5010 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5011 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5013 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5014 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5015 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5016 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5017 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5018 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5019 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5020 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5021 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5022 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5025 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5026 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5027 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5028 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5029 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5031 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5032 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5033 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5034 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5035 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5037 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5038 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5039 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5040 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5041 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5042 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5043 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5044 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5045 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5047 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5048 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5049 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5050 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5051 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5053 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5054 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5055 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5056 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5057 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5059 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5060 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5061 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5062 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5063 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5065 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5066 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5067 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5070 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5071 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5072 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5073 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5074 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5076 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5077 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5078 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5079 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5080 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5082 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5083 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5084 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5085 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5086 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5087 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5088 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5089 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5090 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5092 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5093 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5094 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5095 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5096 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5098 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5099 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5100 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5101 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5102 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5104 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5105 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5106 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5107 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5108 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5110 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5111 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5112 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5115 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5116 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5117 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5118 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5119 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5121 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5122 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5123 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5124 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5125 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5127 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5128 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5129 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5130 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5131 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5132 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5133 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5134 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5135 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5137 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5138 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5139 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5140 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5141 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5143 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5144 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5145 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5146 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5147 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5149 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5150 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5151 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5152 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5153 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5155 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5156 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5157 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5160 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5161 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5162 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5163 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5164 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5166 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5167 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5168 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5169 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5170 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5172 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5173 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5174 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5175 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5176 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5177 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5178 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5179 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5180 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5182 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5183 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5184 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5185 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5186 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5188 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5189 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5190 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5191 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5192 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5194 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5195 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5196 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5197 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5198 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5200 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5201 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5202 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5205 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5206 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5207 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5208 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5209 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5211 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5212 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5213 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5214 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5215 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5217 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5218 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5219 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5220 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5221 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5222 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5223 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5224 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5225 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5227 
	#FMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5228 
	#FMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5229 
	#FMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5230 
	#FMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5231 
	#FMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5233 
	#FMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5234 
	#FMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5235 
	#FMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5236 
	#FMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5237 
	#FMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5239 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5240 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5241 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5244 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5245 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5246 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5247 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5248 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5250 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5251 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5252 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5253 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5254 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5256 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5257 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5258 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5259 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5260 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5261 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5262 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5263 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5264 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5266 
	#FMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5267 
	#FMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5268 
	#FMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5269 
	#FMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5270 
	#FMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5272 
	#FMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5273 
	#FMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5274 
	#FMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5275 
	#FMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5276 
	#FMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5278 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5279 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5280 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5283 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5284 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5285 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5286 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5287 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5289 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5290 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5291 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5292 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5293 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5295 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5296 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5297 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5298 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5299 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5300 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5301 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5302 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5303 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5305 
	#FMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5306 
	#FMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5307 
	#FMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5308 
	#FMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5309 
	#FMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5311 
	#FMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5312 
	#FMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5313 
	#FMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5314 
	#FMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5315 
	#FMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5317 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5318 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5319 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5322 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5323 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5324 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5325 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5326 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5328 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5329 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5330 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5331 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5332 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5334 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5335 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5336 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5337 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5338 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5339 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5340 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5341 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5342 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5344 
	#FMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5345 
	#FMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5346 
	#FMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5347 
	#FMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5348 
	#FMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5350 
	#FMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5351 
	#FMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5352 
	#FMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5353 
	#FMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5354 
	#FMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5356 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5357 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5358 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5361 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5362 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5363 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5365 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5366 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5367 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5369 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5371 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5372 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5373 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5374 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5375 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5377 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5378 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5379 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5380 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5381 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5383 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5384 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5385 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5386 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5389 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5390 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5391 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5393 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5394 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5395 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5397 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5399 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5400 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5401 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5402 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5403 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5405 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5406 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5407 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5408 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5409 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5411 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5412 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5413 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5414 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5417 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5418 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5419 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5421 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5422 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5423 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5425 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5427 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5428 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5429 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5430 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5431 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5433 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5434 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5435 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5436 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5437 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5439 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5440 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5441 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5442 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5445 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5446 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5447 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5448 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5449 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5450 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5451 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5454 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5455 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5456 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5457 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5458 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5459 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5460 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5463 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5464 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5465 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5466 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5467 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5468 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5469 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5472 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5473 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5474 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5475 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5476 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5477 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5478 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5479 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5480 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5482 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5483 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5484 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5485 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5486 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5487 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5488 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5489 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5490 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5492 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5493 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5494 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5495 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5496 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5497 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5498 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5499 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5500 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5502 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5503 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5504 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5505 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5506 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5507 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5508 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5509 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5510 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5513 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5514 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5515 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5516 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5517 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5518 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5519 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5520 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5521 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5523 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5524 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5525 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5526 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5527 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5528 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5529 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5530 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5531 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5533 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5534 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5535 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5536 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5537 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5538 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5539 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5540 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5541 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5543 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5544 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5545 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5546 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5547 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5548 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5549 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5550 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5551 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5554 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5555 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5556 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5557 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5558 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5559 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5560 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5561 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5562 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5564 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5565 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5566 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5567 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5568 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5569 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5570 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5571 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5572 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5574 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5575 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5576 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5577 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5578 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5579 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5580 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5581 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5582 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5584 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5585 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5586 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5587 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5588 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5589 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5590 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5591 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5592 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5595 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5596 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5597 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5598 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5599 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5600 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5601 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5602 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5603 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5605 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5606 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5607 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5608 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5609 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5610 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5611 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5612 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5613 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5615 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5616 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5617 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5618 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5619 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5620 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5621 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5622 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5623 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5625 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5626 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5627 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5628 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5629 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5630 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5631 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5632 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5633 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5636 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5637 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5638 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5639 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5640 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5641 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5642 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5643 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5644 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5646 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5647 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5648 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5649 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5650 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5651 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5652 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5653 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5654 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5656 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5657 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5658 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5659 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5660 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5661 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5662 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5663 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5664 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5666 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5667 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5668 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5669 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5670 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5671 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5672 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5673 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5674 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5677 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5678 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5679 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5680 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5681 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5682 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5683 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5684 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5685 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5687 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5688 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5689 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5690 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5691 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5692 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5693 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5694 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5695 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5697 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5698 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5699 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5700 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5701 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5702 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5703 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5704 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5705 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5707 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5708 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5709 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5710 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5711 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5712 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5713 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5714 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5715 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5718 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5719 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5720 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5721 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5722 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5723 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5724 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5725 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5726 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5728 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5729 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5730 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5731 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5732 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5733 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5734 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5735 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5736 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5738 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5739 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5740 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5741 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5742 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5743 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5744 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5745 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5746 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5748 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5749 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5750 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5751 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5752 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5753 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5754 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5755 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5756 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5759 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5762 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5765 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

5766 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

5767 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

5769 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

5770 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

5771 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

5773 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5774 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5775 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5777 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

5779 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

5780 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

5781 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

5783 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

5785 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

5786 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

5787 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

5789 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

5791 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

5792 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

5793 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

5796 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

5797 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

5798 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

5800 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

5801 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

5802 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

5804 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5805 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5806 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5808 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

5810 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

5811 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

5812 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

5814 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

5816 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

5817 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

5818 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

5820 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

5822 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

5823 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

5824 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

5827 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

5828 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

5829 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

5830 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

5831 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

5833 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

5834 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

5835 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

5836 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

5837 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

5839 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

5840 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

5841 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

5842 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

5843 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

5845 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

5846 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

5847 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

5848 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

5850 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

5851 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

5852 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

5853 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

5855 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

5856 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

5857 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

5858 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

5860 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

5861 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

5862 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

5863 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

5866 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

5867 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

5868 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

5869 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

5870 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

5872 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

5873 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

5874 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

5875 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

5876 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

5878 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

5879 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

5880 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

5881 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

5882 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

5884 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

5885 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

5886 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

5887 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

5889 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

5890 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

5891 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

5892 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

5894 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

5895 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

5896 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

5897 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

5899 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

5900 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

5901 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

5902 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

5905 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

5906 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

5907 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

5908 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

5910 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

5912 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

5914 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

5915 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

5916 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

5917 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

5918 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

5920 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

5923 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

5925 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

5927 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

5930 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

5932 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

5933 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

5934 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

5936 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

5937 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

5938 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

5940 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

5950 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

5951 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

5952 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

5954 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

5955 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

5956 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

5958 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

5959 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

5960 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

5962 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

5963 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

5964 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

5966 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

5967 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

5968 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

5970 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

5971 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

5972 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

5974 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

5975 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

5976 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

5978 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

5979 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

5980 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

5982 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

5983 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

5984 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

5986 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

5987 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

5988 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

5990 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

5991 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

5992 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

5994 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

5995 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

5996 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

5998 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

5999 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6000 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6002 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6003 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6004 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6006 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6007 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6008 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6010 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6011 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6012 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6015 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6016 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6017 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6018 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6019 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

6020 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

6021 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

6022 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

6023 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

6024 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

6025 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

6026 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

6027 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

6028 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

6029 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

6030 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

6033 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

6034 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

6035 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

6037 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

6038 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

6039 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

6041 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

6042 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

6043 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

6045 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

6046 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

6047 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

6049 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

6050 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

6051 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

6053 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

6054 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

6055 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

6057 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

6058 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

6059 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

6061 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

6062 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

6063 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

6065 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

6066 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

6067 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

6069 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

6070 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

6071 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

6073 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

6074 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

6075 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

6077 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

6078 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

6079 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

6081 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

6082 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

6083 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

6085 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

6086 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

6087 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

6089 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

6090 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

6091 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

6093 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

6094 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

6095 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

6098 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

6099 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

6100 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

6102 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

6103 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

6104 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

6106 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

6107 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

6108 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

6110 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

6111 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

6112 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

6114 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

6115 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

6116 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

6118 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

6119 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

6120 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

6122 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

6123 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

6124 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

6126 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

6127 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

6128 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

6130 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

6131 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

6132 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

6134 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

6135 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

6136 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

6138 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

6139 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

6140 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

6142 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

6143 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

6144 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

6146 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

6147 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

6148 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

6150 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

6151 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

6152 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

6154 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

6155 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

6156 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

6158 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

6159 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

6160 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

6163 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

6164 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

6165 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

6166 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

6167 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

6168 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

6169 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

6170 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

6171 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

6172 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

6173 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

6174 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

6175 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

6176 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

6177 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

6178 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

6180 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6181 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6182 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6183 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6184 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6185 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6186 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6187 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6188 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6189 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6190 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6191 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6192 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6193 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6194 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6195 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6198 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

6199 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

6200 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

6201 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

6202 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

6203 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

6204 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

6205 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

6206 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

6207 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

6208 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

6209 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

6210 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

6211 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

6212 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

6213 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

6215 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6216 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6217 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6218 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6219 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6220 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6221 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6222 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6223 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6224 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6225 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6226 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6227 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6228 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6229 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6230 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6233 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

6234 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

6235 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

6236 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

6237 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

6238 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

6239 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

6240 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

6241 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

6242 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

6243 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

6244 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

6245 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

6246 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

6247 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

6248 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

6249 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

6250 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

6251 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

6252 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

6253 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

6254 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

6255 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

6256 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

6257 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

6258 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

6259 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

6260 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

6261 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

6262 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

6263 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

6264 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

6272 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

6273 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

6274 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

6275 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

6276 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

6277 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

6278 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

6279 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

6280 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

6281 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

6282 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

6283 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

6284 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

6285 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

6286 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

6287 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

6288 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

6291 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

6292 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

6293 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

6294 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

6295 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

6296 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

6297 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

6300 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

6301 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

6304 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

6305 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

6306 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

6307 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

6315 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

6316 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

6317 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

6318 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

6319 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

6320 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

6321 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

6322 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

6323 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

6324 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

6325 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

6326 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

6327 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

6328 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

6331 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

6332 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

6333 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

6334 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

6335 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

6336 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

6337 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

6339 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

6340 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

6341 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

6342 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

6343 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

6346 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

6347 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

6349 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

6350 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

6351 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

6352 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

6353 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

6354 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

6355 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

6356 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

6357 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

6358 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

6360 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

6363 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

6364 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

6367 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

6370 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

6371 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

6372 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

6373 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

6374 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

6375 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

6376 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

6377 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

6378 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

6379 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

6380 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

6381 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

6382 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

6383 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

6386 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

6387 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

6388 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

6389 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

6390 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

6391 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

6392 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

6393 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

6396 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

6397 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

6398 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

6401 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

6404 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

6405 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

6413 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

6416 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

6417 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

6418 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

6419 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

6422 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

6425 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

6426 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

6436 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

6437 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6441 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

6442 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

6446 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

6447 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6451 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

6452 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

6456 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

6457 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

6458 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

6459 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

6460 
	#LTDC_GCR_DTEN
 ((
uöt32_t
)0x00010000Ë

	)

6461 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

6462 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

6463 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

6464 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

6468 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

6469 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

6473 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

6474 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6475 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6479 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

6480 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

6481 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

6482 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

6486 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

6487 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

6488 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

6489 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

6493 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

6494 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

6495 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

6496 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

6500 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

6504 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

6505 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6509 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

6510 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

6511 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

6512 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

6516 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

6517 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

6518 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

6522 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

6523 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6527 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

6528 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

6532 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

6533 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6534 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6538 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

6542 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

6546 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

6547 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6548 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

6549 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

6553 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

6554 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

6558 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

6562 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

6563 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

6567 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

6571 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

6572 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

6573 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

6574 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

6582 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

6583 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

6584 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

6585 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

6586 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

6588 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

6589 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

6590 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

6591 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

6594 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

6595 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

6596 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

6597 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

6598 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

6599 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

6600 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

6601 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

6603 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

6604 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

6605 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

6606 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

6608 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

6610 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

6611 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

6612 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

6614 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

6615 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

6616 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

6617 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

6618 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

6621 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

6624 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

6625 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

6626 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

6627 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

6628 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

6629 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

6630 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

6631 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

6632 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

6633 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

6636 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

6644 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

6645 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

6647 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

6648 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

6649 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

6650 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

6651 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

6652 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

6654 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

6655 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

6656 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

6657 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

6658 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

6659 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

6660 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

6661 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

6662 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

6664 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

6665 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

6666 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

6667 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

6668 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

6669 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

6670 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

6671 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

6672 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

6673 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

6676 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

6677 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

6678 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

6679 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

6680 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

6681 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

6682 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

6684 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

6685 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

6686 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

6687 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

6688 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

6689 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

6690 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

6691 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

6692 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

6693 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

6695 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

6696 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

6697 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

6699 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

6700 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

6701 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

6703 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

6704 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

6705 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

6706 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

6707 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

6711 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

6712 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

6713 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

6715 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

6716 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

6717 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

6720 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

6721 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

6722 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

6724 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

6725 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

6726 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

6729 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

6730 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

6731 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

6732 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

6733 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

6735 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6736 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

6737 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

6738 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

6739 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

6740 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

6741 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

6742 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

6743 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

6746 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

6747 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

6748 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

6749 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

6751 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6752 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

6753 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

6754 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

6755 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

6758 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

6759 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

6760 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

6761 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

6763 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

6764 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

6765 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

6766 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

6767 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

6770 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

6771 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

6772 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

6773 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

6774 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

6775 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

6778 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

6779 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

6780 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

6782 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

6784 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

6785 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

6786 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

6787 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

6789 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

6790 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

6791 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

6792 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

6794 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

6795 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

6796 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

6799 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

6800 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

6801 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

6802 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

6803 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

6804 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

6805 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

6806 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

6807 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

6808 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

6809 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

6810 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

6811 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

6812 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

6813 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

6814 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

6815 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

6816 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

6817 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

6818 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

6819 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

6820 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

6821 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

6824 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

6825 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

6826 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

6827 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

6828 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

6829 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

6830 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

6831 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

6832 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

6833 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

6834 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

6835 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

6836 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

6837 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

6838 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

6839 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

6840 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

6843 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

6844 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

6845 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

6847 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

6848 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

6849 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

6852 #i‡
deföed
(
STM32F40_41xxx
)

6853 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

6856 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

6857 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

6860 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

6861 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

6862 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

6863 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

6864 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

6865 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

6866 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

6867 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

6868 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

6869 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

6870 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

6871 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

6872 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

6873 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

6874 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

6875 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

6876 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

6877 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

6878 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

6879 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

6880 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

6881 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

6882 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

6883 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

6884 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

6887 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

6888 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

6889 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

6890 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

6891 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

6892 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

6893 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

6894 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

6895 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

6896 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

6897 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

6898 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

6899 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

6900 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

6901 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

6902 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

6905 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

6908 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

6909 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

6910 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

6911 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

6912 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

6913 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

6914 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

6915 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

6916 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

6917 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

6918 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

6919 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

6920 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

6921 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

6922 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

6923 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

6924 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

6925 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

6926 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

6927 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

6928 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

6929 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

6930 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

6933 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

6934 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

6935 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

6936 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

6937 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

6941 #i‡
deföed
(
STM32F40_41xxx
)

6942 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

6945 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

6946 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

6950 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

6951 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

6952 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

6953 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

6954 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

6955 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

6956 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

6957 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

6958 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

6959 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

6960 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

6961 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

6962 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

6963 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

6964 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

6965 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

6966 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

6967 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

6968 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

6969 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

6970 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

6971 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

6972 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

6973 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

6974 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

6977 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

6978 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

6979 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

6980 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

6981 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

6982 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

6983 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

6984 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

6985 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

6986 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

6987 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

6988 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

6989 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

6990 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

6991 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

6992 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

6993 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

6994 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

6997 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

6998 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

6999 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

7000 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

7001 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

7002 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

7003 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

7004 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

7005 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

7006 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

7007 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

7008 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

7009 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

7010 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

7011 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

7012 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

7013 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

7014 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

7015 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

7016 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

7017 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

7018 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

7019 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

7020 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

7021 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

7022 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

7025 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

7026 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

7027 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

7028 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

7029 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

7032 #i‡
deföed
(
STM32F40_41xxx
)

7033 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

7036 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

7037 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

7041 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

7042 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

7043 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

7044 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

7045 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

7046 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

7047 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

7048 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

7049 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

7050 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

7051 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

7052 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

7053 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

7054 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

7055 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

7056 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

7057 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

7058 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

7059 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

7060 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

7061 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

7062 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

7063 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

7064 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

7065 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

7068 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

7069 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

7070 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

7071 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

7072 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

7073 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

7074 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

7075 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

7076 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

7077 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

7078 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

7079 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

7080 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

7081 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

7082 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

7083 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

7084 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

7085 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

7088 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

7089 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

7090 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

7092 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

7093 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

7094 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

7096 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

7097 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

7100 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

7101 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

7102 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

7103 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

7104 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

7105 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

7106 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

7107 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

7108 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

7109 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

7112 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

7113 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

7114 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

7115 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

7118 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

7119 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

7120 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

7123 
	#RCC_PLLSAICFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

7124 
	#RCC_PLLSAICFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

7125 
	#RCC_PLLSAICFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

7128 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

7129 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

7130 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

7131 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

7132 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

7133 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

7142 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

7143 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

7146 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

7147 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

7148 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

7149 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

7150 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

7158 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

7159 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

7160 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7161 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7162 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

7163 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7164 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7165 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7166 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7167 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

7168 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7169 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7170 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7171 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7172 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7173 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7174 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7175 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7176 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

7177 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7178 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7179 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7180 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

7181 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7182 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7183 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7184 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7187 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

7188 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

7189 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

7190 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

7191 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

7192 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

7193 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

7194 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

7195 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

7196 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

7197 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

7198 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

7199 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

7200 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

7201 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

7202 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

7203 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

7204 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

7205 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

7206 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

7207 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

7208 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

7209 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

7210 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

7211 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

7212 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

7213 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

7214 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

7217 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

7218 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

7219 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

7220 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

7221 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

7222 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

7223 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

7224 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

7225 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

7226 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

7227 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

7228 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

7229 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

7230 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

7231 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

7232 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

7233 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

7234 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

7235 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

7236 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

7237 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

7238 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

7239 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

7240 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

7241 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

7242 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

7245 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

7246 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

7247 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

7248 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

7249 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

7250 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

7251 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

7252 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

7253 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

7254 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

7255 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

7256 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

7257 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

7258 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

7259 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

7262 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

7263 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

7266 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

7269 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

7270 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

7273 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

7274 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

7275 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

7276 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

7277 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

7278 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

7279 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

7280 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

7281 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

7282 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

7283 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

7284 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

7285 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

7286 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7287 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7288 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

7289 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7290 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7291 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7292 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7293 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

7294 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

7295 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7296 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7297 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7298 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7299 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7300 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7301 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7302 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7303 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

7304 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

7305 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7306 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7307 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7308 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

7309 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7310 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7311 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7312 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7315 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

7316 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

7317 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

7318 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

7319 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

7320 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

7321 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

7322 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

7323 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

7324 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

7325 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

7326 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

7327 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

7328 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7329 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7330 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

7331 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7332 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7333 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7334 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7335 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

7336 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

7337 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7338 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7339 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7340 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7341 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7342 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7343 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7344 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7345 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

7346 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

7347 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7348 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7349 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7350 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

7351 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7352 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7353 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7354 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7357 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

7360 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

7363 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

7364 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

7367 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

7368 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

7369 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

7370 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

7371 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

7372 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

7373 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

7374 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

7375 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

7376 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

7377 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

7378 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

7379 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

7380 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

7381 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

7382 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

7383 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

7384 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

7385 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

7386 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

7387 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

7388 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

7389 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

7390 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

7391 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

7392 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

7393 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

7396 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

7397 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

7398 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

7399 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

7400 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

7401 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

7402 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

7403 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

7404 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

7405 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

7406 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

7407 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

7408 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

7409 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

7410 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

7411 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

7412 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

7413 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

7416 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

7419 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

7420 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

7421 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

7422 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

7423 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

7424 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

7425 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

7426 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

7427 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

7428 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

7429 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

7430 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

7431 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

7434 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

7435 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

7436 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

7437 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

7438 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

7439 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

7440 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

7441 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

7442 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

7443 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

7444 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

7445 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

7446 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

7447 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

7448 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

7449 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

7450 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

7451 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

7454 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

7455 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

7456 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

7457 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

7458 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

7459 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

7462 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

7463 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

7464 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

7465 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

7466 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

7467 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

7470 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7473 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7476 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7479 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7482 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7485 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7488 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7491 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7494 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7497 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7500 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7503 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7506 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7509 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7512 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7515 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7518 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7521 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7524 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7527 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

7535 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

7536 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

7537 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

7539 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

7540 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

7541 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

7544 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

7545 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

7546 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

7548 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

7549 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

7550 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

7552 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

7553 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

7554 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

7555 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

7557 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

7558 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

7560 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

7561 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

7562 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

7564 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

7565 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

7566 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

7567 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

7568 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

7570 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

7571 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

7572 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

7573 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

7574 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

7577 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

7578 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

7579 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

7581 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

7582 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

7583 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

7584 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

7586 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

7587 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

7588 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

7589 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

7590 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

7591 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

7592 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

7594 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00080000Ë

	)

7596 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

7597 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

7598 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

7601 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

7602 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

7603 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

7604 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

7605 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

7606 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

7607 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

7608 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

7609 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

7611 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

7612 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

7613 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

7614 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

7615 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

7616 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

7617 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

7618 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

7620 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

7621 
	#SAI_xFRCR_FSPO
 ((
uöt32_t
)0x00020000Ë

	)

7622 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

7625 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

7626 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

7627 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

7628 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

7629 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

7630 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

7632 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

7633 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

7634 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

7636 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

7637 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

7638 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

7639 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

7640 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

7642 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

7645 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

7646 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

7647 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

7648 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

7649 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

7650 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

7651 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

7654 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

7655 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

7656 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

7657 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

7658 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

7659 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

7660 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

7662 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

7663 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

7664 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

7665 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

7668 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

7669 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

7670 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

7671 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

7672 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

7673 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

7674 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

7677 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

7685 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

7686 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

7687 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

7690 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

7691 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

7692 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

7693 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

7695 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

7696 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

7697 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

7699 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

7700 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

7703 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

7706 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

7708 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

7709 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

7710 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

7712 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

7713 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

7714 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

7715 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

7716 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

7717 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

7718 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

7721 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

7724 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

7727 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

7730 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

7733 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

7736 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

7739 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

7742 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

7745 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

7746 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

7747 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

7748 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

7750 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

7751 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

7752 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

7753 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

7754 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

7756 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

7757 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

7758 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

7759 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

7762 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

7765 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

7766 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

7767 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

7768 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

7769 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

7770 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

7771 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

7772 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

7773 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

7774 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

7775 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

7776 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

7777 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

7778 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

7779 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

7780 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

7781 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

7782 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

7783 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

7784 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

7785 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

7786 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

7787 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

7788 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

7791 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

7792 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

7793 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

7794 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

7795 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

7796 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

7797 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

7798 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

7799 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

7800 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

7801 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

7802 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

7803 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

7806 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

7807 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

7808 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

7809 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

7810 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

7811 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

7812 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

7813 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

7814 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

7815 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

7816 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

7817 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

7818 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

7819 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

7820 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

7821 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

7822 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

7823 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

7824 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

7825 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

7826 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

7827 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

7828 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

7829 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

7832 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

7835 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

7843 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

7844 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

7845 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

7847 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

7848 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

7849 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

7850 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

7852 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

7853 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

7854 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

7855 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

7856 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

7857 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

7858 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

7859 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

7860 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

7861 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

7864 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

7865 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

7866 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

7867 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

7868 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

7869 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

7872 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

7873 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

7874 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

7875 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

7876 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

7877 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

7878 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

7879 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

7882 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

7885 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

7888 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

7891 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

7894 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

7896 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

7897 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

7898 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

7900 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

7902 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

7903 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

7904 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

7906 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

7908 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

7909 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

7910 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

7912 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

7913 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

7916 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

7917 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

7918 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

7926 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

7927 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

7928 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

7929 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

7931 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

7933 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

7934 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

7935 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

7939 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

7940 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

7941 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

7942 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

7944 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

7946 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

7949 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

7950 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

7951 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

7952 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

7956 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

7957 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

7958 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

7959 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

7960 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

7961 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

7962 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

7963 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

7964 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

7965 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

7966 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

7971 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

7972 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

7973 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

7974 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

7975 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

7976 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

7977 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

7978 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

7979 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

7980 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

7981 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

7986 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

7987 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

7988 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

7989 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

7990 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

7991 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

7992 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

7993 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

7994 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

7995 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

7996 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

8001 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

8002 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

8003 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

8004 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

8005 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

8006 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

8007 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

8008 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

8009 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

8010 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

8011 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

8014 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

8015 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

8016 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

8017 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

8021 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

8022 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

8023 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

8024 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

8025 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

8026 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

8027 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

8028 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

8029 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

8030 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

8031 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

8036 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

8037 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

8038 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

8039 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

8040 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

8041 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

8042 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

8043 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

8044 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

8045 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

8046 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

8051 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

8052 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

8053 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

8054 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

8055 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

8056 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

8057 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

8058 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

8059 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

8060 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

8061 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

8066 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

8067 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

8068 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

8069 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

8070 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

8071 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

8072 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

8073 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

8074 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

8075 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

8076 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

8079 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

8080 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

8081 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

8082 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

8087 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

8088 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

8089 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

8090 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

8091 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

8092 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

8093 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

8094 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

8095 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

8096 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

8101 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

8102 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

8103 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

8104 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

8105 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

8106 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

8107 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

8108 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

8109 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

8110 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

8115 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

8116 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

8117 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

8118 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

8119 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

8120 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

8121 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

8122 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

8123 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

8124 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

8129 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

8130 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

8131 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

8132 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

8133 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

8134 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

8135 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

8136 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

8137 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

8138 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

8141 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

8142 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

8143 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

8144 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

8148 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

8149 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

8150 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

8151 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

8152 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

8153 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

8154 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

8155 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

8156 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

8157 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

8162 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

8163 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

8164 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

8165 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

8166 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

8167 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

8168 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

8169 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

8170 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

8171 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

8176 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

8177 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

8178 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

8179 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

8180 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

8181 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

8182 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

8183 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

8184 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

8185 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

8190 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

8191 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

8192 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

8193 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

8194 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

8195 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

8196 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

8197 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

8198 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

8199 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

8202 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

8203 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

8211 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

8212 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

8213 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

8214 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

8215 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

8217 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

8218 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

8219 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

8221 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

8223 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

8224 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

8225 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

8228 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

8229 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

8230 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

8232 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

8233 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

8234 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

8235 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

8237 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

8238 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

8239 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

8240 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

8241 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

8242 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

8243 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

8244 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

8247 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

8248 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

8249 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

8250 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

8252 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

8253 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

8254 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

8255 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

8257 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

8259 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

8260 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

8261 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

8262 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

8263 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

8265 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

8266 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

8267 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

8269 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

8270 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

8273 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

8274 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

8275 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

8276 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

8277 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

8278 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

8279 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

8280 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

8281 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

8282 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

8283 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

8284 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

8285 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

8286 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

8287 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

8290 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

8291 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

8292 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

8293 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

8294 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

8295 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

8296 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

8297 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

8298 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

8299 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

8300 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

8301 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

8304 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

8305 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

8306 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

8307 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

8308 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

8309 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

8310 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

8311 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

8314 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

8315 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

8316 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

8318 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

8319 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

8321 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

8322 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

8323 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

8324 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

8326 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

8328 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

8329 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

8330 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

8332 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

8333 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

8335 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

8336 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

8337 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

8338 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

8340 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

8344 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

8345 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

8346 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

8348 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

8349 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

8350 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

8351 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

8352 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

8354 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

8355 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

8356 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

8358 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

8359 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

8360 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

8361 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

8362 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

8365 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

8366 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

8367 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

8369 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

8370 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

8372 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

8373 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

8374 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

8375 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

8377 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

8379 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

8380 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

8381 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

8383 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

8384 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

8386 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

8387 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

8388 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

8389 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

8391 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

8395 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

8396 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

8397 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

8399 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

8400 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

8401 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

8402 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

8403 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

8405 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

8406 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

8407 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

8409 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

8410 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

8411 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

8412 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

8413 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

8416 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

8417 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

8418 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

8419 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

8420 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

8421 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

8422 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

8423 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

8424 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

8425 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

8426 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

8427 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

8428 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

8429 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

8430 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

8433 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

8436 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

8439 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

8442 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

8445 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

8448 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

8451 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

8454 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

8457 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

8458 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

8459 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

8460 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

8461 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

8462 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

8463 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

8464 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

8465 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

8467 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

8468 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

8469 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

8471 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

8472 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

8473 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

8474 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

8475 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

8476 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

8479 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

8480 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

8481 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

8482 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

8483 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

8484 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

8486 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

8487 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

8488 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

8489 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

8490 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

8491 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

8494 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

8497 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

8498 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

8499 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

8500 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

8501 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

8502 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

8511 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

8512 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

8513 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

8514 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

8515 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

8516 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

8517 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

8518 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

8519 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

8520 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

8523 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

8526 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

8527 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

8530 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

8531 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

8532 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

8533 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

8534 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

8535 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

8536 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

8537 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

8538 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

8539 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

8540 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

8541 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

8542 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

8543 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

8544 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

8547 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

8548 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

8549 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

8550 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

8551 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

8552 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

8553 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

8555 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

8556 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

8557 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

8559 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

8562 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

8563 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

8564 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

8565 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

8566 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

8567 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

8568 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

8569 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

8570 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

8571 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

8572 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

8573 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

8576 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

8577 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

8578 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

8579 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

8580 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

8581 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

8582 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

8583 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

8584 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

8586 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

8594 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

8595 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

8596 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

8597 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

8598 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

8599 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

8600 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

8601 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

8603 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

8606 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

8607 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

8608 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

8609 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

8610 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

8611 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

8612 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

8613 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

8615 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

8616 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

8617 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

8619 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

8622 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

8631 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

8632 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

8635 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

8636 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

8637 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

8638 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

8640 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

8641 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

8642 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

8645 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

8646 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

8647 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

8648 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

8649 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

8650 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

8651 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

8652 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

8653 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

8654 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

8655 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

8656 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

8657 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

8658 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

8659 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

8660 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

8661 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

8663 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

8666 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

8667 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

8668 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

8669 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

8670 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

8678 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

8679 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

8680 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

8681 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

8682 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

8683 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

8684 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

8685 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

8686 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

8687 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

8688 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

8689 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

8690 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

8691 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

8692 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

8693 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

8694 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

8695 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

8696 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

8697 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

8699 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

8700 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

8701 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

8702 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

8703 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

8704 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

8705 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

8708 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

8709 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

8710 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

8711 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

8712 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

8713 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

8714 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

8715 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

8716 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

8717 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

8718 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

8719 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

8720 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

8721 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

8724 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8727 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8730 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

8731 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

8732 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

8733 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

8734 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

8735 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

8736 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

8737 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

8738 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

8739 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

8742 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

8745 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

8746 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

8747 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

8748 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

8749 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

8750 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

8751 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

8752 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

8753 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

8754 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

8755 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

8758 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

8759 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

8762 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

8776 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

8777 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

8778 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

8779 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

8780 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

8781 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

8782 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

8785 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

8786 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

8787 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

8788 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

8789 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

8792 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

8793 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

8796 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

8799 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8802 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8803 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8804 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8805 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8806 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8807 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8808 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8809 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8810 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8811 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

8814 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8817 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8818 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8819 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8820 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8821 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8822 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8823 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8824 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8825 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8826 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

8829 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8832 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8833 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8834 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8835 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8836 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8837 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8838 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8839 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8840 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8841 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

8844 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8851 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

8852 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

8853 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

8854 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

8855 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

8856 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

8859 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

8860 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

8861 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

8864 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

8865 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

8866 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

8869 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

8870 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

8871 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

8874 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

8875 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

8876 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

8879 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8882 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8885 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8888 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8891 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8894 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8901 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

8902 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

8903 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

8904 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

8905 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

8906 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

8907 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

8908 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

8909 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

8911 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

8912 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

8913 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

8914 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

8915 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

8916 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

8919 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

8922 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8925 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

8926 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8929 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8932 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

8933 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8936 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

8939 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8942 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8945 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

8946 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

8953 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

8954 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

8955 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

8956 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

8957 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

8958 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

8959 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

8960 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

8961 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

8962 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

8963 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

8964 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

8965 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

8966 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

8967 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

8968 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

8969 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

8970 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

8971 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

8972 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

8973 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

8974 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

8975 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

8976 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

8977 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

8978 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

8979 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

8980 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

8981 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

8982 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

8983 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

8984 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

8985 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

8986 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

8987 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

8988 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

8989 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

8990 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

8991 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

8994 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

8997 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

9000 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

9003 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

9006 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

9007 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

9008 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

9009 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

9011 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

9012 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

9013 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

9014 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

9015 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

9016 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

9017 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

9018 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

9019 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

9020 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

9021 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

9022 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

9023 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

9024 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

9025 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

9026 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

9027 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

9028 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

9029 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

9030 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

9031 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

9032 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

9033 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

9034 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

9035 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

9036 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

9037 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

9038 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

9039 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

9040 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

9041 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

9042 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

9045 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

9046 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

9047 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

9048 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

9049 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

9050 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

9051 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

9052 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

9053 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

9054 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

9055 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

9056 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

9057 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

9058 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

9059 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

9060 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

9061 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

9062 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

9063 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

9064 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

9065 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

9066 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

9067 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

9068 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

9071 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

9072 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

9073 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

9074 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

9075 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

9076 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

9077 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

9078 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

9079 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

9080 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

9081 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

9082 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

9083 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

9084 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

9085 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

9088 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

9089 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

9090 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

9091 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

9094 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9097 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9100 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9103 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

9113 #ifde‡
USE_STDPERIPH_DRIVER


9114 
	~"°m32f4xx_c⁄f.h
"

9121 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

9123 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

9125 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

9127 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

9129 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

9131 
	#READ_REG
(
REG
Ë((REG))

	)

9133 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

9139 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h

33 #i‚de‡
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifde‡
__˝lu•lus


53 
uöt32_t
 
Sy°emC‹eClock
;

80 
Sy°emInô
();

81 
Sy°emC‹eClockUpd©e
();

86 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c

117 
	~"°m32f4xx.h
"

143 
	#VECT_TAB_OFFSET
 0x00

	)

149 
	#PLL_M
 25

	)

150 
	#PLL_N
 336

	)

153 
	#PLL_P
 2

	)

156 
	#PLL_Q
 7

	)

176 
uöt32_t
 
	gSy°emC‹eClock
 = 168000000;

178 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

188 
SëSysClock
();

189 #ifde‡
DATA_IN_ExtSRAM


190 
Sy°emInô_ExtMemCé
();

208 
	$Sy°emInô
()

211 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

212 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

217 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

220 
RCC
->
CFGR
 = 0x00000000;

223 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

226 
RCC
->
PLLCFGR
 = 0x24003010;

229 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

232 
RCC
->
CIR
 = 0x00000000;

234 #ifde‡
DATA_IN_ExtSRAM


235 
	`Sy°emInô_ExtMemCé
();

240 
	`SëSysClock
();

243 #ifde‡
VECT_TAB_SRAM


244 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

246 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

248 
	}
}

286 
	$Sy°emC‹eClockUpd©e
()

288 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

291 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

293 
tmp
)

296 
Sy°emC‹eClock
 = 
HSI_VALUE
;

299 
Sy°emC‹eClock
 = 
HSE_VALUE
;

306 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

307 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

309 i‡(
∂lsour˚
 != 0)

312 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

317 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

320 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

321 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

324 
Sy°emC‹eClock
 = 
HSI_VALUE
;

329 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

331 
Sy°emC‹eClock
 >>
tmp
;

332 
	}
}

342 
	$SëSysClock
()

347 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

350 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

355 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

356 
SèπUpCou¡î
++;

357 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

359 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

361 
HSESètus
 = (
uöt32_t
)0x01;

365 
HSESètus
 = (
uöt32_t
)0x00;

368 i‡(
HSESètus
 =(
uöt32_t
)0x01)

371 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

372 
PWR
->
CR
 |
PWR_CR_VOS
;

375 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

378 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

381 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

384 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

385 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

388 
RCC
->
CR
 |
RCC_CR_PLLON
;

391 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

396 
FLASH
->
ACR
 = 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

399 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

400 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

403 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

412 
	}
}

420 #ifde‡
DATA_IN_ExtSRAM


429 
	$Sy°emInô_ExtMemCé
()

452 
RCC
->
AHB1ENR
 = 0x00000078;

455 
GPIOD
->
AFR
[0] = 0x00cc00cc;

456 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

458 
GPIOD
->
MODER
 = 0xaaaa0a0a;

460 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

462 
GPIOD
->
OTYPER
 = 0x00000000;

464 
GPIOD
->
PUPDR
 = 0x00000000;

467 
GPIOE
->
AFR
[0] = 0xc00cc0cc;

468 
GPIOE
->
AFR
[1] = 0xcccccccc;

470 
GPIOE
->
MODER
 = 0xaaaa828a;

472 
GPIOE
->
OSPEEDR
 = 0xffffc3cf;

474 
GPIOE
->
OTYPER
 = 0x00000000;

476 
GPIOE
->
PUPDR
 = 0x00000000;

479 
GPIOF
->
AFR
[0] = 0x00cccccc;

480 
GPIOF
->
AFR
[1] = 0xcccc0000;

482 
GPIOF
->
MODER
 = 0xaa000aaa;

484 
GPIOF
->
OSPEEDR
 = 0xff000fff;

486 
GPIOF
->
OTYPER
 = 0x00000000;

488 
GPIOF
->
PUPDR
 = 0x00000000;

491 
GPIOG
->
AFR
[0] = 0x00cccccc;

492 
GPIOG
->
AFR
[1] = 0x000000c0;

494 
GPIOG
->
MODER
 = 0x00080aaa;

496 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

498 
GPIOG
->
OTYPER
 = 0x00000000;

500 
GPIOG
->
PUPDR
 = 0x00000000;

504 
RCC
->
AHB3ENR
 = 0x00000001;

507 
FSMC_B™k1
->
BTCR
[2] = 0x00001015;

508 
FSMC_B™k1
->
BTCR
[3] = 0x00010603;

509 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

538 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h

41 #i‚de‡
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¨m_m©h.h
"

46 c⁄° 
uöt16_t
 
¨mBôRevTabÀ
[1024];

47 c⁄° 
q15_t
 
¨mRecùTabÀQ15
[64];

48 c⁄° 
q31_t
 
¨mRecùTabÀQ31
[64];

49 c⁄° 
q31_t
 
ªÆC€fAQ31
[1024];

50 c⁄° 
q31_t
 
ªÆC€fBQ31
[1024];

51 c⁄° 
Êﬂt32_t
 
twiddÀC€f_16
[32];

52 c⁄° 
Êﬂt32_t
 
twiddÀC€f_32
[64];

53 c⁄° 
Êﬂt32_t
 
twiddÀC€f_64
[128];

54 c⁄° 
Êﬂt32_t
 
twiddÀC€f_128
[256];

55 c⁄° 
Êﬂt32_t
 
twiddÀC€f_256
[512];

56 c⁄° 
Êﬂt32_t
 
twiddÀC€f_512
[1024];

57 c⁄° 
Êﬂt32_t
 
twiddÀC€f_1024
[2048];

58 c⁄° 
Êﬂt32_t
 
twiddÀC€f_2048
[4096];

59 c⁄° 
Êﬂt32_t
 
twiddÀC€f_4096
[8192];

60 
	#twiddÀC€f
 
twiddÀC€f_4096


	)

61 c⁄° 
q31_t
 
twiddÀC€fQ31
[6144];

62 c⁄° 
q15_t
 
twiddÀC€fQ15
[6144];

63 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_32
[32];

64 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_64
[64];

65 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_128
[128];

66 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_256
[256];

67 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_512
[512];

68 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_1024
[1024];

69 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_2048
[2048];

70 c⁄° 
Êﬂt32_t
 
twiddÀC€f_rf·_4096
[4096];

73 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
uöt16_t
)20 )

	)

74 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
uöt16_t
)48 )

	)

75 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
uöt16_t
)56 )

	)

76 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
uöt16_t
)208 )

	)

77 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
uöt16_t
)440 )

	)

78 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
uöt16_t
)448 )

	)

79 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
uöt16_t
)1800)

	)

80 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
uöt16_t
)3808)

	)

81 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
uöt16_t
)4032)

	)

83 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

84 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

85 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

86 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

87 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

88 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

89 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

90 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

91 c⁄° 
uöt16_t
 
¨mBôRevIndexTabÀ4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h

43 #i‚de‡
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¨m_m©h.h
"

47 
	~"¨m_comm⁄_èbÀs.h
"

49 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn16
 = {

50 16, 
twiddÀC€f_16
, 
¨mBôRevIndexTabÀ16
, 
ARMBITREVINDEXTABLE__16_TABLE_LENGTH


53 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn32
 = {

54 32, 
twiddÀC€f_32
, 
¨mBôRevIndexTabÀ32
, 
ARMBITREVINDEXTABLE__32_TABLE_LENGTH


57 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn64
 = {

58 64, 
twiddÀC€f_64
, 
¨mBôRevIndexTabÀ64
, 
ARMBITREVINDEXTABLE__64_TABLE_LENGTH


61 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn128
 = {

62 128, 
twiddÀC€f_128
, 
¨mBôRevIndexTabÀ128
, 
ARMBITREVINDEXTABLE_128_TABLE_LENGTH


65 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn256
 = {

66 256, 
twiddÀC€f_256
, 
¨mBôRevIndexTabÀ256
, 
ARMBITREVINDEXTABLE_256_TABLE_LENGTH


69 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn512
 = {

70 512, 
twiddÀC€f_512
, 
¨mBôRevIndexTabÀ512
, 
ARMBITREVINDEXTABLE_512_TABLE_LENGTH


73 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn1024
 = {

74 1024, 
twiddÀC€f_1024
, 
¨mBôRevIndexTabÀ1024
, 
ARMBITREVINDEXTABLE1024_TABLE_LENGTH


77 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn2048
 = {

78 2048, 
twiddÀC€f_2048
, 
¨mBôRevIndexTabÀ2048
, 
ARMBITREVINDEXTABLE2048_TABLE_LENGTH


81 c⁄° 
¨m_cf·_ö°™˚_f32
 
	g¨m_cf·_sR_f32_Àn4096
 = {

82 4096, 
twiddÀC€f_4096
, 
¨mBôRevIndexTabÀ4096
, 
ARMBITREVINDEXTABLE4096_TABLE_LENGTH


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h

264 #i‚de‡
_ARM_MATH_H


265 
	#_ARM_MATH_H


	)

267 
	#__CMSIS_GENERIC


	)

269 #i‡
deföed
 (
ARM_MATH_CM4
)

270 
	~"c‹e_cm4.h
"

271 #ñi‡
deföed
 (
ARM_MATH_CM3
)

272 
	~"c‹e_cm3.h
"

273 #ñi‡
deföed
 (
ARM_MATH_CM0
)

274 
	~"c‹e_cm0.h
"

275 
	#ARM_MATH_CM0_FAMILY


	)

276 #ñi‡
deföed
 (
ARM_MATH_CM0PLUS
)

277 
	~"c‹e_cm0∂us.h
"

278 
	#ARM_MATH_CM0_FAMILY


	)

280 
	~"ARMCM4.h
"

284 #unde‡
__CMSIS_GENERIC


285 
	~"°rög.h
"

286 
	~"m©h.h
"

287 #ifdef 
__˝lu•lus


297 
	#DELTA_Q31
 (0x100)

	)

298 
	#DELTA_Q15
 0x5

	)

299 
	#INDEX_MASK
 0x0000003F

	)

300 #i‚de‡
PI


301 
	#PI
 3.14159265358979f

	)

308 
	#TABLE_SIZE
 256

	)

309 
	#TABLE_SPACING_Q31
 0x800000

	)

310 
	#TABLE_SPACING_Q15
 0x80

	)

317 
	#INPUT_SPACING
 0xB60B61

	)

322 #i‚de‡
UNALIGNED_SUPPORT_DISABLE


323 
	#ALIGN4


	)

325 #i‡
deföed
 (
__GNUC__
)

326 
	#ALIGN4
 
	`__©åibuã__
((
	`Æig√d
(4)))

	)

328 
	#ALIGN4
 
	`__Æign
(4)

	)

338 
ARM_MATH_SUCCESS
 = 0,

339 
ARM_MATH_ARGUMENT_ERROR
 = -1,

340 
ARM_MATH_LENGTH_ERROR
 = -2,

341 
ARM_MATH_SIZE_MISMATCH
 = -3,

342 
ARM_MATH_NANINF
 = -4,

343 
ARM_MATH_SINGULAR
 = -5,

344 
ARM_MATH_TEST_FAILURE
 = -6

345 } 
	t¨m_°©us
;

350 
öt8_t
 
	tq7_t
;

355 
öt16_t
 
	tq15_t
;

360 
öt32_t
 
	tq31_t
;

365 
öt64_t
 
	tq63_t
;

370 
	tÊﬂt32_t
;

375 
	tÊﬂt64_t
;

380 #i‡
deföed
 
__CC_ARM


381 
	#__SIMD32_TYPE
 
öt32_t
 
__∑cked


	)

382 
	#CMSIS_UNUSED
 
	`__©åibuã__
((
unu£d
))

	)

383 #ñi‡
deföed
 
__ICCARM__


384 
	#CMSIS_UNUSED


	)

385 
	#__SIMD32_TYPE
 
öt32_t
 
__∑cked


	)

386 #ñi‡
deföed
 
__GNUC__


387 
	#__SIMD32_TYPE
 
öt32_t


	)

388 
	#CMSIS_UNUSED
 
	`__©åibuã__
((
unu£d
))

	)

390 #îr‹ 
Unknown
 
compûî


393 
	#__SIMD32
(
addr
Ë(*(
__SIMD32_TYPE
 **Ë& (addr))

	)

394 
	#__SIMD32_CONST
(
addr
Ë((
__SIMD32_TYPE
 *)◊ddr))

	)

396 
	#_SIMD32_OFFSET
(
addr
Ë(*(
__SIMD32_TYPE
 *Ë◊ddr))

	)

398 
	#__SIMD64
(
addr
Ë(*(
öt64_t
 **Ë& (addr))

	)

400 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0_FAMILY
)

404 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1Ë<< 0Ë& (öt32_t)0x0000FFFFË| \

	)

405 (((
öt32_t
)(
ARG2
Ë<< 
ARG3
) & (int32_t)0xFFFF0000) )

406 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1Ë<< 0Ë& (öt32_t)0xFFFF0000Ë| \

	)

407 (((
öt32_t
)(
ARG2
Ë>> 
ARG3
) & (int32_t)0x0000FFFF) )

415 #i‚de‡
ARM_MATH_BIG_ENDIAN


417 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v0Ë<< 0Ë& (öt32_t)0x000000FFË| \

	)

418 (((
öt32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

419 (((
öt32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

420 (((
öt32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

423 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v3Ë<< 0Ë& (öt32_t)0x000000FFË| \

	)

424 (((
öt32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

425 (((
öt32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

426 (((
öt32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

434 
__INLINE
 
q31_t
 
˛ù_q63_to_q31
(

435 
q63_t
 
x
)

437  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

438 ((0x7FFFFFFF ^ ((
q31_t
Ë(
x
 >> 63)))) : (q31_t) x;

444 
__INLINE
 
q15_t
 
˛ù_q63_to_q15
(

445 
q63_t
 
x
)

447  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

448 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 63)))) : (q15_t) (x >> 15);

454 
__INLINE
 
q7_t
 
˛ù_q31_to_q7
(

455 
q31_t
 
x
)

457  ((
q31_t
Ë(
x
 >> 24) != ((q31_t) x >> 23)) ?

458 ((0x7F ^ ((
q7_t
Ë(
x
 >> 31)))) : (q7_t) x;

464 
__INLINE
 
q15_t
 
˛ù_q31_to_q15
(

465 
q31_t
 
x
)

467  ((
q31_t
Ë(
x
 >> 16) != ((q31_t) x >> 15)) ?

468 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 31)))) : (q15_t) x;

475 
__INLINE
 
q63_t
 
mu…32x64
(

476 
q63_t
 
x
,

477 
q31_t
 
y
)

479  ((((
q63_t
Ë(
x
 & 0x00000000FFFFFFFFË* 
y
) >> 32) +

480 (((
q63_t
Ë(
x
 >> 32Ë* 
y
)));

484 #i‡
deföed
 (
ARM_MATH_CM0_FAMILY
Ë&& deföed ( 
__CC_ARM
 )

485 
	#__CLZ
 
__˛z


	)

488 #i‡
deföed
 (
ARM_MATH_CM0_FAMILY
Ë&& ((deföed (
__ICCARM__
)Ë||(deföed (
__GNUC__
)Ë|| deföed (
__TASKING__
) )

490 
__INLINE
 
uöt32_t
 
__CLZ
(

491 
q31_t
 
d©a
);

494 
__INLINE
 
uöt32_t
 
__CLZ
(

495 
q31_t
 
d©a
)

497 
uöt32_t
 
cou¡
 = 0;

498 
uöt32_t
 
mask
 = 0x80000000;

500 (
d©a
 & 
mask
) == 0)

502 
cou¡
 += 1u;

503 
mask
 = mask >> 1u;

506  (
cou¡
);

516 
__INLINE
 
uöt32_t
 
¨m_ªcù_q31
(

517 
q31_t
 
ö
,

518 
q31_t
 * 
d°
,

519 
q31_t
 * 
pRecùTabÀ
)

522 
uöt32_t
 
out
, 
ãmpVÆ
;

523 
uöt32_t
 
ödex
, 
i
;

524 
uöt32_t
 
signBôs
;

526 if(
ö
 > 0)

528 
signBôs
 = 
__CLZ
(
ö
) - 1;

532 
signBôs
 = 
__CLZ
(-
ö
) - 1;

536 
ö
 = i¿<< 
signBôs
;

539 
ödex
 = (
uöt32_t
Ë(
ö
 >> 24u);

540 
ödex
 = (ödex & 
INDEX_MASK
);

543 
out
 = 
pRecùTabÀ
[
ödex
];

547 
i
 = 0u; i < 2u; i++)

549 
ãmpVÆ
 = (
q31_t
Ë(((
q63_t
Ë
ö
 * 
out
) >> 31u);

550 
ãmpVÆ
 = 0x7FFFFFFF -ÅempVal;

553 
out
 = (
q31_t
Ë
˛ù_q63_to_q31
(((
q63_t
Ëouà* 
ãmpVÆ
) >> 30u);

557 *
d°
 = 
out
;

560  (
signBôs
 + 1u);

567 
__INLINE
 
uöt32_t
 
¨m_ªcù_q15
(

568 
q15_t
 
ö
,

569 
q15_t
 * 
d°
,

570 
q15_t
 * 
pRecùTabÀ
)

573 
uöt32_t
 
out
 = 0, 
ãmpVÆ
 = 0;

574 
uöt32_t
 
ödex
 = 0, 
i
 = 0;

575 
uöt32_t
 
signBôs
 = 0;

577 if(
ö
 > 0)

579 
signBôs
 = 
__CLZ
(
ö
) - 17;

583 
signBôs
 = 
__CLZ
(-
ö
) - 17;

587 
ö
 = i¿<< 
signBôs
;

590 
ödex
 = 
ö
 >> 8;

591 
ödex
 = (ödex & 
INDEX_MASK
);

594 
out
 = 
pRecùTabÀ
[
ödex
];

598 
i
 = 0; i < 2; i++)

600 
ãmpVÆ
 = (
q15_t
Ë(((
q31_t
Ë
ö
 * 
out
) >> 15);

601 
ãmpVÆ
 = 0x7FFF -ÅempVal;

603 
out
 = (
q15_t
Ë(((
q31_t
Ëouà* 
ãmpVÆ
) >> 14);

607 *
d°
 = 
out
;

610  (
signBôs
 + 1);

618 #i‡
deföed
(
ARM_MATH_CM0_FAMILY
)

620 
__INLINE
 
q31_t
 
__SSAT
(

621 
q31_t
 
x
,

622 
uöt32_t
 
y
)

624 
öt32_t
 
posMax
, 
√gMö
;

625 
uöt32_t
 
i
;

627 
posMax
 = 1;

628 
i
 = 0; i < (
y
 - 1); i++)

630 
posMax
 =ÖosMax * 2;

633 if(
x
 > 0)

635 
posMax
 = (posMax - 1);

637 if(
x
 > 
posMax
)

639 
x
 = 
posMax
;

644 
√gMö
 = -
posMax
;

646 if(
x
 < 
√gMö
)

648 
x
 = 
√gMö
;

651  (
x
);

663 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0_FAMILY
)

668 
__INLINE
 
q31_t
 
__QADD8
(

669 
q31_t
 
x
,

670 
q31_t
 
y
)

673 
q31_t
 
sum
;

674 
q7_t
 
r
, 
s
, 
t
, 
u
;

676 
r
 = (
q7_t
Ë
x
;

677 
s
 = (
q7_t
Ë
y
;

679 
r
 = 
__SSAT
((
q31_t
Ë‘ + 
s
), 8);

680 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë+ ((
y
 << 16) >> 24))), 8);

681 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë+ ((
y
 << 8) >> 24))), 8);

682 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë+ (
y
 >> 24))), 8);

684 
sum
 =

685 (((
q31_t
Ë
u
 << 24Ë& 0xFF000000Ë| (((q31_tË
t
 << 16) & 0x00FF0000) |

686 (((
q31_t
Ë
s
 << 8Ë& 0x0000FF00Ë| (
r
 & 0x000000FF);

688  
sum
;

695 
__INLINE
 
q31_t
 
__QSUB8
(

696 
q31_t
 
x
,

697 
q31_t
 
y
)

700 
q31_t
 
sum
;

701 
q31_t
 
r
, 
s
, 
t
, 
u
;

703 
r
 = (
q7_t
Ë
x
;

704 
s
 = (
q7_t
Ë
y
;

706 
r
 = 
__SSAT
(‘ - 
s
), 8);

707 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë- ((
y
 << 16) >> 24))), 8) << 8;

708 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë- ((
y
 << 8) >> 24))), 8) << 16;

709 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë- (
y
 >> 24))), 8) << 24;

711 
sum
 =

712 (
u
 & 0xFF000000Ë| (
t
 & 0x00FF0000Ë| (
s
 & 0x0000FF00Ë| (
r
 &

715  
sum
;

725 
__INLINE
 
q31_t
 
__QADD16
(

726 
q31_t
 
x
,

727 
q31_t
 
y
)

730 
q31_t
 
sum
;

731 
q31_t
 
r
, 
s
;

733 
r
 = (Ë
x
;

734 
s
 = (Ë
y
;

736 
r
 = 
__SSAT
‘ + 
s
, 16);

737 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë+ (
y
 >> 16))), 16) << 16;

739 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

741  
sum
;

748 
__INLINE
 
q31_t
 
__SHADD16
(

749 
q31_t
 
x
,

750 
q31_t
 
y
)

753 
q31_t
 
sum
;

754 
q31_t
 
r
, 
s
;

756 
r
 = (Ë
x
;

757 
s
 = (Ë
y
;

759 
r
 = (‘ >> 1Ë+ (
s
 >> 1));

760 
s
 = ((
q31_t
Ë((
x
 >> 17Ë+ (
y
 >> 17))) << 16;

762 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

764  
sum
;

771 
__INLINE
 
q31_t
 
__QSUB16
(

772 
q31_t
 
x
,

773 
q31_t
 
y
)

776 
q31_t
 
sum
;

777 
q31_t
 
r
, 
s
;

779 
r
 = (Ë
x
;

780 
s
 = (Ë
y
;

782 
r
 = 
__SSAT
‘ - 
s
, 16);

783 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë- (
y
 >> 16))), 16) << 16;

785 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

787  
sum
;

793 
__INLINE
 
q31_t
 
__SHSUB16
(

794 
q31_t
 
x
,

795 
q31_t
 
y
)

798 
q31_t
 
diff
;

799 
q31_t
 
r
, 
s
;

801 
r
 = (Ë
x
;

802 
s
 = (Ë
y
;

804 
r
 = (‘ >> 1Ë- (
s
 >> 1));

805 
s
 = (((
x
 >> 17Ë- (
y
 >> 17)) << 16);

807 
diff
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

809  
diff
;

815 
__INLINE
 
q31_t
 
__QASX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
 = 0;

822 
sum
 =

823 ((
sum
 +

824 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë+ (Ë
y
))) << 16) +

825 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 - (Ë(
y
 >> 16)));

827  
sum
;

833 
__INLINE
 
q31_t
 
__SHASX
(

834 
q31_t
 
x
,

835 
q31_t
 
y
)

838 
q31_t
 
sum
;

839 
q31_t
 
r
, 
s
;

841 
r
 = (Ë
x
;

842 
s
 = (Ë
y
;

844 
r
 = (‘ >> 1Ë- (
y
 >> 17));

845 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

847 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

849  
sum
;

856 
__INLINE
 
q31_t
 
__QSAX
(

857 
q31_t
 
x
,

858 
q31_t
 
y
)

861 
q31_t
 
sum
 = 0;

863 
sum
 =

864 ((
sum
 +

865 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë- (Ë
y
))) << 16) +

866 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 + (Ë(
y
 >> 16)));

868  
sum
;

874 
__INLINE
 
q31_t
 
__SHSAX
(

875 
q31_t
 
x
,

876 
q31_t
 
y
)

879 
q31_t
 
sum
;

880 
q31_t
 
r
, 
s
;

882 
r
 = (Ë
x
;

883 
s
 = (Ë
y
;

885 
r
 = (‘ >> 1Ë+ (
y
 >> 17));

886 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

888 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

890  
sum
;

896 
__INLINE
 
q31_t
 
__SMUSDX
(

897 
q31_t
 
x
,

898 
q31_t
 
y
)

901  ((
q31_t
Ë(((Ë
x
 * (Ë(
y
 >> 16)) -

902 ((Ë(
x
 >> 16Ë* (Ë
y
)));

908 
__INLINE
 
q31_t
 
__SMUADX
(

909 
q31_t
 
x
,

910 
q31_t
 
y
)

913  ((
q31_t
Ë(((Ë
x
 * (Ë(
y
 >> 16)) +

914 ((Ë(
x
 >> 16Ë* (Ë
y
)));

920 
__INLINE
 
q31_t
 
__QADD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
)

924  
˛ù_q63_to_q31
((
q63_t
Ë
x
 + 
y
);

930 
__INLINE
 
q31_t
 
__QSUB
(

931 
q31_t
 
x
,

932 
q31_t
 
y
)

934  
˛ù_q63_to_q31
((
q63_t
Ë
x
 - 
y
);

940 
__INLINE
 
q31_t
 
__SMLAD
(

941 
q31_t
 
x
,

942 
q31_t
 
y
,

943 
q31_t
 
sum
)

946  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

947 ((Ë
x
 * (Ë
y
));

953 
__INLINE
 
q31_t
 
__SMLADX
(

954 
q31_t
 
x
,

955 
q31_t
 
y
,

956 
q31_t
 
sum
)

959  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

960 ((Ë
x
 * (Ë(
y
 >> 16)));

966 
__INLINE
 
q31_t
 
__SMLSDX
(

967 
q31_t
 
x
,

968 
q31_t
 
y
,

969 
q31_t
 
sum
)

972  (
sum
 - ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

973 ((Ë
x
 * (Ë(
y
 >> 16)));

979 
__INLINE
 
q63_t
 
__SMLALD
(

980 
q31_t
 
x
,

981 
q31_t
 
y
,

982 
q63_t
 
sum
)

985  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

986 ((Ë
x
 * (Ë
y
));

992 
__INLINE
 
q63_t
 
__SMLALDX
(

993 
q31_t
 
x
,

994 
q31_t
 
y
,

995 
q63_t
 
sum
)

998  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë
y
)) +

999 ((Ë
x
 * (Ë(
y
 >> 16));

1005 
__INLINE
 
q31_t
 
__SMUAD
(

1006 
q31_t
 
x
,

1007 
q31_t
 
y
)

1010  (((
x
 >> 16Ë* (
y
 >> 16)) +

1011 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

1017 
__INLINE
 
q31_t
 
__SMUSD
(

1018 
q31_t
 
x
,

1019 
q31_t
 
y
)

1022  (-((
x
 >> 16Ë* (
y
 >> 16)) +

1023 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

1030 
__INLINE
 
q31_t
 
__SXTB16
(

1031 
q31_t
 
x
)

1034  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1035 (((
x
 << 8) >> 8) & 0xFFFF0000));

1047 
uöt16_t
 
numT≠s
;

1048 
q7_t
 *
pSèã
;

1049 
q7_t
 *
pC€ffs
;

1050 } 
	t¨m_fú_ö°™˚_q7
;

1057 
uöt16_t
 
numT≠s
;

1058 
q15_t
 *
pSèã
;

1059 
q15_t
 *
pC€ffs
;

1060 } 
	t¨m_fú_ö°™˚_q15
;

1067 
uöt16_t
 
numT≠s
;

1068 
q31_t
 *
pSèã
;

1069 
q31_t
 *
pC€ffs
;

1070 } 
	t¨m_fú_ö°™˚_q31
;

1077 
uöt16_t
 
numT≠s
;

1078 
Êﬂt32_t
 *
pSèã
;

1079 
Êﬂt32_t
 *
pC€ffs
;

1080 } 
	t¨m_fú_ö°™˚_f32
;

1091 
¨m_fú_q7
(

1092 c⁄° 
¨m_fú_ö°™˚_q7
 * 
S
,

1093 
q7_t
 * 
pSrc
,

1094 
q7_t
 * 
pD°
,

1095 
uöt32_t
 
blockSize
);

1107 
¨m_fú_öô_q7
(

1108 
¨m_fú_ö°™˚_q7
 * 
S
,

1109 
uöt16_t
 
numT≠s
,

1110 
q7_t
 * 
pC€ffs
,

1111 
q7_t
 * 
pSèã
,

1112 
uöt32_t
 
blockSize
);

1123 
¨m_fú_q15
(

1124 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1125 
q15_t
 * 
pSrc
,

1126 
q15_t
 * 
pD°
,

1127 
uöt32_t
 
blockSize
);

1137 
¨m_fú_Á°_q15
(

1138 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1139 
q15_t
 * 
pSrc
,

1140 
q15_t
 * 
pD°
,

1141 
uöt32_t
 
blockSize
);

1154 
¨m_°©us
 
¨m_fú_öô_q15
(

1155 
¨m_fú_ö°™˚_q15
 * 
S
,

1156 
uöt16_t
 
numT≠s
,

1157 
q15_t
 * 
pC€ffs
,

1158 
q15_t
 * 
pSèã
,

1159 
uöt32_t
 
blockSize
);

1169 
¨m_fú_q31
(

1170 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1171 
q31_t
 * 
pSrc
,

1172 
q31_t
 * 
pD°
,

1173 
uöt32_t
 
blockSize
);

1183 
¨m_fú_Á°_q31
(

1184 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1185 
q31_t
 * 
pSrc
,

1186 
q31_t
 * 
pD°
,

1187 
uöt32_t
 
blockSize
);

1198 
¨m_fú_öô_q31
(

1199 
¨m_fú_ö°™˚_q31
 * 
S
,

1200 
uöt16_t
 
numT≠s
,

1201 
q31_t
 * 
pC€ffs
,

1202 
q31_t
 * 
pSèã
,

1203 
uöt32_t
 
blockSize
);

1213 
¨m_fú_f32
(

1214 c⁄° 
¨m_fú_ö°™˚_f32
 * 
S
,

1215 
Êﬂt32_t
 * 
pSrc
,

1216 
Êﬂt32_t
 * 
pD°
,

1217 
uöt32_t
 
blockSize
);

1228 
¨m_fú_öô_f32
(

1229 
¨m_fú_ö°™˚_f32
 * 
S
,

1230 
uöt16_t
 
numT≠s
,

1231 
Êﬂt32_t
 * 
pC€ffs
,

1232 
Êﬂt32_t
 * 
pSèã
,

1233 
uöt32_t
 
blockSize
);

1241 
öt8_t
 
numSèges
;

1242 
q15_t
 *
pSèã
;

1243 
q15_t
 *
pC€ffs
;

1244 
öt8_t
 
po°Shi·
;

1246 } 
	t¨m_biquad_ˇsd_df1_ö°_q15
;

1254 
uöt32_t
 
numSèges
;

1255 
q31_t
 *
pSèã
;

1256 
q31_t
 *
pC€ffs
;

1257 
uöt8_t
 
po°Shi·
;

1259 } 
	t¨m_biquad_ˇsd_df1_ö°_q31
;

1266 
uöt32_t
 
numSèges
;

1267 
Êﬂt32_t
 *
pSèã
;

1268 
Êﬂt32_t
 *
pC€ffs
;

1271 } 
	t¨m_biquad_ˇsd_df1_ö°_f32
;

1284 
¨m_biquad_ˇsˇde_df1_q15
(

1285 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1286 
q15_t
 * 
pSrc
,

1287 
q15_t
 * 
pD°
,

1288 
uöt32_t
 
blockSize
);

1300 
¨m_biquad_ˇsˇde_df1_öô_q15
(

1301 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1302 
uöt8_t
 
numSèges
,

1303 
q15_t
 * 
pC€ffs
,

1304 
q15_t
 * 
pSèã
,

1305 
öt8_t
 
po°Shi·
);

1317 
¨m_biquad_ˇsˇde_df1_Á°_q15
(

1318 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1319 
q15_t
 * 
pSrc
,

1320 
q15_t
 * 
pD°
,

1321 
uöt32_t
 
blockSize
);

1333 
¨m_biquad_ˇsˇde_df1_q31
(

1334 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1335 
q31_t
 * 
pSrc
,

1336 
q31_t
 * 
pD°
,

1337 
uöt32_t
 
blockSize
);

1348 
¨m_biquad_ˇsˇde_df1_Á°_q31
(

1349 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1350 
q31_t
 * 
pSrc
,

1351 
q31_t
 * 
pD°
,

1352 
uöt32_t
 
blockSize
);

1364 
¨m_biquad_ˇsˇde_df1_öô_q31
(

1365 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1366 
uöt8_t
 
numSèges
,

1367 
q31_t
 * 
pC€ffs
,

1368 
q31_t
 * 
pSèã
,

1369 
öt8_t
 
po°Shi·
);

1380 
¨m_biquad_ˇsˇde_df1_f32
(

1381 c⁄° 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1382 
Êﬂt32_t
 * 
pSrc
,

1383 
Êﬂt32_t
 * 
pD°
,

1384 
uöt32_t
 
blockSize
);

1395 
¨m_biquad_ˇsˇde_df1_öô_f32
(

1396 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1397 
uöt8_t
 
numSèges
,

1398 
Êﬂt32_t
 * 
pC€ffs
,

1399 
Êﬂt32_t
 * 
pSèã
);

1408 
uöt16_t
 
numRows
;

1409 
uöt16_t
 
numCﬁs
;

1410 
Êﬂt32_t
 *
pD©a
;

1411 } 
	t¨m_m©rix_ö°™˚_f32
;

1419 
uöt16_t
 
numRows
;

1420 
uöt16_t
 
numCﬁs
;

1421 
q15_t
 *
pD©a
;

1423 } 
	t¨m_m©rix_ö°™˚_q15
;

1431 
uöt16_t
 
numRows
;

1432 
uöt16_t
 
numCﬁs
;

1433 
q31_t
 *
pD©a
;

1435 } 
	t¨m_m©rix_ö°™˚_q31
;

1448 
¨m_°©us
 
¨m_m©_add_f32
(

1449 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1450 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1451 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1462 
¨m_°©us
 
¨m_m©_add_q15
(

1463 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1464 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1465 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1476 
¨m_°©us
 
¨m_m©_add_q31
(

1477 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1478 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1479 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1490 
¨m_°©us
 
¨m_m©_å™s_f32
(

1491 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1492 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1503 
¨m_°©us
 
¨m_m©_å™s_q15
(

1504 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1505 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1515 
¨m_°©us
 
¨m_m©_å™s_q31
(

1516 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1517 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1529 
¨m_°©us
 
¨m_m©_mu…_f32
(

1530 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1531 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1532 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1544 
¨m_°©us
 
¨m_m©_mu…_q15
(

1545 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1546 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1547 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1548 
q15_t
 * 
pSèã
);

1560 
¨m_°©us
 
¨m_m©_mu…_Á°_q15
(

1561 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1562 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1563 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1564 
q15_t
 * 
pSèã
);

1575 
¨m_°©us
 
¨m_m©_mu…_q31
(

1576 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1577 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1578 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1589 
¨m_°©us
 
¨m_m©_mu…_Á°_q31
(

1590 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1591 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1592 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1604 
¨m_°©us
 
¨m_m©_sub_f32
(

1605 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1606 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1607 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1618 
¨m_°©us
 
¨m_m©_sub_q15
(

1619 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1620 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1621 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1632 
¨m_°©us
 
¨m_m©_sub_q31
(

1633 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1634 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1635 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1646 
¨m_°©us
 
¨m_m©_sˇÀ_f32
(

1647 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1648 
Êﬂt32_t
 
sˇÀ
,

1649 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1661 
¨m_°©us
 
¨m_m©_sˇÀ_q15
(

1662 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1663 
q15_t
 
sˇÀFø˘
,

1664 
öt32_t
 
shi·
,

1665 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1677 
¨m_°©us
 
¨m_m©_sˇÀ_q31
(

1678 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1679 
q31_t
 
sˇÀFø˘
,

1680 
öt32_t
 
shi·
,

1681 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1693 
¨m_m©_öô_q31
(

1694 
¨m_m©rix_ö°™˚_q31
 * 
S
,

1695 
uöt16_t
 
nRows
,

1696 
uöt16_t
 
nCﬁumns
,

1697 
q31_t
 * 
pD©a
);

1708 
¨m_m©_öô_q15
(

1709 
¨m_m©rix_ö°™˚_q15
 * 
S
,

1710 
uöt16_t
 
nRows
,

1711 
uöt16_t
 
nCﬁumns
,

1712 
q15_t
 * 
pD©a
);

1723 
¨m_m©_öô_f32
(

1724 
¨m_m©rix_ö°™˚_f32
 * 
S
,

1725 
uöt16_t
 
nRows
,

1726 
uöt16_t
 
nCﬁumns
,

1727 
Êﬂt32_t
 * 
pD©a
);

1736 
q15_t
 
A0
;

1737 #ifde‡
ARM_MATH_CM0_FAMILY


1738 
q15_t
 
A1
;

1739 
q15_t
 
A2
;

1741 
q31_t
 
A1
;

1743 
q15_t
 
°©e
[3];

1744 
q15_t
 
Kp
;

1745 
q15_t
 
Ki
;

1746 
q15_t
 
Kd
;

1747 } 
	t¨m_pid_ö°™˚_q15
;

1754 
q31_t
 
A0
;

1755 
q31_t
 
A1
;

1756 
q31_t
 
A2
;

1757 
q31_t
 
°©e
[3];

1758 
q31_t
 
Kp
;

1759 
q31_t
 
Ki
;

1760 
q31_t
 
Kd
;

1762 } 
	t¨m_pid_ö°™˚_q31
;

1769 
Êﬂt32_t
 
A0
;

1770 
Êﬂt32_t
 
A1
;

1771 
Êﬂt32_t
 
A2
;

1772 
Êﬂt32_t
 
°©e
[3];

1773 
Êﬂt32_t
 
Kp
;

1774 
Êﬂt32_t
 
Ki
;

1775 
Êﬂt32_t
 
Kd
;

1776 } 
	t¨m_pid_ö°™˚_f32
;

1786 
¨m_pid_öô_f32
(

1787 
¨m_pid_ö°™˚_f32
 * 
S
,

1788 
öt32_t
 
ª£tSèãFœg
);

1795 
¨m_pid_ª£t_f32
(

1796 
¨m_pid_ö°™˚_f32
 * 
S
);

1805 
¨m_pid_öô_q31
(

1806 
¨m_pid_ö°™˚_q31
 * 
S
,

1807 
öt32_t
 
ª£tSèãFœg
);

1816 
¨m_pid_ª£t_q31
(

1817 
¨m_pid_ö°™˚_q31
 * 
S
);

1825 
¨m_pid_öô_q15
(

1826 
¨m_pid_ö°™˚_q15
 * 
S
,

1827 
öt32_t
 
ª£tSèãFœg
);

1834 
¨m_pid_ª£t_q15
(

1835 
¨m_pid_ö°™˚_q15
 * 
S
);

1843 
uöt32_t
 
nVÆues
;

1844 
Êﬂt32_t
 
x1
;

1845 
Êﬂt32_t
 
xS∑cög
;

1846 
Êﬂt32_t
 *
pYD©a
;

1847 } 
	t¨m_löór_öãΩ_ö°™˚_f32
;

1855 
uöt16_t
 
numRows
;

1856 
uöt16_t
 
numCﬁs
;

1857 
Êﬂt32_t
 *
pD©a
;

1858 } 
	t¨m_bûöór_öãΩ_ö°™˚_f32
;

1866 
uöt16_t
 
numRows
;

1867 
uöt16_t
 
numCﬁs
;

1868 
q31_t
 *
pD©a
;

1869 } 
	t¨m_bûöór_öãΩ_ö°™˚_q31
;

1877 
uöt16_t
 
numRows
;

1878 
uöt16_t
 
numCﬁs
;

1879 
q15_t
 *
pD©a
;

1880 } 
	t¨m_bûöór_öãΩ_ö°™˚_q15
;

1888 
uöt16_t
 
numRows
;

1889 
uöt16_t
 
numCﬁs
;

1890 
q7_t
 *
pD©a
;

1891 } 
	t¨m_bûöór_öãΩ_ö°™˚_q7
;

1903 
¨m_mu…_q7
(

1904 
q7_t
 * 
pSrcA
,

1905 
q7_t
 * 
pSrcB
,

1906 
q7_t
 * 
pD°
,

1907 
uöt32_t
 
blockSize
);

1918 
¨m_mu…_q15
(

1919 
q15_t
 * 
pSrcA
,

1920 
q15_t
 * 
pSrcB
,

1921 
q15_t
 * 
pD°
,

1922 
uöt32_t
 
blockSize
);

1933 
¨m_mu…_q31
(

1934 
q31_t
 * 
pSrcA
,

1935 
q31_t
 * 
pSrcB
,

1936 
q31_t
 * 
pD°
,

1937 
uöt32_t
 
blockSize
);

1948 
¨m_mu…_f32
(

1949 
Êﬂt32_t
 * 
pSrcA
,

1950 
Êﬂt32_t
 * 
pSrcB
,

1951 
Êﬂt32_t
 * 
pD°
,

1952 
uöt32_t
 
blockSize
);

1965 
uöt16_t
 
f·Lí
;

1966 
uöt8_t
 
if·Fœg
;

1967 
uöt8_t
 
bôRevî£Fœg
;

1968 
q15_t
 *
pTwiddÀ
;

1969 
uöt16_t
 *
pBôRevTabÀ
;

1970 
uöt16_t
 
twidC€fModifõr
;

1971 
uöt16_t
 
bôRevFa˘‹
;

1972 } 
	t¨m_cf·_ødix2_ö°™˚_q15
;

1974 
¨m_°©us
 
¨m_cf·_ødix2_öô_q15
(

1975 
¨m_cf·_ødix2_ö°™˚_q15
 * 
S
,

1976 
uöt16_t
 
f·Lí
,

1977 
uöt8_t
 
if·Fœg
,

1978 
uöt8_t
 
bôRevî£Fœg
);

1980 
¨m_cf·_ødix2_q15
(

1981 c⁄° 
¨m_cf·_ødix2_ö°™˚_q15
 * 
S
,

1982 
q15_t
 * 
pSrc
);

1992 
uöt16_t
 
f·Lí
;

1993 
uöt8_t
 
if·Fœg
;

1994 
uöt8_t
 
bôRevî£Fœg
;

1995 
q15_t
 *
pTwiddÀ
;

1996 
uöt16_t
 *
pBôRevTabÀ
;

1997 
uöt16_t
 
twidC€fModifõr
;

1998 
uöt16_t
 
bôRevFa˘‹
;

1999 } 
	t¨m_cf·_ødix4_ö°™˚_q15
;

2001 
¨m_°©us
 
¨m_cf·_ødix4_öô_q15
(

2002 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

2003 
uöt16_t
 
f·Lí
,

2004 
uöt8_t
 
if·Fœg
,

2005 
uöt8_t
 
bôRevî£Fœg
);

2007 
¨m_cf·_ødix4_q15
(

2008 c⁄° 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

2009 
q15_t
 * 
pSrc
);

2017 
uöt16_t
 
f·Lí
;

2018 
uöt8_t
 
if·Fœg
;

2019 
uöt8_t
 
bôRevî£Fœg
;

2020 
q31_t
 *
pTwiddÀ
;

2021 
uöt16_t
 *
pBôRevTabÀ
;

2022 
uöt16_t
 
twidC€fModifõr
;

2023 
uöt16_t
 
bôRevFa˘‹
;

2024 } 
	t¨m_cf·_ødix2_ö°™˚_q31
;

2026 
¨m_°©us
 
¨m_cf·_ødix2_öô_q31
(

2027 
¨m_cf·_ødix2_ö°™˚_q31
 * 
S
,

2028 
uöt16_t
 
f·Lí
,

2029 
uöt8_t
 
if·Fœg
,

2030 
uöt8_t
 
bôRevî£Fœg
);

2032 
¨m_cf·_ødix2_q31
(

2033 c⁄° 
¨m_cf·_ødix2_ö°™˚_q31
 * 
S
,

2034 
q31_t
 * 
pSrc
);

2042 
uöt16_t
 
f·Lí
;

2043 
uöt8_t
 
if·Fœg
;

2044 
uöt8_t
 
bôRevî£Fœg
;

2045 
q31_t
 *
pTwiddÀ
;

2046 
uöt16_t
 *
pBôRevTabÀ
;

2047 
uöt16_t
 
twidC€fModifõr
;

2048 
uöt16_t
 
bôRevFa˘‹
;

2049 } 
	t¨m_cf·_ødix4_ö°™˚_q31
;

2052 
¨m_cf·_ødix4_q31
(

2053 c⁄° 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

2054 
q31_t
 * 
pSrc
);

2056 
¨m_°©us
 
¨m_cf·_ødix4_öô_q31
(

2057 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

2058 
uöt16_t
 
f·Lí
,

2059 
uöt8_t
 
if·Fœg
,

2060 
uöt8_t
 
bôRevî£Fœg
);

2068 
uöt16_t
 
f·Lí
;

2069 
uöt8_t
 
if·Fœg
;

2070 
uöt8_t
 
bôRevî£Fœg
;

2071 
Êﬂt32_t
 *
pTwiddÀ
;

2072 
uöt16_t
 *
pBôRevTabÀ
;

2073 
uöt16_t
 
twidC€fModifõr
;

2074 
uöt16_t
 
bôRevFa˘‹
;

2075 
Êﬂt32_t
 
⁄ebyf·Lí
;

2076 } 
	t¨m_cf·_ødix2_ö°™˚_f32
;

2079 
¨m_°©us
 
¨m_cf·_ødix2_öô_f32
(

2080 
¨m_cf·_ødix2_ö°™˚_f32
 * 
S
,

2081 
uöt16_t
 
f·Lí
,

2082 
uöt8_t
 
if·Fœg
,

2083 
uöt8_t
 
bôRevî£Fœg
);

2086 
¨m_cf·_ødix2_f32
(

2087 c⁄° 
¨m_cf·_ødix2_ö°™˚_f32
 * 
S
,

2088 
Êﬂt32_t
 * 
pSrc
);

2096 
uöt16_t
 
f·Lí
;

2097 
uöt8_t
 
if·Fœg
;

2098 
uöt8_t
 
bôRevî£Fœg
;

2099 
Êﬂt32_t
 *
pTwiddÀ
;

2100 
uöt16_t
 *
pBôRevTabÀ
;

2101 
uöt16_t
 
twidC€fModifõr
;

2102 
uöt16_t
 
bôRevFa˘‹
;

2103 
Êﬂt32_t
 
⁄ebyf·Lí
;

2104 } 
	t¨m_cf·_ødix4_ö°™˚_f32
;

2107 
¨m_°©us
 
¨m_cf·_ødix4_öô_f32
(

2108 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2109 
uöt16_t
 
f·Lí
,

2110 
uöt8_t
 
if·Fœg
,

2111 
uöt8_t
 
bôRevî£Fœg
);

2114 
¨m_cf·_ødix4_f32
(

2115 c⁄° 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2116 
Êﬂt32_t
 * 
pSrc
);

2124 
uöt16_t
 
f·Lí
;

2125 c⁄° 
Êﬂt32_t
 *
pTwiddÀ
;

2126 c⁄° 
uöt16_t
 *
pBôRevTabÀ
;

2127 
uöt16_t
 
bôRevLígth
;

2128 } 
	t¨m_cf·_ö°™˚_f32
;

2130 
¨m_cf·_f32
(

2131 c⁄° 
¨m_cf·_ö°™˚_f32
 * 
S
,

2132 
Êﬂt32_t
 * 
p1
,

2133 
uöt8_t
 
if·Fœg
,

2134 
uöt8_t
 
bôRevî£Fœg
);

2142 
uöt32_t
 
f·LíRól
;

2143 
uöt32_t
 
f·LíBy2
;

2144 
uöt8_t
 
if·FœgR
;

2145 
uöt8_t
 
bôRevî£FœgR
;

2146 
uöt32_t
 
twidC€fRModifõr
;

2147 
q15_t
 *
pTwiddÀARól
;

2148 
q15_t
 *
pTwiddÀBRól
;

2149 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2150 } 
	t¨m_rf·_ö°™˚_q15
;

2152 
¨m_°©us
 
¨m_rf·_öô_q15
(

2153 
¨m_rf·_ö°™˚_q15
 * 
S
,

2154 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2155 
uöt32_t
 
f·LíRól
,

2156 
uöt32_t
 
if·FœgR
,

2157 
uöt32_t
 
bôRevî£Fœg
);

2159 
¨m_rf·_q15
(

2160 c⁄° 
¨m_rf·_ö°™˚_q15
 * 
S
,

2161 
q15_t
 * 
pSrc
,

2162 
q15_t
 * 
pD°
);

2170 
uöt32_t
 
f·LíRól
;

2171 
uöt32_t
 
f·LíBy2
;

2172 
uöt8_t
 
if·FœgR
;

2173 
uöt8_t
 
bôRevî£FœgR
;

2174 
uöt32_t
 
twidC€fRModifõr
;

2175 
q31_t
 *
pTwiddÀARól
;

2176 
q31_t
 *
pTwiddÀBRól
;

2177 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2178 } 
	t¨m_rf·_ö°™˚_q31
;

2180 
¨m_°©us
 
¨m_rf·_öô_q31
(

2181 
¨m_rf·_ö°™˚_q31
 * 
S
,

2182 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2183 
uöt32_t
 
f·LíRól
,

2184 
uöt32_t
 
if·FœgR
,

2185 
uöt32_t
 
bôRevî£Fœg
);

2187 
¨m_rf·_q31
(

2188 c⁄° 
¨m_rf·_ö°™˚_q31
 * 
S
,

2189 
q31_t
 * 
pSrc
,

2190 
q31_t
 * 
pD°
);

2198 
uöt32_t
 
f·LíRól
;

2199 
uöt16_t
 
f·LíBy2
;

2200 
uöt8_t
 
if·FœgR
;

2201 
uöt8_t
 
bôRevî£FœgR
;

2202 
uöt32_t
 
twidC€fRModifõr
;

2203 
Êﬂt32_t
 *
pTwiddÀARól
;

2204 
Êﬂt32_t
 *
pTwiddÀBRól
;

2205 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2206 } 
	t¨m_rf·_ö°™˚_f32
;

2208 
¨m_°©us
 
¨m_rf·_öô_f32
(

2209 
¨m_rf·_ö°™˚_f32
 * 
S
,

2210 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2211 
uöt32_t
 
f·LíRól
,

2212 
uöt32_t
 
if·FœgR
,

2213 
uöt32_t
 
bôRevî£Fœg
);

2215 
¨m_rf·_f32
(

2216 c⁄° 
¨m_rf·_ö°™˚_f32
 * 
S
,

2217 
Êﬂt32_t
 * 
pSrc
,

2218 
Êﬂt32_t
 * 
pD°
);

2226 
¨m_cf·_ö°™˚_f32
 
Söt
;

2227 
uöt16_t
 
f·LíRFFT
;

2228 
Êﬂt32_t
 * 
pTwiddÀRFFT
;

2229 } 
	t¨m_rf·_Á°_ö°™˚_f32
 ;

2231 
¨m_°©us
 
¨m_rf·_Á°_öô_f32
 (

2232 
¨m_rf·_Á°_ö°™˚_f32
 * 
S
,

2233 
uöt16_t
 
f·Lí
);

2235 
¨m_rf·_Á°_f32
(

2236 
¨m_rf·_Á°_ö°™˚_f32
 * 
S
,

2237 
Êﬂt32_t
 * 
p
, flﬂt32_à* 
pOut
,

2238 
uöt8_t
 
if·Fœg
);

2246 
uöt16_t
 
N
;

2247 
uöt16_t
 
Nby2
;

2248 
Êﬂt32_t
 
n‹mÆize
;

2249 
Êﬂt32_t
 *
pTwiddÀ
;

2250 
Êﬂt32_t
 *
pCosFa˘‹
;

2251 
¨m_rf·_ö°™˚_f32
 *
pRf·
;

2252 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2253 } 
	t¨m_d˘4_ö°™˚_f32
;

2266 
¨m_°©us
 
¨m_d˘4_öô_f32
(

2267 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2268 
¨m_rf·_ö°™˚_f32
 * 
S_RFFT
,

2269 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2270 
uöt16_t
 
N
,

2271 
uöt16_t
 
Nby2
,

2272 
Êﬂt32_t
 
n‹mÆize
);

2282 
¨m_d˘4_f32
(

2283 c⁄° 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2284 
Êﬂt32_t
 * 
pSèã
,

2285 
Êﬂt32_t
 * 
pI∆öeBuf„r
);

2293 
uöt16_t
 
N
;

2294 
uöt16_t
 
Nby2
;

2295 
q31_t
 
n‹mÆize
;

2296 
q31_t
 *
pTwiddÀ
;

2297 
q31_t
 *
pCosFa˘‹
;

2298 
¨m_rf·_ö°™˚_q31
 *
pRf·
;

2299 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2300 } 
	t¨m_d˘4_ö°™˚_q31
;

2313 
¨m_°©us
 
¨m_d˘4_öô_q31
(

2314 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2315 
¨m_rf·_ö°™˚_q31
 * 
S_RFFT
,

2316 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2317 
uöt16_t
 
N
,

2318 
uöt16_t
 
Nby2
,

2319 
q31_t
 
n‹mÆize
);

2329 
¨m_d˘4_q31
(

2330 c⁄° 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2331 
q31_t
 * 
pSèã
,

2332 
q31_t
 * 
pI∆öeBuf„r
);

2340 
uöt16_t
 
N
;

2341 
uöt16_t
 
Nby2
;

2342 
q15_t
 
n‹mÆize
;

2343 
q15_t
 *
pTwiddÀ
;

2344 
q15_t
 *
pCosFa˘‹
;

2345 
¨m_rf·_ö°™˚_q15
 *
pRf·
;

2346 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2347 } 
	t¨m_d˘4_ö°™˚_q15
;

2360 
¨m_°©us
 
¨m_d˘4_öô_q15
(

2361 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2362 
¨m_rf·_ö°™˚_q15
 * 
S_RFFT
,

2363 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2364 
uöt16_t
 
N
,

2365 
uöt16_t
 
Nby2
,

2366 
q15_t
 
n‹mÆize
);

2376 
¨m_d˘4_q15
(

2377 c⁄° 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2378 
q15_t
 * 
pSèã
,

2379 
q15_t
 * 
pI∆öeBuf„r
);

2390 
¨m_add_f32
(

2391 
Êﬂt32_t
 * 
pSrcA
,

2392 
Êﬂt32_t
 * 
pSrcB
,

2393 
Êﬂt32_t
 * 
pD°
,

2394 
uöt32_t
 
blockSize
);

2405 
¨m_add_q7
(

2406 
q7_t
 * 
pSrcA
,

2407 
q7_t
 * 
pSrcB
,

2408 
q7_t
 * 
pD°
,

2409 
uöt32_t
 
blockSize
);

2420 
¨m_add_q15
(

2421 
q15_t
 * 
pSrcA
,

2422 
q15_t
 * 
pSrcB
,

2423 
q15_t
 * 
pD°
,

2424 
uöt32_t
 
blockSize
);

2435 
¨m_add_q31
(

2436 
q31_t
 * 
pSrcA
,

2437 
q31_t
 * 
pSrcB
,

2438 
q31_t
 * 
pD°
,

2439 
uöt32_t
 
blockSize
);

2450 
¨m_sub_f32
(

2451 
Êﬂt32_t
 * 
pSrcA
,

2452 
Êﬂt32_t
 * 
pSrcB
,

2453 
Êﬂt32_t
 * 
pD°
,

2454 
uöt32_t
 
blockSize
);

2465 
¨m_sub_q7
(

2466 
q7_t
 * 
pSrcA
,

2467 
q7_t
 * 
pSrcB
,

2468 
q7_t
 * 
pD°
,

2469 
uöt32_t
 
blockSize
);

2480 
¨m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD°
,

2484 
uöt32_t
 
blockSize
);

2495 
¨m_sub_q31
(

2496 
q31_t
 * 
pSrcA
,

2497 
q31_t
 * 
pSrcB
,

2498 
q31_t
 * 
pD°
,

2499 
uöt32_t
 
blockSize
);

2510 
¨m_sˇÀ_f32
(

2511 
Êﬂt32_t
 * 
pSrc
,

2512 
Êﬂt32_t
 
sˇÀ
,

2513 
Êﬂt32_t
 * 
pD°
,

2514 
uöt32_t
 
blockSize
);

2526 
¨m_sˇÀ_q7
(

2527 
q7_t
 * 
pSrc
,

2528 
q7_t
 
sˇÀFø˘
,

2529 
öt8_t
 
shi·
,

2530 
q7_t
 * 
pD°
,

2531 
uöt32_t
 
blockSize
);

2543 
¨m_sˇÀ_q15
(

2544 
q15_t
 * 
pSrc
,

2545 
q15_t
 
sˇÀFø˘
,

2546 
öt8_t
 
shi·
,

2547 
q15_t
 * 
pD°
,

2548 
uöt32_t
 
blockSize
);

2560 
¨m_sˇÀ_q31
(

2561 
q31_t
 * 
pSrc
,

2562 
q31_t
 
sˇÀFø˘
,

2563 
öt8_t
 
shi·
,

2564 
q31_t
 * 
pD°
,

2565 
uöt32_t
 
blockSize
);

2575 
¨m_abs_q7
(

2576 
q7_t
 * 
pSrc
,

2577 
q7_t
 * 
pD°
,

2578 
uöt32_t
 
blockSize
);

2588 
¨m_abs_f32
(

2589 
Êﬂt32_t
 * 
pSrc
,

2590 
Êﬂt32_t
 * 
pD°
,

2591 
uöt32_t
 
blockSize
);

2601 
¨m_abs_q15
(

2602 
q15_t
 * 
pSrc
,

2603 
q15_t
 * 
pD°
,

2604 
uöt32_t
 
blockSize
);

2614 
¨m_abs_q31
(

2615 
q31_t
 * 
pSrc
,

2616 
q31_t
 * 
pD°
,

2617 
uöt32_t
 
blockSize
);

2628 
¨m_dŸ_¥od_f32
(

2629 
Êﬂt32_t
 * 
pSrcA
,

2630 
Êﬂt32_t
 * 
pSrcB
,

2631 
uöt32_t
 
blockSize
,

2632 
Êﬂt32_t
 * 
ªsu…
);

2643 
¨m_dŸ_¥od_q7
(

2644 
q7_t
 * 
pSrcA
,

2645 
q7_t
 * 
pSrcB
,

2646 
uöt32_t
 
blockSize
,

2647 
q31_t
 * 
ªsu…
);

2658 
¨m_dŸ_¥od_q15
(

2659 
q15_t
 * 
pSrcA
,

2660 
q15_t
 * 
pSrcB
,

2661 
uöt32_t
 
blockSize
,

2662 
q63_t
 * 
ªsu…
);

2673 
¨m_dŸ_¥od_q31
(

2674 
q31_t
 * 
pSrcA
,

2675 
q31_t
 * 
pSrcB
,

2676 
uöt32_t
 
blockSize
,

2677 
q63_t
 * 
ªsu…
);

2688 
¨m_shi·_q7
(

2689 
q7_t
 * 
pSrc
,

2690 
öt8_t
 
shi·Bôs
,

2691 
q7_t
 * 
pD°
,

2692 
uöt32_t
 
blockSize
);

2703 
¨m_shi·_q15
(

2704 
q15_t
 * 
pSrc
,

2705 
öt8_t
 
shi·Bôs
,

2706 
q15_t
 * 
pD°
,

2707 
uöt32_t
 
blockSize
);

2718 
¨m_shi·_q31
(

2719 
q31_t
 * 
pSrc
,

2720 
öt8_t
 
shi·Bôs
,

2721 
q31_t
 * 
pD°
,

2722 
uöt32_t
 
blockSize
);

2733 
¨m_off£t_f32
(

2734 
Êﬂt32_t
 * 
pSrc
,

2735 
Êﬂt32_t
 
off£t
,

2736 
Êﬂt32_t
 * 
pD°
,

2737 
uöt32_t
 
blockSize
);

2748 
¨m_off£t_q7
(

2749 
q7_t
 * 
pSrc
,

2750 
q7_t
 
off£t
,

2751 
q7_t
 * 
pD°
,

2752 
uöt32_t
 
blockSize
);

2763 
¨m_off£t_q15
(

2764 
q15_t
 * 
pSrc
,

2765 
q15_t
 
off£t
,

2766 
q15_t
 * 
pD°
,

2767 
uöt32_t
 
blockSize
);

2778 
¨m_off£t_q31
(

2779 
q31_t
 * 
pSrc
,

2780 
q31_t
 
off£t
,

2781 
q31_t
 * 
pD°
,

2782 
uöt32_t
 
blockSize
);

2792 
¨m_√g©e_f32
(

2793 
Êﬂt32_t
 * 
pSrc
,

2794 
Êﬂt32_t
 * 
pD°
,

2795 
uöt32_t
 
blockSize
);

2805 
¨m_√g©e_q7
(

2806 
q7_t
 * 
pSrc
,

2807 
q7_t
 * 
pD°
,

2808 
uöt32_t
 
blockSize
);

2818 
¨m_√g©e_q15
(

2819 
q15_t
 * 
pSrc
,

2820 
q15_t
 * 
pD°
,

2821 
uöt32_t
 
blockSize
);

2831 
¨m_√g©e_q31
(

2832 
q31_t
 * 
pSrc
,

2833 
q31_t
 * 
pD°
,

2834 
uöt32_t
 
blockSize
);

2842 
¨m_c›y_f32
(

2843 
Êﬂt32_t
 * 
pSrc
,

2844 
Êﬂt32_t
 * 
pD°
,

2845 
uöt32_t
 
blockSize
);

2854 
¨m_c›y_q7
(

2855 
q7_t
 * 
pSrc
,

2856 
q7_t
 * 
pD°
,

2857 
uöt32_t
 
blockSize
);

2866 
¨m_c›y_q15
(

2867 
q15_t
 * 
pSrc
,

2868 
q15_t
 * 
pD°
,

2869 
uöt32_t
 
blockSize
);

2878 
¨m_c›y_q31
(

2879 
q31_t
 * 
pSrc
,

2880 
q31_t
 * 
pD°
,

2881 
uöt32_t
 
blockSize
);

2889 
¨m_fûl_f32
(

2890 
Êﬂt32_t
 
vÆue
,

2891 
Êﬂt32_t
 * 
pD°
,

2892 
uöt32_t
 
blockSize
);

2901 
¨m_fûl_q7
(

2902 
q7_t
 
vÆue
,

2903 
q7_t
 * 
pD°
,

2904 
uöt32_t
 
blockSize
);

2913 
¨m_fûl_q15
(

2914 
q15_t
 
vÆue
,

2915 
q15_t
 * 
pD°
,

2916 
uöt32_t
 
blockSize
);

2925 
¨m_fûl_q31
(

2926 
q31_t
 
vÆue
,

2927 
q31_t
 * 
pD°
,

2928 
uöt32_t
 
blockSize
);

2940 
¨m_c⁄v_f32
(

2941 
Êﬂt32_t
 * 
pSrcA
,

2942 
uöt32_t
 
§cALí
,

2943 
Êﬂt32_t
 * 
pSrcB
,

2944 
uöt32_t
 
§cBLí
,

2945 
Êﬂt32_t
 * 
pD°
);

2961 
¨m_c⁄v_›t_q15
(

2962 
q15_t
 * 
pSrcA
,

2963 
uöt32_t
 
§cALí
,

2964 
q15_t
 * 
pSrcB
,

2965 
uöt32_t
 
§cBLí
,

2966 
q15_t
 * 
pD°
,

2967 
q15_t
 * 
pS¸©ch1
,

2968 
q15_t
 * 
pS¸©ch2
);

2981 
¨m_c⁄v_q15
(

2982 
q15_t
 * 
pSrcA
,

2983 
uöt32_t
 
§cALí
,

2984 
q15_t
 * 
pSrcB
,

2985 
uöt32_t
 
§cBLí
,

2986 
q15_t
 * 
pD°
);

2998 
¨m_c⁄v_Á°_q15
(

2999 
q15_t
 * 
pSrcA
,

3000 
uöt32_t
 
§cALí
,

3001 
q15_t
 * 
pSrcB
,

3002 
uöt32_t
 
§cBLí
,

3003 
q15_t
 * 
pD°
);

3017 
¨m_c⁄v_Á°_›t_q15
(

3018 
q15_t
 * 
pSrcA
,

3019 
uöt32_t
 
§cALí
,

3020 
q15_t
 * 
pSrcB
,

3021 
uöt32_t
 
§cBLí
,

3022 
q15_t
 * 
pD°
,

3023 
q15_t
 * 
pS¸©ch1
,

3024 
q15_t
 * 
pS¸©ch2
);

3038 
¨m_c⁄v_q31
(

3039 
q31_t
 * 
pSrcA
,

3040 
uöt32_t
 
§cALí
,

3041 
q31_t
 * 
pSrcB
,

3042 
uöt32_t
 
§cBLí
,

3043 
q31_t
 * 
pD°
);

3055 
¨m_c⁄v_Á°_q31
(

3056 
q31_t
 * 
pSrcA
,

3057 
uöt32_t
 
§cALí
,

3058 
q31_t
 * 
pSrcB
,

3059 
uöt32_t
 
§cBLí
,

3060 
q31_t
 * 
pD°
);

3075 
¨m_c⁄v_›t_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
uöt32_t
 
§cALí
,

3078 
q7_t
 * 
pSrcB
,

3079 
uöt32_t
 
§cBLí
,

3080 
q7_t
 * 
pD°
,

3081 
q15_t
 * 
pS¸©ch1
,

3082 
q15_t
 * 
pS¸©ch2
);

3096 
¨m_c⁄v_q7
(

3097 
q7_t
 * 
pSrcA
,

3098 
uöt32_t
 
§cALí
,

3099 
q7_t
 * 
pSrcB
,

3100 
uöt32_t
 
§cBLí
,

3101 
q7_t
 * 
pD°
);

3116 
¨m_°©us
 
¨m_c⁄v_∑πül_f32
(

3117 
Êﬂt32_t
 * 
pSrcA
,

3118 
uöt32_t
 
§cALí
,

3119 
Êﬂt32_t
 * 
pSrcB
,

3120 
uöt32_t
 
§cBLí
,

3121 
Êﬂt32_t
 * 
pD°
,

3122 
uöt32_t
 
fú°Index
,

3123 
uöt32_t
 
numPoöts
);

3139 
¨m_°©us
 
¨m_c⁄v_∑πül_›t_q15
(

3140 
q15_t
 * 
pSrcA
,

3141 
uöt32_t
 
§cALí
,

3142 
q15_t
 * 
pSrcB
,

3143 
uöt32_t
 
§cBLí
,

3144 
q15_t
 * 
pD°
,

3145 
uöt32_t
 
fú°Index
,

3146 
uöt32_t
 
numPoöts
,

3147 
q15_t
 * 
pS¸©ch1
,

3148 
q15_t
 * 
pS¸©ch2
);

3163 
¨m_°©us
 
¨m_c⁄v_∑πül_q15
(

3164 
q15_t
 * 
pSrcA
,

3165 
uöt32_t
 
§cALí
,

3166 
q15_t
 * 
pSrcB
,

3167 
uöt32_t
 
§cBLí
,

3168 
q15_t
 * 
pD°
,

3169 
uöt32_t
 
fú°Index
,

3170 
uöt32_t
 
numPoöts
);

3184 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q15
(

3185 
q15_t
 * 
pSrcA
,

3186 
uöt32_t
 
§cALí
,

3187 
q15_t
 * 
pSrcB
,

3188 
uöt32_t
 
§cBLí
,

3189 
q15_t
 * 
pD°
,

3190 
uöt32_t
 
fú°Index
,

3191 
uöt32_t
 
numPoöts
);

3208 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_›t_q15
(

3209 
q15_t
 * 
pSrcA
,

3210 
uöt32_t
 
§cALí
,

3211 
q15_t
 * 
pSrcB
,

3212 
uöt32_t
 
§cBLí
,

3213 
q15_t
 * 
pD°
,

3214 
uöt32_t
 
fú°Index
,

3215 
uöt32_t
 
numPoöts
,

3216 
q15_t
 * 
pS¸©ch1
,

3217 
q15_t
 * 
pS¸©ch2
);

3232 
¨m_°©us
 
¨m_c⁄v_∑πül_q31
(

3233 
q31_t
 * 
pSrcA
,

3234 
uöt32_t
 
§cALí
,

3235 
q31_t
 * 
pSrcB
,

3236 
uöt32_t
 
§cBLí
,

3237 
q31_t
 * 
pD°
,

3238 
uöt32_t
 
fú°Index
,

3239 
uöt32_t
 
numPoöts
);

3254 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q31
(

3255 
q31_t
 * 
pSrcA
,

3256 
uöt32_t
 
§cALí
,

3257 
q31_t
 * 
pSrcB
,

3258 
uöt32_t
 
§cBLí
,

3259 
q31_t
 * 
pD°
,

3260 
uöt32_t
 
fú°Index
,

3261 
uöt32_t
 
numPoöts
);

3278 
¨m_°©us
 
¨m_c⁄v_∑πül_›t_q7
(

3279 
q7_t
 * 
pSrcA
,

3280 
uöt32_t
 
§cALí
,

3281 
q7_t
 * 
pSrcB
,

3282 
uöt32_t
 
§cBLí
,

3283 
q7_t
 * 
pD°
,

3284 
uöt32_t
 
fú°Index
,

3285 
uöt32_t
 
numPoöts
,

3286 
q15_t
 * 
pS¸©ch1
,

3287 
q15_t
 * 
pS¸©ch2
);

3302 
¨m_°©us
 
¨m_c⁄v_∑πül_q7
(

3303 
q7_t
 * 
pSrcA
,

3304 
uöt32_t
 
§cALí
,

3305 
q7_t
 * 
pSrcB
,

3306 
uöt32_t
 
§cBLí
,

3307 
q7_t
 * 
pD°
,

3308 
uöt32_t
 
fú°Index
,

3309 
uöt32_t
 
numPoöts
);

3319 
uöt8_t
 
M
;

3320 
uöt16_t
 
numT≠s
;

3321 
q15_t
 *
pC€ffs
;

3322 
q15_t
 *
pSèã
;

3323 } 
	t¨m_fú_decim©e_ö°™˚_q15
;

3331 
uöt8_t
 
M
;

3332 
uöt16_t
 
numT≠s
;

3333 
q31_t
 *
pC€ffs
;

3334 
q31_t
 *
pSèã
;

3336 } 
	t¨m_fú_decim©e_ö°™˚_q31
;

3344 
uöt8_t
 
M
;

3345 
uöt16_t
 
numT≠s
;

3346 
Êﬂt32_t
 *
pC€ffs
;

3347 
Êﬂt32_t
 *
pSèã
;

3349 } 
	t¨m_fú_decim©e_ö°™˚_f32
;

3362 
¨m_fú_decim©e_f32
(

3363 c⁄° 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3364 
Êﬂt32_t
 * 
pSrc
,

3365 
Êﬂt32_t
 * 
pD°
,

3366 
uöt32_t
 
blockSize
);

3381 
¨m_°©us
 
¨m_fú_decim©e_öô_f32
(

3382 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3383 
uöt16_t
 
numT≠s
,

3384 
uöt8_t
 
M
,

3385 
Êﬂt32_t
 * 
pC€ffs
,

3386 
Êﬂt32_t
 * 
pSèã
,

3387 
uöt32_t
 
blockSize
);

3398 
¨m_fú_decim©e_q15
(

3399 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3400 
q15_t
 * 
pSrc
,

3401 
q15_t
 * 
pD°
,

3402 
uöt32_t
 
blockSize
);

3413 
¨m_fú_decim©e_Á°_q15
(

3414 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3415 
q15_t
 * 
pSrc
,

3416 
q15_t
 * 
pD°
,

3417 
uöt32_t
 
blockSize
);

3433 
¨m_°©us
 
¨m_fú_decim©e_öô_q15
(

3434 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3435 
uöt16_t
 
numT≠s
,

3436 
uöt8_t
 
M
,

3437 
q15_t
 * 
pC€ffs
,

3438 
q15_t
 * 
pSèã
,

3439 
uöt32_t
 
blockSize
);

3450 
¨m_fú_decim©e_q31
(

3451 c⁄° 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3452 
q31_t
 * 
pSrc
,

3453 
q31_t
 * 
pD°
,

3454 
uöt32_t
 
blockSize
);

3465 
¨m_fú_decim©e_Á°_q31
(

3466 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3467 
q31_t
 * 
pSrc
,

3468 
q31_t
 * 
pD°
,

3469 
uöt32_t
 
blockSize
);

3484 
¨m_°©us
 
¨m_fú_decim©e_öô_q31
(

3485 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3486 
uöt16_t
 
numT≠s
,

3487 
uöt8_t
 
M
,

3488 
q31_t
 * 
pC€ffs
,

3489 
q31_t
 * 
pSèã
,

3490 
uöt32_t
 
blockSize
);

3500 
uöt8_t
 
L
;

3501 
uöt16_t
 
pha£Lígth
;

3502 
q15_t
 *
pC€ffs
;

3503 
q15_t
 *
pSèã
;

3504 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q15
;

3512 
uöt8_t
 
L
;

3513 
uöt16_t
 
pha£Lígth
;

3514 
q31_t
 *
pC€ffs
;

3515 
q31_t
 *
pSèã
;

3516 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q31
;

3524 
uöt8_t
 
L
;

3525 
uöt16_t
 
pha£Lígth
;

3526 
Êﬂt32_t
 *
pC€ffs
;

3527 
Êﬂt32_t
 *
pSèã
;

3528 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_f32
;

3540 
¨m_fú_öãΩﬁ©e_q15
(

3541 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3542 
q15_t
 * 
pSrc
,

3543 
q15_t
 * 
pD°
,

3544 
uöt32_t
 
blockSize
);

3559 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q15
(

3560 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3561 
uöt8_t
 
L
,

3562 
uöt16_t
 
numT≠s
,

3563 
q15_t
 * 
pC€ffs
,

3564 
q15_t
 * 
pSèã
,

3565 
uöt32_t
 
blockSize
);

3576 
¨m_fú_öãΩﬁ©e_q31
(

3577 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3578 
q31_t
 * 
pSrc
,

3579 
q31_t
 * 
pD°
,

3580 
uöt32_t
 
blockSize
);

3594 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q31
(

3595 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3596 
uöt8_t
 
L
,

3597 
uöt16_t
 
numT≠s
,

3598 
q31_t
 * 
pC€ffs
,

3599 
q31_t
 * 
pSèã
,

3600 
uöt32_t
 
blockSize
);

3612 
¨m_fú_öãΩﬁ©e_f32
(

3613 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3614 
Êﬂt32_t
 * 
pSrc
,

3615 
Êﬂt32_t
 * 
pD°
,

3616 
uöt32_t
 
blockSize
);

3630 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_f32
(

3631 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3632 
uöt8_t
 
L
,

3633 
uöt16_t
 
numT≠s
,

3634 
Êﬂt32_t
 * 
pC€ffs
,

3635 
Êﬂt32_t
 * 
pSèã
,

3636 
uöt32_t
 
blockSize
);

3644 
uöt8_t
 
numSèges
;

3645 
q63_t
 *
pSèã
;

3646 
q31_t
 *
pC€ffs
;

3647 
uöt8_t
 
po°Shi·
;

3649 } 
	t¨m_biquad_ˇs_df1_32x64_ös_q31
;

3660 
¨m_biquad_ˇs_df1_32x64_q31
(

3661 c⁄° 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3662 
q31_t
 * 
pSrc
,

3663 
q31_t
 * 
pD°
,

3664 
uöt32_t
 
blockSize
);

3676 
¨m_biquad_ˇs_df1_32x64_öô_q31
(

3677 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3678 
uöt8_t
 
numSèges
,

3679 
q31_t
 * 
pC€ffs
,

3680 
q63_t
 * 
pSèã
,

3681 
uöt8_t
 
po°Shi·
);

3691 
uöt8_t
 
numSèges
;

3692 
Êﬂt32_t
 *
pSèã
;

3693 
Êﬂt32_t
 *
pC€ffs
;

3694 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
;

3706 
¨m_biquad_ˇsˇde_df2T_f32
(

3707 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3708 
Êﬂt32_t
 * 
pSrc
,

3709 
Êﬂt32_t
 * 
pD°
,

3710 
uöt32_t
 
blockSize
);

3722 
¨m_biquad_ˇsˇde_df2T_öô_f32
(

3723 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3724 
uöt8_t
 
numSèges
,

3725 
Êﬂt32_t
 * 
pC€ffs
,

3726 
Êﬂt32_t
 * 
pSèã
);

3736 
uöt16_t
 
numSèges
;

3737 
q15_t
 *
pSèã
;

3738 
q15_t
 *
pC€ffs
;

3739 } 
	t¨m_fú_œâi˚_ö°™˚_q15
;

3747 
uöt16_t
 
numSèges
;

3748 
q31_t
 *
pSèã
;

3749 
q31_t
 *
pC€ffs
;

3750 } 
	t¨m_fú_œâi˚_ö°™˚_q31
;

3758 
uöt16_t
 
numSèges
;

3759 
Êﬂt32_t
 *
pSèã
;

3760 
Êﬂt32_t
 *
pC€ffs
;

3761 } 
	t¨m_fú_œâi˚_ö°™˚_f32
;

3772 
¨m_fú_œâi˚_öô_q15
(

3773 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3774 
uöt16_t
 
numSèges
,

3775 
q15_t
 * 
pC€ffs
,

3776 
q15_t
 * 
pSèã
);

3787 
¨m_fú_œâi˚_q15
(

3788 c⁄° 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3789 
q15_t
 * 
pSrc
,

3790 
q15_t
 * 
pD°
,

3791 
uöt32_t
 
blockSize
);

3802 
¨m_fú_œâi˚_öô_q31
(

3803 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3804 
uöt16_t
 
numSèges
,

3805 
q31_t
 * 
pC€ffs
,

3806 
q31_t
 * 
pSèã
);

3818 
¨m_fú_œâi˚_q31
(

3819 c⁄° 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3820 
q31_t
 * 
pSrc
,

3821 
q31_t
 * 
pD°
,

3822 
uöt32_t
 
blockSize
);

3833 
¨m_fú_œâi˚_öô_f32
(

3834 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3835 
uöt16_t
 
numSèges
,

3836 
Êﬂt32_t
 * 
pC€ffs
,

3837 
Êﬂt32_t
 * 
pSèã
);

3848 
¨m_fú_œâi˚_f32
(

3849 c⁄° 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3850 
Êﬂt32_t
 * 
pSrc
,

3851 
Êﬂt32_t
 * 
pD°
,

3852 
uöt32_t
 
blockSize
);

3859 
uöt16_t
 
numSèges
;

3860 
q15_t
 *
pSèã
;

3861 
q15_t
 *
pkC€ffs
;

3862 
q15_t
 *
pvC€ffs
;

3863 } 
	t¨m_iú_œâi˚_ö°™˚_q15
;

3870 
uöt16_t
 
numSèges
;

3871 
q31_t
 *
pSèã
;

3872 
q31_t
 *
pkC€ffs
;

3873 
q31_t
 *
pvC€ffs
;

3874 } 
	t¨m_iú_œâi˚_ö°™˚_q31
;

3881 
uöt16_t
 
numSèges
;

3882 
Êﬂt32_t
 *
pSèã
;

3883 
Êﬂt32_t
 *
pkC€ffs
;

3884 
Êﬂt32_t
 *
pvC€ffs
;

3885 } 
	t¨m_iú_œâi˚_ö°™˚_f32
;

3896 
¨m_iú_œâi˚_f32
(

3897 c⁄° 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3898 
Êﬂt32_t
 * 
pSrc
,

3899 
Êﬂt32_t
 * 
pD°
,

3900 
uöt32_t
 
blockSize
);

3913 
¨m_iú_œâi˚_öô_f32
(

3914 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3915 
uöt16_t
 
numSèges
,

3916 
Êﬂt32_t
 * 
pkC€ffs
,

3917 
Êﬂt32_t
 * 
pvC€ffs
,

3918 
Êﬂt32_t
 * 
pSèã
,

3919 
uöt32_t
 
blockSize
);

3931 
¨m_iú_œâi˚_q31
(

3932 c⁄° 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3933 
q31_t
 * 
pSrc
,

3934 
q31_t
 * 
pD°
,

3935 
uöt32_t
 
blockSize
);

3949 
¨m_iú_œâi˚_öô_q31
(

3950 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3951 
uöt16_t
 
numSèges
,

3952 
q31_t
 * 
pkC€ffs
,

3953 
q31_t
 * 
pvC€ffs
,

3954 
q31_t
 * 
pSèã
,

3955 
uöt32_t
 
blockSize
);

3967 
¨m_iú_œâi˚_q15
(

3968 c⁄° 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3969 
q15_t
 * 
pSrc
,

3970 
q15_t
 * 
pD°
,

3971 
uöt32_t
 
blockSize
);

3985 
¨m_iú_œâi˚_öô_q15
(

3986 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3987 
uöt16_t
 
numSèges
,

3988 
q15_t
 * 
pkC€ffs
,

3989 
q15_t
 * 
pvC€ffs
,

3990 
q15_t
 * 
pSèã
,

3991 
uöt32_t
 
blockSize
);

3999 
uöt16_t
 
numT≠s
;

4000 
Êﬂt32_t
 *
pSèã
;

4001 
Êﬂt32_t
 *
pC€ffs
;

4002 
Êﬂt32_t
 
mu
;

4003 } 
	t¨m_lms_ö°™˚_f32
;

4016 
¨m_lms_f32
(

4017 c⁄° 
¨m_lms_ö°™˚_f32
 * 
S
,

4018 
Êﬂt32_t
 * 
pSrc
,

4019 
Êﬂt32_t
 * 
pRef
,

4020 
Êﬂt32_t
 * 
pOut
,

4021 
Êﬂt32_t
 * 
pEº
,

4022 
uöt32_t
 
blockSize
);

4035 
¨m_lms_öô_f32
(

4036 
¨m_lms_ö°™˚_f32
 * 
S
,

4037 
uöt16_t
 
numT≠s
,

4038 
Êﬂt32_t
 * 
pC€ffs
,

4039 
Êﬂt32_t
 * 
pSèã
,

4040 
Êﬂt32_t
 
mu
,

4041 
uöt32_t
 
blockSize
);

4049 
uöt16_t
 
numT≠s
;

4050 
q15_t
 *
pSèã
;

4051 
q15_t
 *
pC€ffs
;

4052 
q15_t
 
mu
;

4053 
uöt32_t
 
po°Shi·
;

4054 } 
	t¨m_lms_ö°™˚_q15
;

4069 
¨m_lms_öô_q15
(

4070 
¨m_lms_ö°™˚_q15
 * 
S
,

4071 
uöt16_t
 
numT≠s
,

4072 
q15_t
 * 
pC€ffs
,

4073 
q15_t
 * 
pSèã
,

4074 
q15_t
 
mu
,

4075 
uöt32_t
 
blockSize
,

4076 
uöt32_t
 
po°Shi·
);

4089 
¨m_lms_q15
(

4090 c⁄° 
¨m_lms_ö°™˚_q15
 * 
S
,

4091 
q15_t
 * 
pSrc
,

4092 
q15_t
 * 
pRef
,

4093 
q15_t
 * 
pOut
,

4094 
q15_t
 * 
pEº
,

4095 
uöt32_t
 
blockSize
);

4104 
uöt16_t
 
numT≠s
;

4105 
q31_t
 *
pSèã
;

4106 
q31_t
 *
pC€ffs
;

4107 
q31_t
 
mu
;

4108 
uöt32_t
 
po°Shi·
;

4110 } 
	t¨m_lms_ö°™˚_q31
;

4123 
¨m_lms_q31
(

4124 c⁄° 
¨m_lms_ö°™˚_q31
 * 
S
,

4125 
q31_t
 * 
pSrc
,

4126 
q31_t
 * 
pRef
,

4127 
q31_t
 * 
pOut
,

4128 
q31_t
 * 
pEº
,

4129 
uöt32_t
 
blockSize
);

4143 
¨m_lms_öô_q31
(

4144 
¨m_lms_ö°™˚_q31
 * 
S
,

4145 
uöt16_t
 
numT≠s
,

4146 
q31_t
 * 
pC€ffs
,

4147 
q31_t
 * 
pSèã
,

4148 
q31_t
 
mu
,

4149 
uöt32_t
 
blockSize
,

4150 
uöt32_t
 
po°Shi·
);

4158 
uöt16_t
 
numT≠s
;

4159 
Êﬂt32_t
 *
pSèã
;

4160 
Êﬂt32_t
 *
pC€ffs
;

4161 
Êﬂt32_t
 
mu
;

4162 
Êﬂt32_t
 
íîgy
;

4163 
Êﬂt32_t
 
x0
;

4164 } 
	t¨m_lms_n‹m_ö°™˚_f32
;

4177 
¨m_lms_n‹m_f32
(

4178 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4179 
Êﬂt32_t
 * 
pSrc
,

4180 
Êﬂt32_t
 * 
pRef
,

4181 
Êﬂt32_t
 * 
pOut
,

4182 
Êﬂt32_t
 * 
pEº
,

4183 
uöt32_t
 
blockSize
);

4196 
¨m_lms_n‹m_öô_f32
(

4197 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4198 
uöt16_t
 
numT≠s
,

4199 
Êﬂt32_t
 * 
pC€ffs
,

4200 
Êﬂt32_t
 * 
pSèã
,

4201 
Êﬂt32_t
 
mu
,

4202 
uöt32_t
 
blockSize
);

4210 
uöt16_t
 
numT≠s
;

4211 
q31_t
 *
pSèã
;

4212 
q31_t
 *
pC€ffs
;

4213 
q31_t
 
mu
;

4214 
uöt8_t
 
po°Shi·
;

4215 
q31_t
 *
ªcùTabÀ
;

4216 
q31_t
 
íîgy
;

4217 
q31_t
 
x0
;

4218 } 
	t¨m_lms_n‹m_ö°™˚_q31
;

4231 
¨m_lms_n‹m_q31
(

4232 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4233 
q31_t
 * 
pSrc
,

4234 
q31_t
 * 
pRef
,

4235 
q31_t
 * 
pOut
,

4236 
q31_t
 * 
pEº
,

4237 
uöt32_t
 
blockSize
);

4251 
¨m_lms_n‹m_öô_q31
(

4252 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4253 
uöt16_t
 
numT≠s
,

4254 
q31_t
 * 
pC€ffs
,

4255 
q31_t
 * 
pSèã
,

4256 
q31_t
 
mu
,

4257 
uöt32_t
 
blockSize
,

4258 
uöt8_t
 
po°Shi·
);

4266 
uöt16_t
 
numT≠s
;

4267 
q15_t
 *
pSèã
;

4268 
q15_t
 *
pC€ffs
;

4269 
q15_t
 
mu
;

4270 
uöt8_t
 
po°Shi·
;

4271 
q15_t
 *
ªcùTabÀ
;

4272 
q15_t
 
íîgy
;

4273 
q15_t
 
x0
;

4274 } 
	t¨m_lms_n‹m_ö°™˚_q15
;

4287 
¨m_lms_n‹m_q15
(

4288 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4289 
q15_t
 * 
pSrc
,

4290 
q15_t
 * 
pRef
,

4291 
q15_t
 * 
pOut
,

4292 
q15_t
 * 
pEº
,

4293 
uöt32_t
 
blockSize
);

4308 
¨m_lms_n‹m_öô_q15
(

4309 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4310 
uöt16_t
 
numT≠s
,

4311 
q15_t
 * 
pC€ffs
,

4312 
q15_t
 * 
pSèã
,

4313 
q15_t
 
mu
,

4314 
uöt32_t
 
blockSize
,

4315 
uöt8_t
 
po°Shi·
);

4327 
¨m_c‹ªœã_f32
(

4328 
Êﬂt32_t
 * 
pSrcA
,

4329 
uöt32_t
 
§cALí
,

4330 
Êﬂt32_t
 * 
pSrcB
,

4331 
uöt32_t
 
§cBLí
,

4332 
Êﬂt32_t
 * 
pD°
);

4345 
¨m_c‹ªœã_›t_q15
(

4346 
q15_t
 * 
pSrcA
,

4347 
uöt32_t
 
§cALí
,

4348 
q15_t
 * 
pSrcB
,

4349 
uöt32_t
 
§cBLí
,

4350 
q15_t
 * 
pD°
,

4351 
q15_t
 * 
pS¸©ch
);

4364 
¨m_c‹ªœã_q15
(

4365 
q15_t
 * 
pSrcA
,

4366 
uöt32_t
 
§cALí
,

4367 
q15_t
 * 
pSrcB
,

4368 
uöt32_t
 
§cBLí
,

4369 
q15_t
 * 
pD°
);

4381 
¨m_c‹ªœã_Á°_q15
(

4382 
q15_t
 * 
pSrcA
,

4383 
uöt32_t
 
§cALí
,

4384 
q15_t
 * 
pSrcB
,

4385 
uöt32_t
 
§cBLí
,

4386 
q15_t
 * 
pD°
);

4401 
¨m_c‹ªœã_Á°_›t_q15
(

4402 
q15_t
 * 
pSrcA
,

4403 
uöt32_t
 
§cALí
,

4404 
q15_t
 * 
pSrcB
,

4405 
uöt32_t
 
§cBLí
,

4406 
q15_t
 * 
pD°
,

4407 
q15_t
 * 
pS¸©ch
);

4419 
¨m_c‹ªœã_q31
(

4420 
q31_t
 * 
pSrcA
,

4421 
uöt32_t
 
§cALí
,

4422 
q31_t
 * 
pSrcB
,

4423 
uöt32_t
 
§cBLí
,

4424 
q31_t
 * 
pD°
);

4436 
¨m_c‹ªœã_Á°_q31
(

4437 
q31_t
 * 
pSrcA
,

4438 
uöt32_t
 
§cALí
,

4439 
q31_t
 * 
pSrcB
,

4440 
uöt32_t
 
§cBLí
,

4441 
q31_t
 * 
pD°
);

4457 
¨m_c‹ªœã_›t_q7
(

4458 
q7_t
 * 
pSrcA
,

4459 
uöt32_t
 
§cALí
,

4460 
q7_t
 * 
pSrcB
,

4461 
uöt32_t
 
§cBLí
,

4462 
q7_t
 * 
pD°
,

4463 
q15_t
 * 
pS¸©ch1
,

4464 
q15_t
 * 
pS¸©ch2
);

4477 
¨m_c‹ªœã_q7
(

4478 
q7_t
 * 
pSrcA
,

4479 
uöt32_t
 
§cALí
,

4480 
q7_t
 * 
pSrcB
,

4481 
uöt32_t
 
§cBLí
,

4482 
q7_t
 * 
pD°
);

4490 
uöt16_t
 
numT≠s
;

4491 
uöt16_t
 
°©eIndex
;

4492 
Êﬂt32_t
 *
pSèã
;

4493 
Êﬂt32_t
 *
pC€ffs
;

4494 
uöt16_t
 
maxDñay
;

4495 
öt32_t
 *
pT≠Dñay
;

4496 } 
	t¨m_fú_•¨£_ö°™˚_f32
;

4504 
uöt16_t
 
numT≠s
;

4505 
uöt16_t
 
°©eIndex
;

4506 
q31_t
 *
pSèã
;

4507 
q31_t
 *
pC€ffs
;

4508 
uöt16_t
 
maxDñay
;

4509 
öt32_t
 *
pT≠Dñay
;

4510 } 
	t¨m_fú_•¨£_ö°™˚_q31
;

4518 
uöt16_t
 
numT≠s
;

4519 
uöt16_t
 
°©eIndex
;

4520 
q15_t
 *
pSèã
;

4521 
q15_t
 *
pC€ffs
;

4522 
uöt16_t
 
maxDñay
;

4523 
öt32_t
 *
pT≠Dñay
;

4524 } 
	t¨m_fú_•¨£_ö°™˚_q15
;

4532 
uöt16_t
 
numT≠s
;

4533 
uöt16_t
 
°©eIndex
;

4534 
q7_t
 *
pSèã
;

4535 
q7_t
 *
pC€ffs
;

4536 
uöt16_t
 
maxDñay
;

4537 
öt32_t
 *
pT≠Dñay
;

4538 } 
	t¨m_fú_•¨£_ö°™˚_q7
;

4550 
¨m_fú_•¨£_f32
(

4551 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4552 
Êﬂt32_t
 * 
pSrc
,

4553 
Êﬂt32_t
 * 
pD°
,

4554 
Êﬂt32_t
 * 
pS¸©chIn
,

4555 
uöt32_t
 
blockSize
);

4569 
¨m_fú_•¨£_öô_f32
(

4570 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4571 
uöt16_t
 
numT≠s
,

4572 
Êﬂt32_t
 * 
pC€ffs
,

4573 
Êﬂt32_t
 * 
pSèã
,

4574 
öt32_t
 * 
pT≠Dñay
,

4575 
uöt16_t
 
maxDñay
,

4576 
uöt32_t
 
blockSize
);

4588 
¨m_fú_•¨£_q31
(

4589 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4590 
q31_t
 * 
pSrc
,

4591 
q31_t
 * 
pD°
,

4592 
q31_t
 * 
pS¸©chIn
,

4593 
uöt32_t
 
blockSize
);

4607 
¨m_fú_•¨£_öô_q31
(

4608 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4609 
uöt16_t
 
numT≠s
,

4610 
q31_t
 * 
pC€ffs
,

4611 
q31_t
 * 
pSèã
,

4612 
öt32_t
 * 
pT≠Dñay
,

4613 
uöt16_t
 
maxDñay
,

4614 
uöt32_t
 
blockSize
);

4627 
¨m_fú_•¨£_q15
(

4628 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4629 
q15_t
 * 
pSrc
,

4630 
q15_t
 * 
pD°
,

4631 
q15_t
 * 
pS¸©chIn
,

4632 
q31_t
 * 
pS¸©chOut
,

4633 
uöt32_t
 
blockSize
);

4648 
¨m_fú_•¨£_öô_q15
(

4649 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4650 
uöt16_t
 
numT≠s
,

4651 
q15_t
 * 
pC€ffs
,

4652 
q15_t
 * 
pSèã
,

4653 
öt32_t
 * 
pT≠Dñay
,

4654 
uöt16_t
 
maxDñay
,

4655 
uöt32_t
 
blockSize
);

4668 
¨m_fú_•¨£_q7
(

4669 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4670 
q7_t
 * 
pSrc
,

4671 
q7_t
 * 
pD°
,

4672 
q7_t
 * 
pS¸©chIn
,

4673 
q31_t
 * 
pS¸©chOut
,

4674 
uöt32_t
 
blockSize
);

4688 
¨m_fú_•¨£_öô_q7
(

4689 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4690 
uöt16_t
 
numT≠s
,

4691 
q7_t
 * 
pC€ffs
,

4692 
q7_t
 * 
pSèã
,

4693 
öt32_t
 * 
pT≠Dñay
,

4694 
uöt16_t
 
maxDñay
,

4695 
uöt32_t
 
blockSize
);

4706 
¨m_sö_cos_f32
(

4707 
Êﬂt32_t
 
thëa
,

4708 
Êﬂt32_t
 * 
pSöVÆ
,

4709 
Êﬂt32_t
 * 
pCcosVÆ
);

4719 
¨m_sö_cos_q31
(

4720 
q31_t
 
thëa
,

4721 
q31_t
 * 
pSöVÆ
,

4722 
q31_t
 * 
pCosVÆ
);

4733 
¨m_cm∂x_c⁄j_f32
(

4734 
Êﬂt32_t
 * 
pSrc
,

4735 
Êﬂt32_t
 * 
pD°
,

4736 
uöt32_t
 
numSam∂es
);

4746 
¨m_cm∂x_c⁄j_q31
(

4747 
q31_t
 * 
pSrc
,

4748 
q31_t
 * 
pD°
,

4749 
uöt32_t
 
numSam∂es
);

4759 
¨m_cm∂x_c⁄j_q15
(

4760 
q15_t
 * 
pSrc
,

4761 
q15_t
 * 
pD°
,

4762 
uöt32_t
 
numSam∂es
);

4774 
¨m_cm∂x_mag_squ¨ed_f32
(

4775 
Êﬂt32_t
 * 
pSrc
,

4776 
Êﬂt32_t
 * 
pD°
,

4777 
uöt32_t
 
numSam∂es
);

4787 
¨m_cm∂x_mag_squ¨ed_q31
(

4788 
q31_t
 * 
pSrc
,

4789 
q31_t
 * 
pD°
,

4790 
uöt32_t
 
numSam∂es
);

4800 
¨m_cm∂x_mag_squ¨ed_q15
(

4801 
q15_t
 * 
pSrc
,

4802 
q15_t
 * 
pD°
,

4803 
uöt32_t
 
numSam∂es
);

4880 
__INLINE
 
Êﬂt32_t
 
¨m_pid_f32
(

4881 
¨m_pid_ö°™˚_f32
 * 
S
,

4882 
Êﬂt32_t
 
ö
)

4884 
Êﬂt32_t
 
out
;

4887 
out
 = (
S
->
A0
 * 
ö
) +

4888 (
S
->
A1
 * S->
°©e
[0]Ë+ (S->
A2
 * S->state[1]) + (S->state[2]);

4891 
S
->
°©e
[1] = S->state[0];

4892 
S
->
°©e
[0] = 
ö
;

4893 
S
->
°©e
[2] = 
out
;

4896  (
out
);

4915 
__INLINE
 
q31_t
 
¨m_pid_q31
(

4916 
¨m_pid_ö°™˚_q31
 * 
S
,

4917 
q31_t
 
ö
)

4919 
q63_t
 
acc
;

4920 
q31_t
 
out
;

4923 
acc
 = (
q63_t
Ë
S
->
A0
 * 
ö
;

4926 
acc
 +(
q63_t
Ë
S
->
A1
 * S->
°©e
[0];

4929 
acc
 +(
q63_t
Ë
S
->
A2
 * S->
°©e
[1];

4932 
out
 = (
q31_t
Ë(
acc
 >> 31u);

4935 
out
 +
S
->
°©e
[2];

4938 
S
->
°©e
[1] = S->state[0];

4939 
S
->
°©e
[0] = 
ö
;

4940 
S
->
°©e
[2] = 
out
;

4943  (
out
);

4963 
__INLINE
 
q15_t
 
¨m_pid_q15
(

4964 
¨m_pid_ö°™˚_q15
 * 
S
,

4965 
q15_t
 
ö
)

4967 
q63_t
 
acc
;

4968 
q15_t
 
out
;

4970 #i‚de‡
ARM_MATH_CM0_FAMILY


4971 
__SIMD32_TYPE
 *
v°©e
;

4976 
acc
 = (
q31_t
Ë
__SMUAD
(
S
->
A0
, 
ö
);

4979 
v°©e
 = 
__SIMD32_CONST
(
S
->
°©e
);

4980 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
Ë*
v°©e
,ácc);

4984 
acc
 = ((
q31_t
Ë
S
->
A0
Ë* 
ö
;

4987 
acc
 +(
q31_t
Ë
S
->
A1
 * S->
°©e
[0];

4988 
acc
 +(
q31_t
Ë
S
->
A2
 * S->
°©e
[1];

4993 
acc
 +(
q31_t
Ë
S
->
°©e
[2] << 15;

4996 
out
 = (
q15_t
Ë(
__SSAT
((
acc
 >> 15), 16));

4999 
S
->
°©e
[1] = S->state[0];

5000 
S
->
°©e
[0] = 
ö
;

5001 
S
->
°©e
[2] = 
out
;

5004  (
out
);

5021 
¨m_°©us
 
¨m_m©_övî£_f32
(

5022 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
§c
,

5023 
¨m_m©rix_ö°™˚_f32
 * 
d°
);

5069 
__INLINE
 
¨m_˛¨ke_f32
(

5070 
Êﬂt32_t
 
Ia
,

5071 
Êﬂt32_t
 
Ib
,

5072 
Êﬂt32_t
 * 
pIÆpha
,

5073 
Êﬂt32_t
 * 
pIbëa
)

5076 *
pIÆpha
 = 
Ia
;

5079 *
pIbëa
 =

5080 ((
Êﬂt32_t
Ë0.57735026919 * 
Ia
 + (Êﬂt32_tË1.15470053838 * 
Ib
);

5099 
__INLINE
 
¨m_˛¨ke_q31
(

5100 
q31_t
 
Ia
,

5101 
q31_t
 
Ib
,

5102 
q31_t
 * 
pIÆpha
,

5103 
q31_t
 * 
pIbëa
)

5105 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5108 *
pIÆpha
 = 
Ia
;

5111 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë
Ia
 * 0x24F34E8B) >> 30);

5114 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë
Ib
 * 0x49E69D16) >> 30);

5117 *
pIbëa
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5131 
¨m_q7_to_q31
(

5132 
q7_t
 * 
pSrc
,

5133 
q31_t
 * 
pD°
,

5134 
uöt32_t
 
blockSize
);

5174 
__INLINE
 
¨m_öv_˛¨ke_f32
(

5175 
Êﬂt32_t
 
IÆpha
,

5176 
Êﬂt32_t
 
Ibëa
,

5177 
Êﬂt32_t
 * 
pIa
,

5178 
Êﬂt32_t
 * 
pIb
)

5181 *
pIa
 = 
IÆpha
;

5184 *
pIb
 = -0.5 * 
IÆpha
 + (
Êﬂt32_t
Ë0.8660254039 *
Ibëa
;

5203 
__INLINE
 
¨m_öv_˛¨ke_q31
(

5204 
q31_t
 
IÆpha
,

5205 
q31_t
 
Ibëa
,

5206 
q31_t
 * 
pIa
,

5207 
q31_t
 * 
pIb
)

5209 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5212 *
pIa
 = 
IÆpha
;

5215 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
) * (0x40000000)) >> 31);

5218 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
) * (0x6ED9EBA1)) >> 31);

5221 *
pIb
 = 
__QSUB
(
¥odu˘2
, 
¥odu˘1
);

5236 
¨m_q7_to_q15
(

5237 
q7_t
 * 
pSrc
,

5238 
q15_t
 * 
pD°
,

5239 
uöt32_t
 
blockSize
);

5290 
__INLINE
 
¨m_∑rk_f32
(

5291 
Êﬂt32_t
 
IÆpha
,

5292 
Êﬂt32_t
 
Ibëa
,

5293 
Êﬂt32_t
 * 
pId
,

5294 
Êﬂt32_t
 * 
pIq
,

5295 
Êﬂt32_t
 
söVÆ
,

5296 
Êﬂt32_t
 
cosVÆ
)

5299 *
pId
 = 
IÆpha
 * 
cosVÆ
 + 
Ibëa
 * 
söVÆ
;

5302 *
pIq
 = -
IÆpha
 * 
söVÆ
 + 
Ibëa
 * 
cosVÆ
;

5324 
__INLINE
 
¨m_∑rk_q31
(

5325 
q31_t
 
IÆpha
,

5326 
q31_t
 
Ibëa
,

5327 
q31_t
 * 
pId
,

5328 
q31_t
 * 
pIq
,

5329 
q31_t
 
söVÆ
,

5330 
q31_t
 
cosVÆ
)

5332 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5333 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5336 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
cosVÆ
)) >> 31);

5339 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
söVÆ
)) >> 31);

5343 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
söVÆ
)) >> 31);

5346 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
cosVÆ
)) >> 31);

5349 *
pId
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5352 *
pIq
 = 
__QSUB
(
¥odu˘4
, 
¥odu˘3
);

5366 
¨m_q7_to_Êﬂt
(

5367 
q7_t
 * 
pSrc
,

5368 
Êﬂt32_t
 * 
pD°
,

5369 
uöt32_t
 
blockSize
);

5409 
__INLINE
 
¨m_öv_∑rk_f32
(

5410 
Êﬂt32_t
 
Id
,

5411 
Êﬂt32_t
 
Iq
,

5412 
Êﬂt32_t
 * 
pIÆpha
,

5413 
Êﬂt32_t
 * 
pIbëa
,

5414 
Êﬂt32_t
 
söVÆ
,

5415 
Êﬂt32_t
 
cosVÆ
)

5418 *
pIÆpha
 = 
Id
 * 
cosVÆ
 - 
Iq
 * 
söVÆ
;

5421 *
pIbëa
 = 
Id
 * 
söVÆ
 + 
Iq
 * 
cosVÆ
;

5444 
__INLINE
 
¨m_öv_∑rk_q31
(

5445 
q31_t
 
Id
,

5446 
q31_t
 
Iq
,

5447 
q31_t
 * 
pIÆpha
,

5448 
q31_t
 * 
pIbëa
,

5449 
q31_t
 
söVÆ
,

5450 
q31_t
 
cosVÆ
)

5452 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5453 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5456 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
cosVÆ
)) >> 31);

5459 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
söVÆ
)) >> 31);

5463 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
söVÆ
)) >> 31);

5466 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
cosVÆ
)) >> 31);

5469 *
pIÆpha
 = 
__QSUB
(
¥odu˘1
, 
¥odu˘2
);

5472 *
pIbëa
 = 
__QADD
(
¥odu˘4
, 
¥odu˘3
);

5488 
¨m_q31_to_Êﬂt
(

5489 
q31_t
 * 
pSrc
,

5490 
Êﬂt32_t
 * 
pD°
,

5491 
uöt32_t
 
blockSize
);

5542 
__INLINE
 
Êﬂt32_t
 
¨m_löór_öãΩ_f32
(

5543 
¨m_löór_öãΩ_ö°™˚_f32
 * 
S
,

5544 
Êﬂt32_t
 
x
)

5547 
Êﬂt32_t
 
y
;

5548 
Êﬂt32_t
 
x0
, 
x1
;

5549 
Êﬂt32_t
 
y0
, 
y1
;

5550 
Êﬂt32_t
 
xS∑cög
 = 
S
->xSpacing;

5551 
öt32_t
 
i
;

5552 
Êﬂt32_t
 *
pYD©a
 = 
S
->pYData;

5555 
i
 = (
öt32_t
Ë((
x
 - 
S
->
x1
Ë/ 
xS∑cög
);

5557 if(
i
 < 0)

5560 
y
 = 
pYD©a
[0];

5562 if((
uöt32_t
)
i
 >
S
->
nVÆues
)

5565 
y
 = 
pYD©a
[
S
->
nVÆues
 - 1];

5570 
x0
 = 
S
->
x1
 + 
i
 * 
xS∑cög
;

5571 
x1
 = 
S
->x1 + (
i
 + 1Ë* 
xS∑cög
;

5574 
y0
 = 
pYD©a
[
i
];

5575 
y1
 = 
pYD©a
[
i
 + 1];

5578 
y
 = 
y0
 + (
x
 - 
x0
Ë* ((
y1
 - y0Ë/ (
x1
 - x0));

5583  (
y
);

5601 
__INLINE
 
q31_t
 
¨m_löór_öãΩ_q31
(

5602 
q31_t
 * 
pYD©a
,

5603 
q31_t
 
x
,

5604 
uöt32_t
 
nVÆues
)

5606 
q31_t
 
y
;

5607 
q31_t
 
y0
, 
y1
;

5608 
q31_t
 
‰a˘
;

5609 
öt32_t
 
ödex
;

5614 
ödex
 = ((
x
 & 0xFFF00000) >> 20);

5616 if(
ödex
 >(
öt32_t
)(
nVÆues
 - 1))

5618  (
pYD©a
[
nVÆues
 - 1]);

5620 if(
ödex
 < 0)

5622  (
pYD©a
[0]);

5629 
‰a˘
 = (
x
 & 0x000FFFFF) << 11;

5632 
y0
 = 
pYD©a
[
ödex
];

5633 
y1
 = 
pYD©a
[
ödex
 + 1u];

5636 
y
 = ((
q31_t
Ë((
q63_t
Ë
y0
 * (0x7FFFFFFF - 
‰a˘
) >> 32));

5639 
y
 +((
q31_t
Ë(((
q63_t
Ë
y1
 * 
‰a˘
) >> 32));

5642  (
y
 << 1u);

5663 
__INLINE
 
q15_t
 
¨m_löór_öãΩ_q15
(

5664 
q15_t
 * 
pYD©a
,

5665 
q31_t
 
x
,

5666 
uöt32_t
 
nVÆues
)

5668 
q63_t
 
y
;

5669 
q15_t
 
y0
, 
y1
;

5670 
q31_t
 
‰a˘
;

5671 
öt32_t
 
ödex
;

5676 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5678 if(
ödex
 >(
öt32_t
)(
nVÆues
 - 1))

5680  (
pYD©a
[
nVÆues
 - 1]);

5682 if(
ödex
 < 0)

5684  (
pYD©a
[0]);

5690 
‰a˘
 = (
x
 & 0x000FFFFF);

5693 
y0
 = 
pYD©a
[
ödex
];

5694 
y1
 = 
pYD©a
[
ödex
 + 1u];

5697 
y
 = ((
q63_t
Ë
y0
 * (0xFFFFF - 
‰a˘
));

5700 
y
 +((
q63_t
Ë
y1
 * (
‰a˘
));

5703  (
y
 >> 20);

5723 
__INLINE
 
q7_t
 
¨m_löór_öãΩ_q7
(

5724 
q7_t
 * 
pYD©a
,

5725 
q31_t
 
x
,

5726 
uöt32_t
 
nVÆues
)

5728 
q31_t
 
y
;

5729 
q7_t
 
y0
, 
y1
;

5730 
q31_t
 
‰a˘
;

5731 
uöt32_t
 
ödex
;

5736 i‡(
x
 < 0)

5738  (
pYD©a
[0]);

5740 
ödex
 = (
x
 >> 20) & 0xfff;

5743 if(
ödex
 >(
nVÆues
 - 1))

5745  (
pYD©a
[
nVÆues
 - 1]);

5752 
‰a˘
 = (
x
 & 0x000FFFFF);

5755 
y0
 = 
pYD©a
[
ödex
];

5756 
y1
 = 
pYD©a
[
ödex
 + 1u];

5759 
y
 = ((
y0
 * (0xFFFFF - 
‰a˘
)));

5762 
y
 +(
y1
 * 
‰a˘
);

5765  (
y
 >> 20u);

5780 
Êﬂt32_t
 
¨m_sö_f32
(

5781 
Êﬂt32_t
 
x
);

5789 
q31_t
 
¨m_sö_q31
(

5790 
q31_t
 
x
);

5798 
q15_t
 
¨m_sö_q15
(

5799 
q15_t
 
x
);

5807 
Êﬂt32_t
 
¨m_cos_f32
(

5808 
Êﬂt32_t
 
x
);

5816 
q31_t
 
¨m_cos_q31
(

5817 
q31_t
 
x
);

5825 
q15_t
 
¨m_cos_q15
(

5826 
q15_t
 
x
);

5868 
__INLINE
 
¨m_°©us
 
¨m_sqπ_f32
(

5869 
Êﬂt32_t
 
ö
,

5870 
Êﬂt32_t
 * 
pOut
)

5872 if(
ö
 > 0)

5876 #i‡(
__FPU_USED
 =1Ë&& 
deföed
 ( 
__CC_ARM
 )

5877 *
pOut
 = 
__sqπf
(
ö
);

5879 *
pOut
 = 
sqπf
(
ö
);

5882  (
ARM_MATH_SUCCESS
);

5886 *
pOut
 = 0.0f;

5887  (
ARM_MATH_ARGUMENT_ERROR
);

5900 
¨m_°©us
 
¨m_sqπ_q31
(

5901 
q31_t
 
ö
,

5902 
q31_t
 * 
pOut
);

5911 
¨m_°©us
 
¨m_sqπ_q15
(

5912 
q15_t
 
ö
,

5913 
q15_t
 * 
pOut
);

5928 
__INLINE
 
¨m_cúcuœrWrôe_f32
(

5929 
öt32_t
 * 
cúcBuf„r
,

5930 
öt32_t
 
L
,

5931 
uöt16_t
 * 
wrôeOff£t
,

5932 
öt32_t
 
buf„rInc
,

5933 c⁄° 
öt32_t
 * 
§c
,

5934 
öt32_t
 
§cInc
,

5935 
uöt32_t
 
blockSize
)

5937 
uöt32_t
 
i
 = 0u;

5938 
öt32_t
 
wOff£t
;

5942 
wOff£t
 = *
wrôeOff£t
;

5945 
i
 = 
blockSize
;

5947 
i
 > 0u)

5950 
cúcBuf„r
[
wOff£t
] = *
§c
;

5953 
§c
 +
§cInc
;

5956 
wOff£t
 +
buf„rInc
;

5957 if(
wOff£t
 >
L
)

5958 
wOff£t
 -
L
;

5961 
i
--;

5965 *
wrôeOff£t
 = 
wOff£t
;

5973 
__INLINE
 
¨m_cúcuœrRód_f32
(

5974 
öt32_t
 * 
cúcBuf„r
,

5975 
öt32_t
 
L
,

5976 
öt32_t
 * 
ªadOff£t
,

5977 
öt32_t
 
buf„rInc
,

5978 
öt32_t
 * 
d°
,

5979 
öt32_t
 * 
d°_ba£
,

5980 
öt32_t
 
d°_Àngth
,

5981 
öt32_t
 
d°Inc
,

5982 
uöt32_t
 
blockSize
)

5984 
uöt32_t
 
i
 = 0u;

5985 
öt32_t
 
rOff£t
, 
d°_íd
;

5989 
rOff£t
 = *
ªadOff£t
;

5990 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5993 
i
 = 
blockSize
;

5995 
i
 > 0u)

5998 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6001 
d°
 +
d°Inc
;

6003 if(
d°
 =(
öt32_t
 *Ë
d°_íd
)

6005 
d°
 = 
d°_ba£
;

6009 
rOff£t
 +
buf„rInc
;

6011 if(
rOff£t
 >
L
)

6013 
rOff£t
 -
L
;

6017 
i
--;

6021 *
ªadOff£t
 = 
rOff£t
;

6028 
__INLINE
 
¨m_cúcuœrWrôe_q15
(

6029 
q15_t
 * 
cúcBuf„r
,

6030 
öt32_t
 
L
,

6031 
uöt16_t
 * 
wrôeOff£t
,

6032 
öt32_t
 
buf„rInc
,

6033 c⁄° 
q15_t
 * 
§c
,

6034 
öt32_t
 
§cInc
,

6035 
uöt32_t
 
blockSize
)

6037 
uöt32_t
 
i
 = 0u;

6038 
öt32_t
 
wOff£t
;

6042 
wOff£t
 = *
wrôeOff£t
;

6045 
i
 = 
blockSize
;

6047 
i
 > 0u)

6050 
cúcBuf„r
[
wOff£t
] = *
§c
;

6053 
§c
 +
§cInc
;

6056 
wOff£t
 +
buf„rInc
;

6057 if(
wOff£t
 >
L
)

6058 
wOff£t
 -
L
;

6061 
i
--;

6065 *
wrôeOff£t
 = 
wOff£t
;

6073 
__INLINE
 
¨m_cúcuœrRód_q15
(

6074 
q15_t
 * 
cúcBuf„r
,

6075 
öt32_t
 
L
,

6076 
öt32_t
 * 
ªadOff£t
,

6077 
öt32_t
 
buf„rInc
,

6078 
q15_t
 * 
d°
,

6079 
q15_t
 * 
d°_ba£
,

6080 
öt32_t
 
d°_Àngth
,

6081 
öt32_t
 
d°Inc
,

6082 
uöt32_t
 
blockSize
)

6084 
uöt32_t
 
i
 = 0;

6085 
öt32_t
 
rOff£t
, 
d°_íd
;

6089 
rOff£t
 = *
ªadOff£t
;

6091 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6094 
i
 = 
blockSize
;

6096 
i
 > 0u)

6099 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6102 
d°
 +
d°Inc
;

6104 if(
d°
 =(
q15_t
 *Ë
d°_íd
)

6106 
d°
 = 
d°_ba£
;

6110 
rOff£t
 +
buf„rInc
;

6112 if(
rOff£t
 >
L
)

6114 
rOff£t
 -
L
;

6118 
i
--;

6122 *
ªadOff£t
 = 
rOff£t
;

6130 
__INLINE
 
¨m_cúcuœrWrôe_q7
(

6131 
q7_t
 * 
cúcBuf„r
,

6132 
öt32_t
 
L
,

6133 
uöt16_t
 * 
wrôeOff£t
,

6134 
öt32_t
 
buf„rInc
,

6135 c⁄° 
q7_t
 * 
§c
,

6136 
öt32_t
 
§cInc
,

6137 
uöt32_t
 
blockSize
)

6139 
uöt32_t
 
i
 = 0u;

6140 
öt32_t
 
wOff£t
;

6144 
wOff£t
 = *
wrôeOff£t
;

6147 
i
 = 
blockSize
;

6149 
i
 > 0u)

6152 
cúcBuf„r
[
wOff£t
] = *
§c
;

6155 
§c
 +
§cInc
;

6158 
wOff£t
 +
buf„rInc
;

6159 if(
wOff£t
 >
L
)

6160 
wOff£t
 -
L
;

6163 
i
--;

6167 *
wrôeOff£t
 = 
wOff£t
;

6175 
__INLINE
 
¨m_cúcuœrRód_q7
(

6176 
q7_t
 * 
cúcBuf„r
,

6177 
öt32_t
 
L
,

6178 
öt32_t
 * 
ªadOff£t
,

6179 
öt32_t
 
buf„rInc
,

6180 
q7_t
 * 
d°
,

6181 
q7_t
 * 
d°_ba£
,

6182 
öt32_t
 
d°_Àngth
,

6183 
öt32_t
 
d°Inc
,

6184 
uöt32_t
 
blockSize
)

6186 
uöt32_t
 
i
 = 0;

6187 
öt32_t
 
rOff£t
, 
d°_íd
;

6191 
rOff£t
 = *
ªadOff£t
;

6193 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6196 
i
 = 
blockSize
;

6198 
i
 > 0u)

6201 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6204 
d°
 +
d°Inc
;

6206 if(
d°
 =(
q7_t
 *Ë
d°_íd
)

6208 
d°
 = 
d°_ba£
;

6212 
rOff£t
 +
buf„rInc
;

6214 if(
rOff£t
 >
L
)

6216 
rOff£t
 -
L
;

6220 
i
--;

6224 *
ªadOff£t
 = 
rOff£t
;

6236 
¨m_powî_q31
(

6237 
q31_t
 * 
pSrc
,

6238 
uöt32_t
 
blockSize
,

6239 
q63_t
 * 
pResu…
);

6249 
¨m_powî_f32
(

6250 
Êﬂt32_t
 * 
pSrc
,

6251 
uöt32_t
 
blockSize
,

6252 
Êﬂt32_t
 * 
pResu…
);

6262 
¨m_powî_q15
(

6263 
q15_t
 * 
pSrc
,

6264 
uöt32_t
 
blockSize
,

6265 
q63_t
 * 
pResu…
);

6275 
¨m_powî_q7
(

6276 
q7_t
 * 
pSrc
,

6277 
uöt32_t
 
blockSize
,

6278 
q31_t
 * 
pResu…
);

6288 
¨m_món_q7
(

6289 
q7_t
 * 
pSrc
,

6290 
uöt32_t
 
blockSize
,

6291 
q7_t
 * 
pResu…
);

6300 
¨m_món_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
uöt32_t
 
blockSize
,

6303 
q15_t
 * 
pResu…
);

6312 
¨m_món_q31
(

6313 
q31_t
 * 
pSrc
,

6314 
uöt32_t
 
blockSize
,

6315 
q31_t
 * 
pResu…
);

6324 
¨m_món_f32
(

6325 
Êﬂt32_t
 * 
pSrc
,

6326 
uöt32_t
 
blockSize
,

6327 
Êﬂt32_t
 * 
pResu…
);

6337 
¨m_v¨_f32
(

6338 
Êﬂt32_t
 * 
pSrc
,

6339 
uöt32_t
 
blockSize
,

6340 
Êﬂt32_t
 * 
pResu…
);

6350 
¨m_v¨_q31
(

6351 
q31_t
 * 
pSrc
,

6352 
uöt32_t
 
blockSize
,

6353 
q63_t
 * 
pResu…
);

6363 
¨m_v¨_q15
(

6364 
q15_t
 * 
pSrc
,

6365 
uöt32_t
 
blockSize
,

6366 
q31_t
 * 
pResu…
);

6376 
¨m_rms_f32
(

6377 
Êﬂt32_t
 * 
pSrc
,

6378 
uöt32_t
 
blockSize
,

6379 
Êﬂt32_t
 * 
pResu…
);

6389 
¨m_rms_q31
(

6390 
q31_t
 * 
pSrc
,

6391 
uöt32_t
 
blockSize
,

6392 
q31_t
 * 
pResu…
);

6402 
¨m_rms_q15
(

6403 
q15_t
 * 
pSrc
,

6404 
uöt32_t
 
blockSize
,

6405 
q15_t
 * 
pResu…
);

6415 
¨m_°d_f32
(

6416 
Êﬂt32_t
 * 
pSrc
,

6417 
uöt32_t
 
blockSize
,

6418 
Êﬂt32_t
 * 
pResu…
);

6428 
¨m_°d_q31
(

6429 
q31_t
 * 
pSrc
,

6430 
uöt32_t
 
blockSize
,

6431 
q31_t
 * 
pResu…
);

6441 
¨m_°d_q15
(

6442 
q15_t
 * 
pSrc
,

6443 
uöt32_t
 
blockSize
,

6444 
q15_t
 * 
pResu…
);

6454 
¨m_cm∂x_mag_f32
(

6455 
Êﬂt32_t
 * 
pSrc
,

6456 
Êﬂt32_t
 * 
pD°
,

6457 
uöt32_t
 
numSam∂es
);

6467 
¨m_cm∂x_mag_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
q31_t
 * 
pD°
,

6470 
uöt32_t
 
numSam∂es
);

6480 
¨m_cm∂x_mag_q15
(

6481 
q15_t
 * 
pSrc
,

6482 
q15_t
 * 
pD°
,

6483 
uöt32_t
 
numSam∂es
);

6495 
¨m_cm∂x_dŸ_¥od_q15
(

6496 
q15_t
 * 
pSrcA
,

6497 
q15_t
 * 
pSrcB
,

6498 
uöt32_t
 
numSam∂es
,

6499 
q31_t
 * 
ªÆResu…
,

6500 
q31_t
 * 
imagResu…
);

6512 
¨m_cm∂x_dŸ_¥od_q31
(

6513 
q31_t
 * 
pSrcA
,

6514 
q31_t
 * 
pSrcB
,

6515 
uöt32_t
 
numSam∂es
,

6516 
q63_t
 * 
ªÆResu…
,

6517 
q63_t
 * 
imagResu…
);

6529 
¨m_cm∂x_dŸ_¥od_f32
(

6530 
Êﬂt32_t
 * 
pSrcA
,

6531 
Êﬂt32_t
 * 
pSrcB
,

6532 
uöt32_t
 
numSam∂es
,

6533 
Êﬂt32_t
 * 
ªÆResu…
,

6534 
Êﬂt32_t
 * 
imagResu…
);

6545 
¨m_cm∂x_mu…_ªÆ_q15
(

6546 
q15_t
 * 
pSrcCm∂x
,

6547 
q15_t
 * 
pSrcRól
,

6548 
q15_t
 * 
pCm∂xD°
,

6549 
uöt32_t
 
numSam∂es
);

6560 
¨m_cm∂x_mu…_ªÆ_q31
(

6561 
q31_t
 * 
pSrcCm∂x
,

6562 
q31_t
 * 
pSrcRól
,

6563 
q31_t
 * 
pCm∂xD°
,

6564 
uöt32_t
 
numSam∂es
);

6575 
¨m_cm∂x_mu…_ªÆ_f32
(

6576 
Êﬂt32_t
 * 
pSrcCm∂x
,

6577 
Êﬂt32_t
 * 
pSrcRól
,

6578 
Êﬂt32_t
 * 
pCm∂xD°
,

6579 
uöt32_t
 
numSam∂es
);

6590 
¨m_mö_q7
(

6591 
q7_t
 * 
pSrc
,

6592 
uöt32_t
 
blockSize
,

6593 
q7_t
 * 
ªsu…
,

6594 
uöt32_t
 * 
ödex
);

6605 
¨m_mö_q15
(

6606 
q15_t
 * 
pSrc
,

6607 
uöt32_t
 
blockSize
,

6608 
q15_t
 * 
pResu…
,

6609 
uöt32_t
 * 
pIndex
);

6619 
¨m_mö_q31
(

6620 
q31_t
 * 
pSrc
,

6621 
uöt32_t
 
blockSize
,

6622 
q31_t
 * 
pResu…
,

6623 
uöt32_t
 * 
pIndex
);

6634 
¨m_mö_f32
(

6635 
Êﬂt32_t
 * 
pSrc
,

6636 
uöt32_t
 
blockSize
,

6637 
Êﬂt32_t
 * 
pResu…
,

6638 
uöt32_t
 * 
pIndex
);

6649 
¨m_max_q7
(

6650 
q7_t
 * 
pSrc
,

6651 
uöt32_t
 
blockSize
,

6652 
q7_t
 * 
pResu…
,

6653 
uöt32_t
 * 
pIndex
);

6664 
¨m_max_q15
(

6665 
q15_t
 * 
pSrc
,

6666 
uöt32_t
 
blockSize
,

6667 
q15_t
 * 
pResu…
,

6668 
uöt32_t
 * 
pIndex
);

6679 
¨m_max_q31
(

6680 
q31_t
 * 
pSrc
,

6681 
uöt32_t
 
blockSize
,

6682 
q31_t
 * 
pResu…
,

6683 
uöt32_t
 * 
pIndex
);

6694 
¨m_max_f32
(

6695 
Êﬂt32_t
 * 
pSrc
,

6696 
uöt32_t
 
blockSize
,

6697 
Êﬂt32_t
 * 
pResu…
,

6698 
uöt32_t
 * 
pIndex
);

6709 
¨m_cm∂x_mu…_cm∂x_q15
(

6710 
q15_t
 * 
pSrcA
,

6711 
q15_t
 * 
pSrcB
,

6712 
q15_t
 * 
pD°
,

6713 
uöt32_t
 
numSam∂es
);

6724 
¨m_cm∂x_mu…_cm∂x_q31
(

6725 
q31_t
 * 
pSrcA
,

6726 
q31_t
 * 
pSrcB
,

6727 
q31_t
 * 
pD°
,

6728 
uöt32_t
 
numSam∂es
);

6739 
¨m_cm∂x_mu…_cm∂x_f32
(

6740 
Êﬂt32_t
 * 
pSrcA
,

6741 
Êﬂt32_t
 * 
pSrcB
,

6742 
Êﬂt32_t
 * 
pD°
,

6743 
uöt32_t
 
numSam∂es
);

6752 
¨m_Êﬂt_to_q31
(

6753 
Êﬂt32_t
 * 
pSrc
,

6754 
q31_t
 * 
pD°
,

6755 
uöt32_t
 
blockSize
);

6764 
¨m_Êﬂt_to_q15
(

6765 
Êﬂt32_t
 * 
pSrc
,

6766 
q15_t
 * 
pD°
,

6767 
uöt32_t
 
blockSize
);

6776 
¨m_Êﬂt_to_q7
(

6777 
Êﬂt32_t
 * 
pSrc
,

6778 
q7_t
 * 
pD°
,

6779 
uöt32_t
 
blockSize
);

6789 
¨m_q31_to_q15
(

6790 
q31_t
 * 
pSrc
,

6791 
q15_t
 * 
pD°
,

6792 
uöt32_t
 
blockSize
);

6801 
¨m_q31_to_q7
(

6802 
q31_t
 * 
pSrc
,

6803 
q7_t
 * 
pD°
,

6804 
uöt32_t
 
blockSize
);

6813 
¨m_q15_to_Êﬂt
(

6814 
q15_t
 * 
pSrc
,

6815 
Êﬂt32_t
 * 
pD°
,

6816 
uöt32_t
 
blockSize
);

6826 
¨m_q15_to_q31
(

6827 
q15_t
 * 
pSrc
,

6828 
q31_t
 * 
pD°
,

6829 
uöt32_t
 
blockSize
);

6839 
¨m_q15_to_q7
(

6840 
q15_t
 * 
pSrc
,

6841 
q7_t
 * 
pD°
,

6842 
uöt32_t
 
blockSize
);

6916 
__INLINE
 
Êﬂt32_t
 
¨m_bûöór_öãΩ_f32
(

6917 c⁄° 
¨m_bûöór_öãΩ_ö°™˚_f32
 * 
S
,

6918 
Êﬂt32_t
 
X
,

6919 
Êﬂt32_t
 
Y
)

6921 
Êﬂt32_t
 
out
;

6922 
Êﬂt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6923 
Êﬂt32_t
 *
pD©a
 = 
S
->pData;

6924 
öt32_t
 
xIndex
, 
yIndex
, 
ödex
;

6925 
Êﬂt32_t
 
xdiff
, 
ydiff
;

6926 
Êﬂt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6928 
xIndex
 = (
öt32_t
Ë
X
;

6929 
yIndex
 = (
öt32_t
Ë
Y
;

6933 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1Ë|| 
yIndex
 < 0

6934 || 
yIndex
 > (
S
->
numCﬁs
 - 1))

6940 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
 - 1Ë* 
S
->
numCﬁs
;

6944 
f00
 = 
pD©a
[
ödex
];

6945 
f01
 = 
pD©a
[
ödex
 + 1];

6948 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
Ë* 
S
->
numCﬁs
;

6952 
f10
 = 
pD©a
[
ödex
];

6953 
f11
 = 
pD©a
[
ödex
 + 1];

6956 
b1
 = 
f00
;

6957 
b2
 = 
f01
 - 
f00
;

6958 
b3
 = 
f10
 - 
f00
;

6959 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6962 
xdiff
 = 
X
 - 
xIndex
;

6965 
ydiff
 = 
Y
 - 
yIndex
;

6968 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6971  (
out
);

6984 
__INLINE
 
q31_t
 
¨m_bûöór_öãΩ_q31
(

6985 
¨m_bûöór_öãΩ_ö°™˚_q31
 * 
S
,

6986 
q31_t
 
X
,

6987 
q31_t
 
Y
)

6989 
q31_t
 
out
;

6990 
q31_t
 
acc
 = 0;

6991 
q31_t
 
x‰a˘
, 
y‰a˘
;

6992 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6993 
öt32_t
 
rI
, 
cI
;

6994 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6995 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7001 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7006 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7010 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7017 
x‰a˘
 = (
X
 & 0x000FFFFF) << 11u;

7020 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7021 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7025 
y‰a˘
 = (
Y
 & 0x000FFFFF) << 11u;

7028 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7029 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7032 
out
 = ((
q31_t
Ë(((
q63_t
Ë
x1
 * (0x7FFFFFFF - 
x‰a˘
)) >> 32));

7033 
acc
 = ((
q31_t
Ë(((
q63_t
Ë
out
 * (0x7FFFFFFF - 
y‰a˘
)) >> 32));

7036 
out
 = ((
q31_t
Ë((
q63_t
Ë
x2
 * (0x7FFFFFFF - 
y‰a˘
) >> 32));

7037 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
x‰a˘
) >> 32));

7040 
out
 = ((
q31_t
Ë((
q63_t
Ë
y1
 * (0x7FFFFFFF - 
x‰a˘
) >> 32));

7041 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

7044 
out
 = ((
q31_t
Ë((
q63_t
Ë
y2
 * (
x‰a˘
) >> 32));

7045 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

7048  (
acc
 << 2u);

7060 
__INLINE
 
q15_t
 
¨m_bûöór_öãΩ_q15
(

7061 
¨m_bûöór_öãΩ_ö°™˚_q15
 * 
S
,

7062 
q31_t
 
X
,

7063 
q31_t
 
Y
)

7065 
q63_t
 
acc
 = 0;

7066 
q31_t
 
out
;

7067 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7068 
q31_t
 
x‰a˘
, 
y‰a˘
;

7069 
öt32_t
 
rI
, 
cI
;

7070 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

7071 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7076 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7081 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7085 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7092 
x‰a˘
 = (
X
 & 0x000FFFFF);

7095 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7096 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7101 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7104 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7105 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7111 
out
 = (
q31_t
Ë(((
q63_t
Ë
x1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

7112 
acc
 = ((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
));

7115 
out
 = (
q31_t
Ë(((
q63_t
Ë
x2
 * (0xFFFFF - 
y‰a˘
)) >> 4u);

7116 
acc
 +((
q63_t
Ë
out
 * (
x‰a˘
));

7119 
out
 = (
q31_t
Ë(((
q63_t
Ë
y1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

7120 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

7123 
out
 = (
q31_t
Ë(((
q63_t
Ë
y2
 * (
x‰a˘
)) >> 4u);

7124 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

7128  (
acc
 >> 36);

7140 
__INLINE
 
q7_t
 
¨m_bûöór_öãΩ_q7
(

7141 
¨m_bûöór_öãΩ_ö°™˚_q7
 * 
S
,

7142 
q31_t
 
X
,

7143 
q31_t
 
Y
)

7145 
q63_t
 
acc
 = 0;

7146 
q31_t
 
out
;

7147 
q31_t
 
x‰a˘
, 
y‰a˘
;

7148 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7149 
öt32_t
 
rI
, 
cI
;

7150 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

7151 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

7156 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7161 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7165 if(
rI
 < 0 ||ÑI > (
S
->
numRows
 - 1Ë|| 
cI
 < 0 || cI > (S->
numCﬁs
 - 1))

7172 
x‰a˘
 = (
X
 & 0x000FFFFF);

7175 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

7176 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7181 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7184 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7185 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7188 
out
 = ((
x1
 * (0xFFFFF - 
x‰a˘
)));

7189 
acc
 = (((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
)));

7192 
out
 = ((
x2
 * (0xFFFFF - 
y‰a˘
)));

7193 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7196 
out
 = ((
y1
 * (0xFFFFF - 
x‰a˘
)));

7197 
acc
 +(((
q63_t
Ë
out
 * (
y‰a˘
)));

7200 
out
 = ((
y2
 * (
y‰a˘
)));

7201 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7204  (
acc
 >> 40);

7213 #i‡ 
deföed
 ( 
__CC_ARM
 )

7215 
	#mu…Acc_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7216 
a
 = (
q31_t
Ë(((((
q63_t
ËaË<< 32Ë+ ((q63_tË
x
 * 
y
) + 0x80000000LL ) >> 32)

7219 
	#mu…Sub_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7220 
a
 = (
q31_t
Ë(((((
q63_t
ËaË<< 32Ë- ((q63_tË
x
 * 
y
) + 0x80000000LL ) >> 32)

7223 
	#mu…_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7224 
a
 = (
q31_t
Ë(((
q63_t
Ë
x
 * 
y
 + 0x80000000LL ) >> 32)

7227 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7228 
_Pøgma
 ("push") \

7229 
_Pøgma
 ("O1")

7232 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7233 
_Pøgma
 ("pop")

7236 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7239 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7241 #ñi‡
deföed
(
__ICCARM__
)

7243 
	#mu…Acc_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7244 
a
 +(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7247 
	#mu…Sub_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7248 
a
 -(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7251 
	#mu…_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7252 
a
 = (
q31_t
Ë(((
q63_t
Ë
x
 * 
y
 ) >> 32)

7255 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7256 
_Pøgma
 ("optimize=low")

7259 
	#LOW_OPTIMIZATION_EXIT


	)

7262 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7263 
_Pøgma
 ("optimize=low")

7266 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7268 #ñi‡
deföed
(
__GNUC__
)

7270 
	#mu…Acc_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7271 
a
 +(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7274 
	#mu…Sub_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7275 
a
 -(
q31_t
Ë(((
q63_t
Ë
x
 * 
y
) >> 32)

7278 
	#mu…_32x32_kìp32_R
(
a
, 
x
, 
y
Ë\

	)

7279 
a
 = (
q31_t
Ë(((
q63_t
Ë
x
 * 
y
 ) >> 32)

7281 
	#LOW_OPTIMIZATION_ENTER
 
	`__©åibuã__
(–
	`›timize
("-O1"Ë))

	)

7283 
	#LOW_OPTIMIZATION_EXIT


	)

7285 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7287 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7295 #ifdef 
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_CM0_H_GENERIC


47 
	#__CORE_CM0_H_GENERIC


	)

71 
	#__CM0_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__CM0_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM0_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x00Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

97 
	#__STATIC_INLINE
 
ölöe


	)

103 
	#__FPU_USED
 0

	)

105 #i‡
deföed
 ( 
__CC_ARM
 )

106 #i‡
deföed
 
__TARGET_FPU_VFP


110 #ñi‡
deföed
 ( 
__ICCARM__
 )

111 #i‡
deföed
 
__ARMVFP__


115 #ñi‡
deföed
 ( 
__GNUC__
 )

116 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

120 #ñi‡
deföed
 ( 
__TASKING__
 )

121 #i‡
deföed
 
__FPU_VFP__


126 
	~<°döt.h
>

127 
	~<c‹e_cmIn°r.h
>

128 
	~<c‹e_cmFunc.h
>

132 #i‚de‡
__CMSIS_GENERIC


134 #i‚de‡
__CORE_CM0_H_DEPENDANT


135 
	#__CORE_CM0_H_DEPENDANT


	)

138 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


139 #i‚de‡
__CM0_REV


140 
	#__CM0_REV
 0x0000

	)

144 #i‚de‡
__NVIC_PRIO_BITS


145 
	#__NVIC_PRIO_BITS
 2

	)

149 #i‚de‡
__Víd‹_SysTickC⁄fig


150 
	#__Víd‹_SysTickC⁄fig
 0

	)

163 #ifde‡
__˝lu•lus


164 
	#__I
 vﬁ©ûê

	)

166 
	#__I
 vﬁ©ûêc⁄°

	)

168 
	#__O
 vﬁ©ûê

	)

169 
	#__IO
 vﬁ©ûê

	)

199 #i‡(
__CORTEX_M
 != 0x04)

200 
uöt32_t
 
_ª£rved0
:27;

202 
uöt32_t
 
_ª£rved0
:16;

203 
uöt32_t
 
GE
:4;

204 
uöt32_t
 
_ª£rved1
:7;

206 
uöt32_t
 
Q
:1;

207 
uöt32_t
 
V
:1;

208 
uöt32_t
 
C
:1;

209 
uöt32_t
 
Z
:1;

210 
uöt32_t
 
N
:1;

211 } 
b
;

212 
uöt32_t
 
w
;

213 } 
	tAPSR_Ty≥
;

222 
uöt32_t
 
	mISR
:9;

223 
uöt32_t
 
	m_ª£rved0
:23;

224 } 
	mb
;

225 
uöt32_t
 
	mw
;

226 } 
	tIPSR_Ty≥
;

235 
uöt32_t
 
	mISR
:9;

236 #i‡(
__CORTEX_M
 != 0x04)

237 
uöt32_t
 
	m_ª£rved0
:15;

239 
uöt32_t
 
	m_ª£rved0
:7;

240 
uöt32_t
 
	mGE
:4;

241 
uöt32_t
 
	m_ª£rved1
:4;

243 
uöt32_t
 
	mT
:1;

244 
uöt32_t
 
	mIT
:2;

245 
uöt32_t
 
	mQ
:1;

246 
uöt32_t
 
	mV
:1;

247 
uöt32_t
 
	mC
:1;

248 
uöt32_t
 
	mZ
:1;

249 
uöt32_t
 
	mN
:1;

250 } 
	mb
;

251 
uöt32_t
 
	mw
;

252 } 
	txPSR_Ty≥
;

261 
uöt32_t
 
	mnPRIV
:1;

262 
uöt32_t
 
	mSPSEL
:1;

263 
uöt32_t
 
	mFPCA
:1;

264 
uöt32_t
 
	m_ª£rved0
:29;

265 } 
	mb
;

266 
uöt32_t
 
	mw
;

267 } 
	tCONTROL_Ty≥
;

282 
__IO
 
uöt32_t
 
	mISER
[1];

283 
uöt32_t
 
	mRESERVED0
[31];

284 
__IO
 
uöt32_t
 
	mICER
[1];

285 
uöt32_t
 
	mRSERVED1
[31];

286 
__IO
 
uöt32_t
 
	mISPR
[1];

287 
uöt32_t
 
	mRESERVED2
[31];

288 
__IO
 
uöt32_t
 
	mICPR
[1];

289 
uöt32_t
 
	mRESERVED3
[31];

290 
uöt32_t
 
	mRESERVED4
[64];

291 
__IO
 
uöt32_t
 
	mIP
[8];

292 } 
	tNVIC_Ty≥
;

307 
__I
 
uöt32_t
 
	mCPUID
;

308 
__IO
 
uöt32_t
 
	mICSR
;

309 
uöt32_t
 
	mRESERVED0
;

310 
__IO
 
uöt32_t
 
	mAIRCR
;

311 
__IO
 
uöt32_t
 
	mSCR
;

312 
__IO
 
uöt32_t
 
	mCCR
;

313 
uöt32_t
 
	mRESERVED1
;

314 
__IO
 
uöt32_t
 
	mSHP
[2];

315 
__IO
 
uöt32_t
 
	mSHCSR
;

316 } 
	tSCB_Ty≥
;

319 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

320 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

322 
	#SCB_CPUID_VARIANT_Pos
 20

	)

323 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

325 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

326 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

328 
	#SCB_CPUID_PARTNO_Pos
 4

	)

329 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

331 
	#SCB_CPUID_REVISION_Pos
 0

	)

332 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

335 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

336 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

338 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

339 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

341 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

342 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

344 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

345 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

347 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

348 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

350 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

351 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

353 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

354 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

356 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

357 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

359 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

360 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

363 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

364 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

366 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

367 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

369 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

370 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

372 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

373 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

375 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

376 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

379 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

380 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

382 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

383 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

385 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

386 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

389 
	#SCB_CCR_STKALIGN_Pos
 9

	)

390 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

392 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

393 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

396 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

397 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

412 
__IO
 
uöt32_t
 
	mCTRL
;

413 
__IO
 
uöt32_t
 
	mLOAD
;

414 
__IO
 
uöt32_t
 
	mVAL
;

415 
__I
 
uöt32_t
 
	mCALIB
;

416 } 
	tSysTick_Ty≥
;

419 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

420 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

422 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

423 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

425 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

426 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

428 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

429 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

432 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

433 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

436 
	#SysTick_VAL_CURRENT_Pos
 0

	)

437 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

440 
	#SysTick_CALIB_NOREF_Pos
 31

	)

441 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

443 
	#SysTick_CALIB_SKEW_Pos
 30

	)

444 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

446 
	#SysTick_CALIB_TENMS_Pos
 0

	)

447 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

469 
	#SCS_BASE
 (0xE000E000ULË

	)

470 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

471 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

472 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

474 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

475 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

476 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

504 
	#_BIT_SHIFT
(
IRQn
Ë–(((
uöt32_t
)(IRQnËË& 0x03Ë* 8 )

	)

505 
	#_SHP_IDX
(
IRQn
Ë–((((
uöt32_t
)(IRQnË& 0x0F)-8Ë>> 2Ë)

	)

506 
	#_IP_IDX
(
IRQn
Ë–((
uöt32_t
)(IRQnË>> 2Ë)

	)

515 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

517 
NVIC
->
ISER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

518 
	}
}

527 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

529 
NVIC
->
ICER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

530 
	}
}

543 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

545 ((
uöt32_t
Ë((
NVIC
->
ISPR
[0] & (1 << ((uöt32_t)(
IRQn
) & 0x1F)))?1:0));

546 
	}
}

555 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

557 
NVIC
->
ISPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

558 
	}
}

567 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

569 
NVIC
->
ICPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

570 
	}
}

582 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

584 if(
IRQn
 < 0) {

585 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

586 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

588 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

589 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

590 
	}
}

604 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

607 if(
IRQn
 < 0) {

608 ((
uöt32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

610 ((
uöt32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

611 
	}
}

618 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

620 
	`__DSB
();

622 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

623 
SCB_AIRCR_SYSRESETREQ_Msk
);

624 
	`__DSB
();

626 
	}
}

639 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

656 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

658 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

660 
SysTick
->
LOAD
 = 
ticks
 - 1;

661 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

662 
SysTick
->
VAL
 = 0;

663 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

664 
SysTick_CTRL_TICKINT_Msk
 |

665 
SysTick_CTRL_ENABLE_Msk
;

667 
	}
}

680 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_CM0PLUS_H_GENERIC


47 
	#__CORE_CM0PLUS_H_GENERIC


	)

71 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM0PLUS_CMSIS_VERSION_SUB
)

76 
	#__CORTEX_M
 (0x00Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

97 
	#__STATIC_INLINE
 
ölöe


	)

103 
	#__FPU_USED
 0

	)

105 #i‡
deföed
 ( 
__CC_ARM
 )

106 #i‡
deföed
 
__TARGET_FPU_VFP


110 #ñi‡
deföed
 ( 
__ICCARM__
 )

111 #i‡
deföed
 
__ARMVFP__


115 #ñi‡
deföed
 ( 
__GNUC__
 )

116 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

120 #ñi‡
deföed
 ( 
__TASKING__
 )

121 #i‡
deföed
 
__FPU_VFP__


126 
	~<°döt.h
>

127 
	~<c‹e_cmIn°r.h
>

128 
	~<c‹e_cmFunc.h
>

132 #i‚de‡
__CMSIS_GENERIC


134 #i‚de‡
__CORE_CM0PLUS_H_DEPENDANT


135 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

138 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


139 #i‚de‡
__CM0PLUS_REV


140 
	#__CM0PLUS_REV
 0x0000

	)

144 #i‚de‡
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #i‚de‡
__VTOR_PRESENT


150 
	#__VTOR_PRESENT
 0

	)

154 #i‚de‡
__NVIC_PRIO_BITS


155 
	#__NVIC_PRIO_BITS
 2

	)

159 #i‚de‡
__Víd‹_SysTickC⁄fig


160 
	#__Víd‹_SysTickC⁄fig
 0

	)

173 #ifde‡
__˝lu•lus


174 
	#__I
 vﬁ©ûê

	)

176 
	#__I
 vﬁ©ûêc⁄°

	)

178 
	#__O
 vﬁ©ûê

	)

179 
	#__IO
 vﬁ©ûê

	)

210 #i‡(
__CORTEX_M
 != 0x04)

211 
uöt32_t
 
_ª£rved0
:27;

213 
uöt32_t
 
_ª£rved0
:16;

214 
uöt32_t
 
GE
:4;

215 
uöt32_t
 
_ª£rved1
:7;

217 
uöt32_t
 
Q
:1;

218 
uöt32_t
 
V
:1;

219 
uöt32_t
 
C
:1;

220 
uöt32_t
 
Z
:1;

221 
uöt32_t
 
N
:1;

222 } 
b
;

223 
uöt32_t
 
w
;

224 } 
	tAPSR_Ty≥
;

233 
uöt32_t
 
	mISR
:9;

234 
uöt32_t
 
	m_ª£rved0
:23;

235 } 
	mb
;

236 
uöt32_t
 
	mw
;

237 } 
	tIPSR_Ty≥
;

246 
uöt32_t
 
	mISR
:9;

247 #i‡(
__CORTEX_M
 != 0x04)

248 
uöt32_t
 
	m_ª£rved0
:15;

250 
uöt32_t
 
	m_ª£rved0
:7;

251 
uöt32_t
 
	mGE
:4;

252 
uöt32_t
 
	m_ª£rved1
:4;

254 
uöt32_t
 
	mT
:1;

255 
uöt32_t
 
	mIT
:2;

256 
uöt32_t
 
	mQ
:1;

257 
uöt32_t
 
	mV
:1;

258 
uöt32_t
 
	mC
:1;

259 
uöt32_t
 
	mZ
:1;

260 
uöt32_t
 
	mN
:1;

261 } 
	mb
;

262 
uöt32_t
 
	mw
;

263 } 
	txPSR_Ty≥
;

272 
uöt32_t
 
	mnPRIV
:1;

273 
uöt32_t
 
	mSPSEL
:1;

274 
uöt32_t
 
	mFPCA
:1;

275 
uöt32_t
 
	m_ª£rved0
:29;

276 } 
	mb
;

277 
uöt32_t
 
	mw
;

278 } 
	tCONTROL_Ty≥
;

293 
__IO
 
uöt32_t
 
	mISER
[1];

294 
uöt32_t
 
	mRESERVED0
[31];

295 
__IO
 
uöt32_t
 
	mICER
[1];

296 
uöt32_t
 
	mRSERVED1
[31];

297 
__IO
 
uöt32_t
 
	mISPR
[1];

298 
uöt32_t
 
	mRESERVED2
[31];

299 
__IO
 
uöt32_t
 
	mICPR
[1];

300 
uöt32_t
 
	mRESERVED3
[31];

301 
uöt32_t
 
	mRESERVED4
[64];

302 
__IO
 
uöt32_t
 
	mIP
[8];

303 } 
	tNVIC_Ty≥
;

318 
__I
 
uöt32_t
 
	mCPUID
;

319 
__IO
 
uöt32_t
 
	mICSR
;

320 #i‡(
__VTOR_PRESENT
 == 1)

321 
__IO
 
uöt32_t
 
	mVTOR
;

323 
uöt32_t
 
	mRESERVED0
;

325 
__IO
 
uöt32_t
 
	mAIRCR
;

326 
__IO
 
uöt32_t
 
	mSCR
;

327 
__IO
 
uöt32_t
 
	mCCR
;

328 
uöt32_t
 
	mRESERVED1
;

329 
__IO
 
uöt32_t
 
	mSHP
[2];

330 
__IO
 
uöt32_t
 
	mSHCSR
;

331 } 
	tSCB_Ty≥
;

334 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

335 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

337 
	#SCB_CPUID_VARIANT_Pos
 20

	)

338 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

340 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

341 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

343 
	#SCB_CPUID_PARTNO_Pos
 4

	)

344 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

346 
	#SCB_CPUID_REVISION_Pos
 0

	)

347 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

350 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

351 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

353 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

354 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

356 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

357 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

359 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

360 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

362 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

363 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

365 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

366 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

368 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

369 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

371 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

372 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

374 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

375 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

377 #i‡(
__VTOR_PRESENT
 == 1)

379 
	#SCB_VTOR_TBLOFF_Pos
 8

	)

380 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

384 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

385 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

387 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

388 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

390 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

391 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

393 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

394 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

396 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

397 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

400 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

401 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

403 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

404 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

406 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

407 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

410 
	#SCB_CCR_STKALIGN_Pos
 9

	)

411 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

413 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

414 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

417 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

418 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

433 
__IO
 
uöt32_t
 
	mCTRL
;

434 
__IO
 
uöt32_t
 
	mLOAD
;

435 
__IO
 
uöt32_t
 
	mVAL
;

436 
__I
 
uöt32_t
 
	mCALIB
;

437 } 
	tSysTick_Ty≥
;

440 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

441 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

443 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

444 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

446 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

447 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

449 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

450 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

453 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

454 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

457 
	#SysTick_VAL_CURRENT_Pos
 0

	)

458 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

461 
	#SysTick_CALIB_NOREF_Pos
 31

	)

462 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

464 
	#SysTick_CALIB_SKEW_Pos
 30

	)

465 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

467 
	#SysTick_CALIB_TENMS_Pos
 0

	)

468 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

472 #i‡(
__MPU_PRESENT
 == 1)

483 
__I
 
uöt32_t
 
	mTYPE
;

484 
__IO
 
uöt32_t
 
	mCTRL
;

485 
__IO
 
uöt32_t
 
	mRNR
;

486 
__IO
 
uöt32_t
 
	mRBAR
;

487 
__IO
 
uöt32_t
 
	mRASR
;

488 } 
	tMPU_Ty≥
;

491 
	#MPU_TYPE_IREGION_Pos
 16

	)

492 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

494 
	#MPU_TYPE_DREGION_Pos
 8

	)

495 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

497 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

498 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

501 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

502 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

504 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

505 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

507 
	#MPU_CTRL_ENABLE_Pos
 0

	)

508 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

511 
	#MPU_RNR_REGION_Pos
 0

	)

512 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

515 
	#MPU_RBAR_ADDR_Pos
 8

	)

516 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

518 
	#MPU_RBAR_VALID_Pos
 4

	)

519 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

521 
	#MPU_RBAR_REGION_Pos
 0

	)

522 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

525 
	#MPU_RASR_ATTRS_Pos
 16

	)

526 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

528 
	#MPU_RASR_XN_Pos
 28

	)

529 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

531 
	#MPU_RASR_AP_Pos
 24

	)

532 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

534 
	#MPU_RASR_TEX_Pos
 19

	)

535 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

537 
	#MPU_RASR_S_Pos
 18

	)

538 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

540 
	#MPU_RASR_C_Pos
 17

	)

541 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

543 
	#MPU_RASR_B_Pos
 16

	)

544 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

546 
	#MPU_RASR_SRD_Pos
 8

	)

547 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

549 
	#MPU_RASR_SIZE_Pos
 1

	)

550 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

552 
	#MPU_RASR_ENABLE_Pos
 0

	)

553 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

576 
	#SCS_BASE
 (0xE000E000ULË

	)

577 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

578 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

579 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

581 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

582 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

583 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

585 #i‡(
__MPU_PRESENT
 == 1)

586 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

587 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

615 
	#_BIT_SHIFT
(
IRQn
Ë–(((
uöt32_t
)(IRQnËË& 0x03Ë* 8 )

	)

616 
	#_SHP_IDX
(
IRQn
Ë–((((
uöt32_t
)(IRQnË& 0x0F)-8Ë>> 2Ë)

	)

617 
	#_IP_IDX
(
IRQn
Ë–((
uöt32_t
)(IRQnË>> 2Ë)

	)

626 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

628 
NVIC
->
ISER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

629 
	}
}

638 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

640 
NVIC
->
ICER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

641 
	}
}

654 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

656 ((
uöt32_t
Ë((
NVIC
->
ISPR
[0] & (1 << ((uöt32_t)(
IRQn
) & 0x1F)))?1:0));

657 
	}
}

666 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

668 
NVIC
->
ISPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

669 
	}
}

678 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

680 
NVIC
->
ICPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

681 
	}
}

693 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

695 if(
IRQn
 < 0) {

696 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

697 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

699 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

700 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

701 
	}
}

715 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

718 if(
IRQn
 < 0) {

719 ((
uöt32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

721 ((
uöt32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

722 
	}
}

729 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

731 
	`__DSB
();

733 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

734 
SCB_AIRCR_SYSRESETREQ_Msk
);

735 
	`__DSB
();

737 
	}
}

750 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

767 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

769 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

771 
SysTick
->
LOAD
 = 
ticks
 - 1;

772 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

773 
SysTick
->
VAL
 = 0;

774 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

775 
SysTick_CTRL_TICKINT_Msk
 |

776 
SysTick_CTRL_ENABLE_Msk
;

778 
	}
}

791 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_CM3_H_GENERIC


47 
	#__CORE_CM3_H_GENERIC


	)

71 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__CM3_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM3_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x03Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__TMS470__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__STATIC_INLINE
 
ölöe


	)

93 #ñi‡
deföed
 ( 
__GNUC__
 )

94 
	#__ASM
 
__asm


	)

95 
	#__INLINE
 
ölöe


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

107 
	#__FPU_USED
 0

	)

109 #i‡
deföed
 ( 
__CC_ARM
 )

110 #i‡
deföed
 
__TARGET_FPU_VFP


114 #ñi‡
deföed
 ( 
__ICCARM__
 )

115 #i‡
deföed
 
__ARMVFP__


119 #ñi‡
deföed
 ( 
__TMS470__
 )

120 #i‡
deföed
 
__TI__VFP_SUPPORT____


124 #ñi‡
deföed
 ( 
__GNUC__
 )

125 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

129 #ñi‡
deföed
 ( 
__TASKING__
 )

130 #i‡
deföed
 
__FPU_VFP__


135 
	~<°döt.h
>

136 
	~<c‹e_cmIn°r.h
>

137 
	~<c‹e_cmFunc.h
>

141 #i‚de‡
__CMSIS_GENERIC


143 #i‚de‡
__CORE_CM3_H_DEPENDANT


144 
	#__CORE_CM3_H_DEPENDANT


	)

147 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


148 #i‚de‡
__CM3_REV


149 
	#__CM3_REV
 0x0200

	)

153 #i‚de‡
__MPU_PRESENT


154 
	#__MPU_PRESENT
 0

	)

158 #i‚de‡
__NVIC_PRIO_BITS


159 
	#__NVIC_PRIO_BITS
 4

	)

163 #i‚de‡
__Víd‹_SysTickC⁄fig


164 
	#__Víd‹_SysTickC⁄fig
 0

	)

177 #ifde‡
__˝lu•lus


178 
	#__I
 vﬁ©ûê

	)

180 
	#__I
 vﬁ©ûêc⁄°

	)

182 
	#__O
 vﬁ©ûê

	)

183 
	#__IO
 vﬁ©ûê

	)

215 #i‡(
__CORTEX_M
 != 0x04)

216 
uöt32_t
 
_ª£rved0
:27;

218 
uöt32_t
 
_ª£rved0
:16;

219 
uöt32_t
 
GE
:4;

220 
uöt32_t
 
_ª£rved1
:7;

222 
uöt32_t
 
Q
:1;

223 
uöt32_t
 
V
:1;

224 
uöt32_t
 
C
:1;

225 
uöt32_t
 
Z
:1;

226 
uöt32_t
 
N
:1;

227 } 
b
;

228 
uöt32_t
 
w
;

229 } 
	tAPSR_Ty≥
;

238 
uöt32_t
 
	mISR
:9;

239 
uöt32_t
 
	m_ª£rved0
:23;

240 } 
	mb
;

241 
uöt32_t
 
	mw
;

242 } 
	tIPSR_Ty≥
;

251 
uöt32_t
 
	mISR
:9;

252 #i‡(
__CORTEX_M
 != 0x04)

253 
uöt32_t
 
	m_ª£rved0
:15;

255 
uöt32_t
 
	m_ª£rved0
:7;

256 
uöt32_t
 
	mGE
:4;

257 
uöt32_t
 
	m_ª£rved1
:4;

259 
uöt32_t
 
	mT
:1;

260 
uöt32_t
 
	mIT
:2;

261 
uöt32_t
 
	mQ
:1;

262 
uöt32_t
 
	mV
:1;

263 
uöt32_t
 
	mC
:1;

264 
uöt32_t
 
	mZ
:1;

265 
uöt32_t
 
	mN
:1;

266 } 
	mb
;

267 
uöt32_t
 
	mw
;

268 } 
	txPSR_Ty≥
;

277 
uöt32_t
 
	mnPRIV
:1;

278 
uöt32_t
 
	mSPSEL
:1;

279 
uöt32_t
 
	mFPCA
:1;

280 
uöt32_t
 
	m_ª£rved0
:29;

281 } 
	mb
;

282 
uöt32_t
 
	mw
;

283 } 
	tCONTROL_Ty≥
;

298 
__IO
 
uöt32_t
 
	mISER
[8];

299 
uöt32_t
 
	mRESERVED0
[24];

300 
__IO
 
uöt32_t
 
	mICER
[8];

301 
uöt32_t
 
	mRSERVED1
[24];

302 
__IO
 
uöt32_t
 
	mISPR
[8];

303 
uöt32_t
 
	mRESERVED2
[24];

304 
__IO
 
uöt32_t
 
	mICPR
[8];

305 
uöt32_t
 
	mRESERVED3
[24];

306 
__IO
 
uöt32_t
 
	mIABR
[8];

307 
uöt32_t
 
	mRESERVED4
[56];

308 
__IO
 
uöt8_t
 
	mIP
[240];

309 
uöt32_t
 
	mRESERVED5
[644];

310 
__O
 
uöt32_t
 
	mSTIR
;

311 } 
	tNVIC_Ty≥
;

314 
	#NVIC_STIR_INTID_Pos
 0

	)

315 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

330 
__I
 
uöt32_t
 
	mCPUID
;

331 
__IO
 
uöt32_t
 
	mICSR
;

332 
__IO
 
uöt32_t
 
	mVTOR
;

333 
__IO
 
uöt32_t
 
	mAIRCR
;

334 
__IO
 
uöt32_t
 
	mSCR
;

335 
__IO
 
uöt32_t
 
	mCCR
;

336 
__IO
 
uöt8_t
 
	mSHP
[12];

337 
__IO
 
uöt32_t
 
	mSHCSR
;

338 
__IO
 
uöt32_t
 
	mCFSR
;

339 
__IO
 
uöt32_t
 
	mHFSR
;

340 
__IO
 
uöt32_t
 
	mDFSR
;

341 
__IO
 
uöt32_t
 
	mMMFAR
;

342 
__IO
 
uöt32_t
 
	mBFAR
;

343 
__IO
 
uöt32_t
 
	mAFSR
;

344 
__I
 
uöt32_t
 
	mPFR
[2];

345 
__I
 
uöt32_t
 
	mDFR
;

346 
__I
 
uöt32_t
 
	mADR
;

347 
__I
 
uöt32_t
 
	mMMFR
[4];

348 
__I
 
uöt32_t
 
	mISAR
[5];

349 
uöt32_t
 
	mRESERVED0
[5];

350 
__IO
 
uöt32_t
 
	mCPACR
;

351 } 
	tSCB_Ty≥
;

354 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

355 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

357 
	#SCB_CPUID_VARIANT_Pos
 20

	)

358 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

360 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

361 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

363 
	#SCB_CPUID_PARTNO_Pos
 4

	)

364 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

366 
	#SCB_CPUID_REVISION_Pos
 0

	)

367 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

370 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

371 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

373 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

374 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

376 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

377 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

379 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

380 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

382 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

383 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

385 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

386 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

388 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

389 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

391 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

392 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

394 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

395 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

397 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

398 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

401 #i‡(
__CM3_REV
 < 0x0201)

402 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

403 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

405 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

406 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

413 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

414 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

417 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

419 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

420 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

422 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

423 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

426 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

429 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

431 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

432 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

435 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

436 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

438 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

439 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

441 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

442 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

445 
	#SCB_CCR_STKALIGN_Pos
 9

	)

446 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

448 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

449 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

451 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

452 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

454 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

455 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

457 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

458 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

460 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

461 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

464 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

465 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

468 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

471 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

474 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

477 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

480 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

483 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

485 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

486 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

488 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

489 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

491 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

492 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

494 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

495 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

497 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

498 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

501 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

504 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

507 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

508 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

510 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

511 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

513 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

514 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

517 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

518 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

520 
	#SCB_HFSR_FORCED_Pos
 30

	)

521 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

523 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

524 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

527 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

528 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

530 
	#SCB_DFSR_VCATCH_Pos
 3

	)

531 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

533 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

534 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

536 
	#SCB_DFSR_BKPT_Pos
 1

	)

537 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

539 
	#SCB_DFSR_HALTED_Pos
 0

	)

540 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

555 
uöt32_t
 
	mRESERVED0
[1];

556 
__I
 
uöt32_t
 
	mICTR
;

557 #i‡((
deföed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

558 
__IO
 
uöt32_t
 
	mACTLR
;

560 
uöt32_t
 
	mRESERVED1
[1];

562 } 
	tSCnSCB_Ty≥
;

565 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

566 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

592 
__IO
 
uöt32_t
 
	mCTRL
;

593 
__IO
 
uöt32_t
 
	mLOAD
;

594 
__IO
 
uöt32_t
 
	mVAL
;

595 
__I
 
uöt32_t
 
	mCALIB
;

596 } 
	tSysTick_Ty≥
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

642 
__O
 union

644 
__O
 
uöt8_t
 
	mu8
;

645 
__O
 
uöt16_t
 
	mu16
;

646 
__O
 
uöt32_t
 
	mu32
;

647 } 
	mPORT
 [32];

648 
uöt32_t
 
	mRESERVED0
[864];

649 
__IO
 
uöt32_t
 
	mTER
;

650 
uöt32_t
 
	mRESERVED1
[15];

651 
__IO
 
uöt32_t
 
	mTPR
;

652 
uöt32_t
 
	mRESERVED2
[15];

653 
__IO
 
uöt32_t
 
	mTCR
;

654 
uöt32_t
 
	mRESERVED3
[29];

655 
__O
 
uöt32_t
 
	mIWR
;

656 
__I
 
uöt32_t
 
	mIRR
;

657 
__IO
 
uöt32_t
 
	mIMCR
;

658 
uöt32_t
 
	mRESERVED4
[43];

659 
__O
 
uöt32_t
 
	mLAR
;

660 
__I
 
uöt32_t
 
	mLSR
;

661 
uöt32_t
 
	mRESERVED5
[6];

662 
__I
 
uöt32_t
 
	mPID4
;

663 
__I
 
uöt32_t
 
	mPID5
;

664 
__I
 
uöt32_t
 
	mPID6
;

665 
__I
 
uöt32_t
 
	mPID7
;

666 
__I
 
uöt32_t
 
	mPID0
;

667 
__I
 
uöt32_t
 
	mPID1
;

668 
__I
 
uöt32_t
 
	mPID2
;

669 
__I
 
uöt32_t
 
	mPID3
;

670 
__I
 
uöt32_t
 
	mCID0
;

671 
__I
 
uöt32_t
 
	mCID1
;

672 
__I
 
uöt32_t
 
	mCID2
;

673 
__I
 
uöt32_t
 
	mCID3
;

674 } 
	tITM_Ty≥
;

677 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

678 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

681 
	#ITM_TCR_BUSY_Pos
 23

	)

682 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

684 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

685 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

687 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

688 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

690 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

691 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

693 
	#ITM_TCR_SWOENA_Pos
 4

	)

694 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

696 
	#ITM_TCR_DWTENA_Pos
 3

	)

697 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

699 
	#ITM_TCR_SYNCENA_Pos
 2

	)

700 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

702 
	#ITM_TCR_TSENA_Pos
 1

	)

703 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

705 
	#ITM_TCR_ITMENA_Pos
 0

	)

706 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

709 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

710 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos
Ë

	)

713 
	#ITM_IRR_ATREADYM_Pos
 0

	)

714 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos
Ë

	)

717 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

718 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos
Ë

	)

721 
	#ITM_LSR_ByãAcc_Pos
 2

	)

722 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

724 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

725 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

727 
	#ITM_LSR_Pª£¡_Pos
 0

	)

728 
	#ITM_LSR_Pª£¡_Msk
 (1UL << 
ITM_LSR_Pª£¡_Pos
Ë

	)

743 
__IO
 
uöt32_t
 
	mCTRL
;

744 
__IO
 
uöt32_t
 
	mCYCCNT
;

745 
__IO
 
uöt32_t
 
	mCPICNT
;

746 
__IO
 
uöt32_t
 
	mEXCCNT
;

747 
__IO
 
uöt32_t
 
	mSLEEPCNT
;

748 
__IO
 
uöt32_t
 
	mLSUCNT
;

749 
__IO
 
uöt32_t
 
	mFOLDCNT
;

750 
__I
 
uöt32_t
 
	mPCSR
;

751 
__IO
 
uöt32_t
 
	mCOMP0
;

752 
__IO
 
uöt32_t
 
	mMASK0
;

753 
__IO
 
uöt32_t
 
	mFUNCTION0
;

754 
uöt32_t
 
	mRESERVED0
[1];

755 
__IO
 
uöt32_t
 
	mCOMP1
;

756 
__IO
 
uöt32_t
 
	mMASK1
;

757 
__IO
 
uöt32_t
 
	mFUNCTION1
;

758 
uöt32_t
 
	mRESERVED1
[1];

759 
__IO
 
uöt32_t
 
	mCOMP2
;

760 
__IO
 
uöt32_t
 
	mMASK2
;

761 
__IO
 
uöt32_t
 
	mFUNCTION2
;

762 
uöt32_t
 
	mRESERVED2
[1];

763 
__IO
 
uöt32_t
 
	mCOMP3
;

764 
__IO
 
uöt32_t
 
	mMASK3
;

765 
__IO
 
uöt32_t
 
	mFUNCTION3
;

766 } 
	tDWT_Ty≥
;

769 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

770 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

772 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

773 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

775 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

776 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

778 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

779 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

781 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

782 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

784 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

785 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

787 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

788 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

790 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

791 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

793 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

794 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

796 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

797 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

799 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

800 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

802 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

803 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

805 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

806 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

808 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

809 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

811 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

812 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

814 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

815 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

817 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

818 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

820 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

821 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos
Ë

	)

824 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

825 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos
Ë

	)

828 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

829 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos
Ë

	)

832 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

833 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos
Ë

	)

836 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

837 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos
Ë

	)

840 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

841 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos
Ë

	)

844 
	#DWT_MASK_MASK_Pos
 0

	)

845 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos
Ë

	)

848 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

849 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

851 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

852 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

854 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

855 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

857 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

858 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

860 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

861 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

863 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

864 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

866 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

867 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

869 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

870 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

872 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

873 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos
Ë

	)

888 
__IO
 
uöt32_t
 
	mSSPSR
;

889 
__IO
 
uöt32_t
 
	mCSPSR
;

890 
uöt32_t
 
	mRESERVED0
[2];

891 
__IO
 
uöt32_t
 
	mACPR
;

892 
uöt32_t
 
	mRESERVED1
[55];

893 
__IO
 
uöt32_t
 
	mSPPR
;

894 
uöt32_t
 
	mRESERVED2
[131];

895 
__I
 
uöt32_t
 
	mFFSR
;

896 
__IO
 
uöt32_t
 
	mFFCR
;

897 
__I
 
uöt32_t
 
	mFSCR
;

898 
uöt32_t
 
	mRESERVED3
[759];

899 
__I
 
uöt32_t
 
	mTRIGGER
;

900 
__I
 
uöt32_t
 
	mFIFO0
;

901 
__I
 
uöt32_t
 
	mITATBCTR2
;

902 
uöt32_t
 
	mRESERVED4
[1];

903 
__I
 
uöt32_t
 
	mITATBCTR0
;

904 
__I
 
uöt32_t
 
	mFIFO1
;

905 
__IO
 
uöt32_t
 
	mITCTRL
;

906 
uöt32_t
 
	mRESERVED5
[39];

907 
__IO
 
uöt32_t
 
	mCLAIMSET
;

908 
__IO
 
uöt32_t
 
	mCLAIMCLR
;

909 
uöt32_t
 
	mRESERVED7
[8];

910 
__I
 
uöt32_t
 
	mDEVID
;

911 
__I
 
uöt32_t
 
	mDEVTYPE
;

912 } 
	tTPI_Ty≥
;

915 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

916 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos
Ë

	)

919 
	#TPI_SPPR_TXMODE_Pos
 0

	)

920 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos
Ë

	)

923 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

924 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

926 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

927 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

929 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

930 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

932 
	#TPI_FFSR_FlInProg_Pos
 0

	)

933 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos
Ë

	)

936 
	#TPI_FFCR_TrigIn_Pos
 8

	)

937 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

939 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

940 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

943 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

944 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos
Ë

	)

947 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

948 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

950 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

951 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

953 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

954 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

956 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

957 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

959 
	#TPI_FIFO0_ETM2_Pos
 16

	)

960 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

962 
	#TPI_FIFO0_ETM1_Pos
 8

	)

963 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

965 
	#TPI_FIFO0_ETM0_Pos
 0

	)

966 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos
Ë

	)

969 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

970 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos
Ë

	)

973 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

974 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

976 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

977 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

979 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

980 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

982 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

983 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

985 
	#TPI_FIFO1_ITM2_Pos
 16

	)

986 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

988 
	#TPI_FIFO1_ITM1_Pos
 8

	)

989 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

991 
	#TPI_FIFO1_ITM0_Pos
 0

	)

992 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos
Ë

	)

995 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

996 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos
Ë

	)

999 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1000 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos
Ë

	)

1003 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1004 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1006 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1007 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1009 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1010 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1012 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1013 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1015 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1016 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1018 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1019 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL << 
TPI_DEVID_NrTø˚I≈ut_Pos
Ë

	)

1022 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1023 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy≥_Pos
Ë

	)

1025 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1026 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1031 #i‡(
__MPU_PRESENT
 == 1)

1042 
__I
 
uöt32_t
 
	mTYPE
;

1043 
__IO
 
uöt32_t
 
	mCTRL
;

1044 
__IO
 
uöt32_t
 
	mRNR
;

1045 
__IO
 
uöt32_t
 
	mRBAR
;

1046 
__IO
 
uöt32_t
 
	mRASR
;

1047 
__IO
 
uöt32_t
 
	mRBAR_A1
;

1048 
__IO
 
uöt32_t
 
	mRASR_A1
;

1049 
__IO
 
uöt32_t
 
	mRBAR_A2
;

1050 
__IO
 
uöt32_t
 
	mRASR_A2
;

1051 
__IO
 
uöt32_t
 
	mRBAR_A3
;

1052 
__IO
 
uöt32_t
 
	mRASR_A3
;

1053 } 
	tMPU_Ty≥
;

1056 
	#MPU_TYPE_IREGION_Pos
 16

	)

1057 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1059 
	#MPU_TYPE_DREGION_Pos
 8

	)

1060 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1062 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1063 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

1066 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1067 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1069 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1070 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1072 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1073 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

1076 
	#MPU_RNR_REGION_Pos
 0

	)

1077 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

1080 
	#MPU_RBAR_ADDR_Pos
 5

	)

1081 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1083 
	#MPU_RBAR_VALID_Pos
 4

	)

1084 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1086 
	#MPU_RBAR_REGION_Pos
 0

	)

1087 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

1090 
	#MPU_RASR_ATTRS_Pos
 16

	)

1091 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1093 
	#MPU_RASR_XN_Pos
 28

	)

1094 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1096 
	#MPU_RASR_AP_Pos
 24

	)

1097 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1099 
	#MPU_RASR_TEX_Pos
 19

	)

1100 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1102 
	#MPU_RASR_S_Pos
 18

	)

1103 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1105 
	#MPU_RASR_C_Pos
 17

	)

1106 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1108 
	#MPU_RASR_B_Pos
 16

	)

1109 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1111 
	#MPU_RASR_SRD_Pos
 8

	)

1112 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1114 
	#MPU_RASR_SIZE_Pos
 1

	)

1115 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1117 
	#MPU_RASR_ENABLE_Pos
 0

	)

1118 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

1134 
__IO
 
uöt32_t
 
	mDHCSR
;

1135 
__O
 
uöt32_t
 
	mDCRSR
;

1136 
__IO
 
uöt32_t
 
	mDCRDR
;

1137 
__IO
 
uöt32_t
 
	mDEMCR
;

1138 } 
	tC‹eDebug_Ty≥
;

1141 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1142 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1144 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1145 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1147 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1148 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1150 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1151 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1153 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1154 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1156 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1157 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1159 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1160 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1162 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1163 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1165 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1166 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1168 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1169 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1171 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1172 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1174 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1175 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

1178 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1179 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1181 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1182 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

1185 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1186 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1188 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1189 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1191 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1192 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1194 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1195 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1197 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1198 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1200 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1201 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1203 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1204 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1206 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1207 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1209 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1210 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1212 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1213 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1215 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1216 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1218 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1219 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1221 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1222 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

1234 
	#SCS_BASE
 (0xE000E000ULË

	)

1235 
	#ITM_BASE
 (0xE0000000ULË

	)

1236 
	#DWT_BASE
 (0xE0001000ULË

	)

1237 
	#TPI_BASE
 (0xE0040000ULË

	)

1238 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1239 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1240 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1241 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1243 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1244 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1245 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1246 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1247 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1248 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1249 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1250 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1252 #i‡(
__MPU_PRESENT
 == 1)

1253 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1254 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1291 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1293 
uöt32_t
 
ªg_vÆue
;

1294 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1296 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1297 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1298 
ªg_vÆue
 = (reg_value |

1299 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1300 (
Pri‹ôyGroupTmp
 << 8));

1301 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1302 
	}
}

1311 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôyGroupög
()

1313  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1314 
	}
}

1323 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1325 
NVIC
->
ISER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1326 
	}
}

1335 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1337 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1338 
	}
}

1351 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1353 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1354 
	}
}

1363 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1365 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1366 
	}
}

1375 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1377 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1378 
	}
}

1390 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1392 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1393 
	}
}

1405 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1407 if(
IRQn
 < 0) {

1408 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1410 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1411 
	}
}

1425 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1428 if(
IRQn
 < 0) {

1429 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1431 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1432 
	}
}

1447 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_EncodePri‹ôy
 (
uöt32_t
 
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1449 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1450 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1451 
uöt32_t
 
SubPri‹ôyBôs
;

1453 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1454 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1457 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1458 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1460 
	}
}

1475 
__STATIC_INLINE
 
	$NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1477 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1478 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1479 
uöt32_t
 
SubPri‹ôyBôs
;

1481 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1482 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1484 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1485 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1486 
	}
}

1493 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

1495 
	`__DSB
();

1497 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1498 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1499 
SCB_AIRCR_SYSRESETREQ_Msk
);

1500 
	`__DSB
();

1502 
	}
}

1515 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1532 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

1534 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1536 
SysTick
->
LOAD
 = 
ticks
 - 1;

1537 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1538 
SysTick
->
VAL
 = 0;

1539 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1540 
SysTick_CTRL_TICKINT_Msk
 |

1541 
SysTick_CTRL_ENABLE_Msk
;

1543 
	}
}

1558 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1559 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1572 
__STATIC_INLINE
 
uöt32_t
 
	$ITM_SídCh¨
 (
uöt32_t
 
ch
)

1574 i‡((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1575 (
ITM
->
TER
 & (1UL << 0) ) )

1577 
ITM
->
PORT
[0].
u32
 == 0);

1578 
ITM
->
PORT
[0].
u8
 = (
uöt8_t
Ë
ch
;

1580  (
ch
);

1581 
	}
}

1591 
__STATIC_INLINE
 
öt32_t
 
	$ITM_Re˚iveCh¨
 () {

1592 
öt32_t
 
ch
 = -1;

1594 i‡(
ITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1595 
ch
 = 
ITM_RxBuf„r
;

1596 
ITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1599  (
ch
);

1600 
	}
}

1610 
__STATIC_INLINE
 
öt32_t
 
	$ITM_CheckCh¨
 () {

1612 i‡(
ITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1617 
	}
}

1625 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_CM4_H_GENERIC


47 
	#__CORE_CM4_H_GENERIC


	)

71 
	#__CM4_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__CM4_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__CM4_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_M
 (0x04Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__TMS470__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__STATIC_INLINE
 
ölöe


	)

93 #ñi‡
deföed
 ( 
__GNUC__
 )

94 
	#__ASM
 
__asm


	)

95 
	#__INLINE
 
ölöe


	)

96 
	#__STATIC_INLINE
 
ölöe


	)

98 #ñi‡
deföed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
ölöe


	)

101 
	#__STATIC_INLINE
 
ölöe


	)

107 #i‡
deföed
 ( 
__CC_ARM
 )

108 #i‡
deföed
 
__TARGET_FPU_VFP


109 #i‡(
__FPU_PRESENT
 == 1)

110 
	#__FPU_USED
 1

	)

113 
	#__FPU_USED
 0

	)

116 
	#__FPU_USED
 0

	)

119 #ñi‡
deföed
 ( 
__ICCARM__
 )

120 #i‡
deföed
 
__ARMVFP__


121 #i‡(
__FPU_PRESENT
 == 1)

122 
	#__FPU_USED
 1

	)

125 
	#__FPU_USED
 0

	)

128 
	#__FPU_USED
 0

	)

131 #ñi‡
deföed
 ( 
__TMS470__
 )

132 #i‡
deföed
 
__TI_VFP_SUPPORT__


133 #i‡(
__FPU_PRESENT
 == 1)

134 
	#__FPU_USED
 1

	)

137 
	#__FPU_USED
 0

	)

140 
	#__FPU_USED
 0

	)

143 #ñi‡
deföed
 ( 
__GNUC__
 )

144 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

145 #i‡(
__FPU_PRESENT
 == 1)

146 
	#__FPU_USED
 1

	)

149 
	#__FPU_USED
 0

	)

152 
	#__FPU_USED
 0

	)

155 #ñi‡
deföed
 ( 
__TASKING__
 )

156 #i‡
deföed
 
__FPU_VFP__


157 #i‡(
__FPU_PRESENT
 == 1)

158 
	#__FPU_USED
 1

	)

161 
	#__FPU_USED
 0

	)

164 
	#__FPU_USED
 0

	)

168 
	~<°döt.h
>

169 
	~<c‹e_cmIn°r.h
>

170 
	~<c‹e_cmFunc.h
>

171 
	~<c‹e_cm4_simd.h
>

175 #i‚de‡
__CMSIS_GENERIC


177 #i‚de‡
__CORE_CM4_H_DEPENDANT


178 
	#__CORE_CM4_H_DEPENDANT


	)

181 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


182 #i‚de‡
__CM4_REV


183 
	#__CM4_REV
 0x0000

	)

187 #i‚de‡
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0

	)

192 #i‚de‡
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0

	)

197 #i‚de‡
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 4

	)

202 #i‚de‡
__Víd‹_SysTickC⁄fig


203 
	#__Víd‹_SysTickC⁄fig
 0

	)

216 #ifde‡
__˝lu•lus


217 
	#__I
 vﬁ©ûê

	)

219 
	#__I
 vﬁ©ûêc⁄°

	)

221 
	#__O
 vﬁ©ûê

	)

222 
	#__IO
 vﬁ©ûê

	)

255 #i‡(
__CORTEX_M
 != 0x04)

256 
uöt32_t
 
_ª£rved0
:27;

258 
uöt32_t
 
_ª£rved0
:16;

259 
uöt32_t
 
GE
:4;

260 
uöt32_t
 
_ª£rved1
:7;

262 
uöt32_t
 
Q
:1;

263 
uöt32_t
 
V
:1;

264 
uöt32_t
 
C
:1;

265 
uöt32_t
 
Z
:1;

266 
uöt32_t
 
N
:1;

267 } 
b
;

268 
uöt32_t
 
w
;

269 } 
	tAPSR_Ty≥
;

278 
uöt32_t
 
ISR
:9;

279 
uöt32_t
 
_ª£rved0
:23;

280 } 
b
;

281 
uöt32_t
 
w
;

282 } 
	tIPSR_Ty≥
;

291 
uöt32_t
 
ISR
:9;

292 #i‡(
__CORTEX_M
 != 0x04)

293 
uöt32_t
 
_ª£rved0
:15;

295 
uöt32_t
 
_ª£rved0
:7;

296 
uöt32_t
 
GE
:4;

297 
uöt32_t
 
_ª£rved1
:4;

299 
uöt32_t
 
T
:1;

300 
uöt32_t
 
IT
:2;

301 
uöt32_t
 
Q
:1;

302 
uöt32_t
 
V
:1;

303 
uöt32_t
 
C
:1;

304 
uöt32_t
 
Z
:1;

305 
uöt32_t
 
N
:1;

306 } 
b
;

307 
uöt32_t
 
w
;

308 } 
	txPSR_Ty≥
;

317 
uöt32_t
 
nPRIV
:1;

318 
uöt32_t
 
SPSEL
:1;

319 
uöt32_t
 
FPCA
:1;

320 
uöt32_t
 
_ª£rved0
:29;

321 } 
b
;

322 
uöt32_t
 
w
;

323 } 
	tCONTROL_Ty≥
;

338 
__IO
 
uöt32_t
 
ISER
[8];

339 
uöt32_t
 
RESERVED0
[24];

340 
__IO
 
uöt32_t
 
ICER
[8];

341 
uöt32_t
 
RSERVED1
[24];

342 
__IO
 
uöt32_t
 
ISPR
[8];

343 
uöt32_t
 
RESERVED2
[24];

344 
__IO
 
uöt32_t
 
ICPR
[8];

345 
uöt32_t
 
RESERVED3
[24];

346 
__IO
 
uöt32_t
 
IABR
[8];

347 
uöt32_t
 
RESERVED4
[56];

348 
__IO
 
uöt8_t
 
IP
[240];

349 
uöt32_t
 
RESERVED5
[644];

350 
__O
 
uöt32_t
 
STIR
;

351 } 
	tNVIC_Ty≥
;

354 
	#NVIC_STIR_INTID_Pos
 0

	)

355 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

370 
__I
 
uöt32_t
 
CPUID
;

371 
__IO
 
uöt32_t
 
ICSR
;

372 
__IO
 
uöt32_t
 
VTOR
;

373 
__IO
 
uöt32_t
 
AIRCR
;

374 
__IO
 
uöt32_t
 
SCR
;

375 
__IO
 
uöt32_t
 
CCR
;

376 
__IO
 
uöt8_t
 
SHP
[12];

377 
__IO
 
uöt32_t
 
SHCSR
;

378 
__IO
 
uöt32_t
 
CFSR
;

379 
__IO
 
uöt32_t
 
HFSR
;

380 
__IO
 
uöt32_t
 
DFSR
;

381 
__IO
 
uöt32_t
 
MMFAR
;

382 
__IO
 
uöt32_t
 
BFAR
;

383 
__IO
 
uöt32_t
 
AFSR
;

384 
__I
 
uöt32_t
 
PFR
[2];

385 
__I
 
uöt32_t
 
DFR
;

386 
__I
 
uöt32_t
 
ADR
;

387 
__I
 
uöt32_t
 
MMFR
[4];

388 
__I
 
uöt32_t
 
ISAR
[5];

389 
uöt32_t
 
RESERVED0
[5];

390 
__IO
 
uöt32_t
 
CPACR
;

391 } 
	tSCB_Ty≥
;

394 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

395 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

397 
	#SCB_CPUID_VARIANT_Pos
 20

	)

398 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

400 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

401 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

403 
	#SCB_CPUID_PARTNO_Pos
 4

	)

404 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

406 
	#SCB_CPUID_REVISION_Pos
 0

	)

407 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

410 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

411 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

413 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

414 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

416 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

417 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

419 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

420 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

422 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

423 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

425 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

426 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

428 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

429 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

431 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

432 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

434 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

435 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

437 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

438 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

441 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

442 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

445 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

446 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

448 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

449 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

451 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

452 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

454 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

455 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

458 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

461 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

463 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

464 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

467 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

468 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

470 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

471 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

473 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

474 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

477 
	#SCB_CCR_STKALIGN_Pos
 9

	)

478 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

480 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

481 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

483 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

484 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

486 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

487 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

489 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

490 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

492 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

493 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

496 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

497 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

499 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

500 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

502 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

503 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

506 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

508 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

509 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

511 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

512 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

514 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

515 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

517 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

518 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

520 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

521 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

523 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

524 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

526 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

527 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

529 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

530 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

532 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

533 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

535 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

536 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

539 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

540 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

542 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

543 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

545 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

546 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

549 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

550 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

552 
	#SCB_HFSR_FORCED_Pos
 30

	)

553 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

555 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

556 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

559 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

560 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

562 
	#SCB_DFSR_VCATCH_Pos
 3

	)

563 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

565 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

566 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

568 
	#SCB_DFSR_BKPT_Pos
 1

	)

569 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

571 
	#SCB_DFSR_HALTED_Pos
 0

	)

572 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

587 
uöt32_t
 
RESERVED0
[1];

588 
__I
 
uöt32_t
 
ICTR
;

589 
__IO
 
uöt32_t
 
ACTLR
;

590 } 
	tSCnSCB_Ty≥
;

593 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

594 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

597 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

598 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
Ë

	)

600 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

601 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
Ë

	)

603 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

604 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

606 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

607 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

609 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

610 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

625 
__IO
 
uöt32_t
 
CTRL
;

626 
__IO
 
uöt32_t
 
LOAD
;

627 
__IO
 
uöt32_t
 
VAL
;

628 
__I
 
uöt32_t
 
CALIB
;

629 } 
	tSysTick_Ty≥
;

632 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

633 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

635 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

636 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

638 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

639 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

641 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

642 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

645 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

646 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

649 
	#SysTick_VAL_CURRENT_Pos
 0

	)

650 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

653 
	#SysTick_CALIB_NOREF_Pos
 31

	)

654 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

656 
	#SysTick_CALIB_SKEW_Pos
 30

	)

657 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

659 
	#SysTick_CALIB_TENMS_Pos
 0

	)

660 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

675 
__O
 union

677 
__O
 
uöt8_t
 
u8
;

678 
__O
 
uöt16_t
 
u16
;

679 
__O
 
uöt32_t
 
u32
;

680 } 
PORT
 [32];

681 
uöt32_t
 
RESERVED0
[864];

682 
__IO
 
uöt32_t
 
TER
;

683 
uöt32_t
 
RESERVED1
[15];

684 
__IO
 
uöt32_t
 
TPR
;

685 
uöt32_t
 
RESERVED2
[15];

686 
__IO
 
uöt32_t
 
TCR
;

687 
uöt32_t
 
RESERVED3
[29];

688 
__O
 
uöt32_t
 
IWR
;

689 
__I
 
uöt32_t
 
IRR
;

690 
__IO
 
uöt32_t
 
IMCR
;

691 
uöt32_t
 
RESERVED4
[43];

692 
__O
 
uöt32_t
 
LAR
;

693 
__I
 
uöt32_t
 
LSR
;

694 
uöt32_t
 
RESERVED5
[6];

695 
__I
 
uöt32_t
 
PID4
;

696 
__I
 
uöt32_t
 
PID5
;

697 
__I
 
uöt32_t
 
PID6
;

698 
__I
 
uöt32_t
 
PID7
;

699 
__I
 
uöt32_t
 
PID0
;

700 
__I
 
uöt32_t
 
PID1
;

701 
__I
 
uöt32_t
 
PID2
;

702 
__I
 
uöt32_t
 
PID3
;

703 
__I
 
uöt32_t
 
CID0
;

704 
__I
 
uöt32_t
 
CID1
;

705 
__I
 
uöt32_t
 
CID2
;

706 
__I
 
uöt32_t
 
CID3
;

707 } 
	tITM_Ty≥
;

710 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

711 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

714 
	#ITM_TCR_BUSY_Pos
 23

	)

715 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

717 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

718 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

720 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

721 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

723 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

724 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

726 
	#ITM_TCR_SWOENA_Pos
 4

	)

727 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

729 
	#ITM_TCR_DWTENA_Pos
 3

	)

730 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

732 
	#ITM_TCR_SYNCENA_Pos
 2

	)

733 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

735 
	#ITM_TCR_TSENA_Pos
 1

	)

736 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

738 
	#ITM_TCR_ITMENA_Pos
 0

	)

739 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

742 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

743 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos
Ë

	)

746 
	#ITM_IRR_ATREADYM_Pos
 0

	)

747 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos
Ë

	)

750 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

751 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos
Ë

	)

754 
	#ITM_LSR_ByãAcc_Pos
 2

	)

755 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

757 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

758 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

760 
	#ITM_LSR_Pª£¡_Pos
 0

	)

761 
	#ITM_LSR_Pª£¡_Msk
 (1UL << 
ITM_LSR_Pª£¡_Pos
Ë

	)

776 
__IO
 
uöt32_t
 
CTRL
;

777 
__IO
 
uöt32_t
 
CYCCNT
;

778 
__IO
 
uöt32_t
 
CPICNT
;

779 
__IO
 
uöt32_t
 
EXCCNT
;

780 
__IO
 
uöt32_t
 
SLEEPCNT
;

781 
__IO
 
uöt32_t
 
LSUCNT
;

782 
__IO
 
uöt32_t
 
FOLDCNT
;

783 
__I
 
uöt32_t
 
PCSR
;

784 
__IO
 
uöt32_t
 
COMP0
;

785 
__IO
 
uöt32_t
 
MASK0
;

786 
__IO
 
uöt32_t
 
FUNCTION0
;

787 
uöt32_t
 
RESERVED0
[1];

788 
__IO
 
uöt32_t
 
COMP1
;

789 
__IO
 
uöt32_t
 
MASK1
;

790 
__IO
 
uöt32_t
 
FUNCTION1
;

791 
uöt32_t
 
RESERVED1
[1];

792 
__IO
 
uöt32_t
 
COMP2
;

793 
__IO
 
uöt32_t
 
MASK2
;

794 
__IO
 
uöt32_t
 
FUNCTION2
;

795 
uöt32_t
 
RESERVED2
[1];

796 
__IO
 
uöt32_t
 
COMP3
;

797 
__IO
 
uöt32_t
 
MASK3
;

798 
__IO
 
uöt32_t
 
FUNCTION3
;

799 } 
	tDWT_Ty≥
;

802 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

803 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

805 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

806 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

808 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

809 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

811 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

812 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

814 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

815 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

817 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

818 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

820 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

821 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

823 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

824 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

826 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

827 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

829 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

830 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

832 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

833 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

835 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

836 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

838 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

839 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

841 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

842 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

844 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

845 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

847 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

848 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

850 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

851 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

853 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

854 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos
Ë

	)

857 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

858 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos
Ë

	)

861 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

862 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos
Ë

	)

865 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

866 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos
Ë

	)

869 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

870 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos
Ë

	)

873 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

874 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos
Ë

	)

877 
	#DWT_MASK_MASK_Pos
 0

	)

878 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos
Ë

	)

881 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

882 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

884 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

885 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

887 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

888 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

890 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

891 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

893 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

894 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

896 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

897 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

899 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

900 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

902 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

903 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

905 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

906 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos
Ë

	)

921 
__IO
 
uöt32_t
 
SSPSR
;

922 
__IO
 
uöt32_t
 
CSPSR
;

923 
uöt32_t
 
RESERVED0
[2];

924 
__IO
 
uöt32_t
 
ACPR
;

925 
uöt32_t
 
RESERVED1
[55];

926 
__IO
 
uöt32_t
 
SPPR
;

927 
uöt32_t
 
RESERVED2
[131];

928 
__I
 
uöt32_t
 
FFSR
;

929 
__IO
 
uöt32_t
 
FFCR
;

930 
__I
 
uöt32_t
 
FSCR
;

931 
uöt32_t
 
RESERVED3
[759];

932 
__I
 
uöt32_t
 
TRIGGER
;

933 
__I
 
uöt32_t
 
FIFO0
;

934 
__I
 
uöt32_t
 
ITATBCTR2
;

935 
uöt32_t
 
RESERVED4
[1];

936 
__I
 
uöt32_t
 
ITATBCTR0
;

937 
__I
 
uöt32_t
 
FIFO1
;

938 
__IO
 
uöt32_t
 
ITCTRL
;

939 
uöt32_t
 
RESERVED5
[39];

940 
__IO
 
uöt32_t
 
CLAIMSET
;

941 
__IO
 
uöt32_t
 
CLAIMCLR
;

942 
uöt32_t
 
RESERVED7
[8];

943 
__I
 
uöt32_t
 
DEVID
;

944 
__I
 
uöt32_t
 
DEVTYPE
;

945 } 
	tTPI_Ty≥
;

948 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

949 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos
Ë

	)

952 
	#TPI_SPPR_TXMODE_Pos
 0

	)

953 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos
Ë

	)

956 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

957 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

959 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

960 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

962 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

963 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

965 
	#TPI_FFSR_FlInProg_Pos
 0

	)

966 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos
Ë

	)

969 
	#TPI_FFCR_TrigIn_Pos
 8

	)

970 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

972 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

973 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

976 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

977 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos
Ë

	)

980 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

981 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

983 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

984 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

986 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

987 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

989 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

990 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

992 
	#TPI_FIFO0_ETM2_Pos
 16

	)

993 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

995 
	#TPI_FIFO0_ETM1_Pos
 8

	)

996 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

998 
	#TPI_FIFO0_ETM0_Pos
 0

	)

999 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos
Ë

	)

1002 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1003 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos
Ë

	)

1006 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1007 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1009 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

1010 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1012 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1013 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1015 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

1016 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1018 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1019 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1021 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1022 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1024 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1025 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos
Ë

	)

1028 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1029 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos
Ë

	)

1032 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1033 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos
Ë

	)

1036 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1037 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1039 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1040 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1042 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1043 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1045 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

1046 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1048 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1049 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1051 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

1052 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL << 
TPI_DEVID_NrTø˚I≈ut_Pos
Ë

	)

1055 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

1056 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy≥_Pos
Ë

	)

1058 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

1059 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1064 #i‡(
__MPU_PRESENT
 == 1)

1075 
__I
 
uöt32_t
 
TYPE
;

1076 
__IO
 
uöt32_t
 
CTRL
;

1077 
__IO
 
uöt32_t
 
RNR
;

1078 
__IO
 
uöt32_t
 
RBAR
;

1079 
__IO
 
uöt32_t
 
RASR
;

1080 
__IO
 
uöt32_t
 
RBAR_A1
;

1081 
__IO
 
uöt32_t
 
RASR_A1
;

1082 
__IO
 
uöt32_t
 
RBAR_A2
;

1083 
__IO
 
uöt32_t
 
RASR_A2
;

1084 
__IO
 
uöt32_t
 
RBAR_A3
;

1085 
__IO
 
uöt32_t
 
RASR_A3
;

1086 } 
	tMPU_Ty≥
;

1089 
	#MPU_TYPE_IREGION_Pos
 16

	)

1090 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1092 
	#MPU_TYPE_DREGION_Pos
 8

	)

1093 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1095 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1096 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

1099 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1100 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1102 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1103 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1105 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1106 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

1109 
	#MPU_RNR_REGION_Pos
 0

	)

1110 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

1113 
	#MPU_RBAR_ADDR_Pos
 5

	)

1114 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1116 
	#MPU_RBAR_VALID_Pos
 4

	)

1117 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1119 
	#MPU_RBAR_REGION_Pos
 0

	)

1120 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

1123 
	#MPU_RASR_ATTRS_Pos
 16

	)

1124 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1126 
	#MPU_RASR_XN_Pos
 28

	)

1127 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1129 
	#MPU_RASR_AP_Pos
 24

	)

1130 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1132 
	#MPU_RASR_TEX_Pos
 19

	)

1133 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1135 
	#MPU_RASR_S_Pos
 18

	)

1136 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1138 
	#MPU_RASR_C_Pos
 17

	)

1139 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1141 
	#MPU_RASR_B_Pos
 16

	)

1142 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1144 
	#MPU_RASR_SRD_Pos
 8

	)

1145 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1147 
	#MPU_RASR_SIZE_Pos
 1

	)

1148 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1150 
	#MPU_RASR_ENABLE_Pos
 0

	)

1151 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

1157 #i‡(
__FPU_PRESENT
 == 1)

1168 
uöt32_t
 
RESERVED0
[1];

1169 
__IO
 
uöt32_t
 
FPCCR
;

1170 
__IO
 
uöt32_t
 
FPCAR
;

1171 
__IO
 
uöt32_t
 
FPDSCR
;

1172 
__I
 
uöt32_t
 
MVFR0
;

1173 
__I
 
uöt32_t
 
MVFR1
;

1174 } 
	tFPU_Ty≥
;

1177 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1178 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

1180 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1181 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

1183 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1184 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

1186 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1187 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

1189 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1190 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

1192 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1193 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

1195 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1196 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

1198 
	#FPU_FPCCR_USER_Pos
 1

	)

1199 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

1201 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1202 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos
Ë

	)

1205 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1206 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

1209 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1210 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

1212 
	#FPU_FPDSCR_DN_Pos
 25

	)

1213 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

1215 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1216 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

1218 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1219 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

1222 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28

	)

1223 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

1225 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24

	)

1226 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

1228 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20

	)

1229 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

1231 
	#FPU_MVFR0_Divide_Pos
 16

	)

1232 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

1234 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12

	)

1235 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

1237 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8

	)

1238 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

1240 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4

	)

1241 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

1243 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0

	)

1244 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_ªgi°îs_Pos
Ë

	)

1247 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28

	)

1248 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

1250 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1251 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

1253 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1254 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

1256 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1257 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos
Ë

	)

1273 
__IO
 
uöt32_t
 
DHCSR
;

1274 
__O
 
uöt32_t
 
DCRSR
;

1275 
__IO
 
uöt32_t
 
DCRDR
;

1276 
__IO
 
uöt32_t
 
DEMCR
;

1277 } 
	tC‹eDebug_Ty≥
;

1280 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1281 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1283 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1284 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1286 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1287 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1289 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1290 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1292 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1293 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1295 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1296 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1298 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1299 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1301 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1302 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1304 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1305 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1307 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1308 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1310 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1311 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1313 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1314 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

1317 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1318 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1320 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1321 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

1324 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1325 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1327 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1328 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1330 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1331 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1333 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1334 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1336 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1337 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1339 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1340 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1342 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1343 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1345 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1346 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1348 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1349 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1351 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1352 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1354 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1355 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1357 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1358 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1360 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1361 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

1373 
	#SCS_BASE
 (0xE000E000ULË

	)

1374 
	#ITM_BASE
 (0xE0000000ULË

	)

1375 
	#DWT_BASE
 (0xE0001000ULË

	)

1376 
	#TPI_BASE
 (0xE0040000ULË

	)

1377 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1378 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1379 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1380 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1382 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1383 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1384 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1385 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1386 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1387 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1388 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1389 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1391 #i‡(
__MPU_PRESENT
 == 1)

1392 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1393 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1396 #i‡(
__FPU_PRESENT
 == 1)

1397 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1398 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1435 
__STATIC_INLINE
 
NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1437 
uöt32_t
 
ªg_vÆue
;

1438 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1440 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1441 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1442 
ªg_vÆue
 = (reg_value |

1443 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1444 (
Pri‹ôyGroupTmp
 << 8));

1445 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1455 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôyGroupög
()

1457  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1467 
__STATIC_INLINE
 
NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1470 
NVIC
->
ISER
[(
uöt32_t
)((
öt32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1480 
__STATIC_INLINE
 
NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1482 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1496 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1498 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1508 
__STATIC_INLINE
 
NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1510 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1520 
__STATIC_INLINE
 
NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1522 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1535 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1537 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1550 
__STATIC_INLINE
 
NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1552 if(
IRQn
 < 0) {

1553 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1555 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1570 
__STATIC_INLINE
 
uöt32_t
 
NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1573 if(
IRQn
 < 0) {

1574 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1576 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1592 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1594 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1595 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1596 
uöt32_t
 
SubPri‹ôyBôs
;

1598 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1599 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1602 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1603 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1620 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1622 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1623 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1624 
uöt32_t
 
SubPri‹ôyBôs
;

1626 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1627 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1629 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1630 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1638 
__STATIC_INLINE
 
NVIC_Sy°emRe£t
()

1640 
__DSB
();

1642 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1643 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1644 
SCB_AIRCR_SYSRESETREQ_Msk
);

1645 
__DSB
();

1660 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1677 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

1679 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1681 
SysTick
->
LOAD
 = 
ticks
 - 1;

1682 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1683 
SysTick
->
VAL
 = 0;

1684 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1685 
SysTick_CTRL_TICKINT_Msk
 |

1686 
SysTick_CTRL_ENABLE_Msk
;

1703 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1704 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1717 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

1719 i‡((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1720 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1722 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1723 
	gITM
->
	gPORT
[0].
	gu8
 = (
uöt8_t
Ë
ch
;

1725  (
	gch
);

1736 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 () {

1737 
öt32_t
 
	gch
 = -1;

1739 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1740 
ch
 = 
ITM_RxBuf„r
;

1741 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1744  (
	gch
);

1755 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 () {

1757 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1770 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h

38 #ifde‡
__˝lu•lus


42 #i‚de‡
__CORE_CM4_SIMD_H


43 
	#__CORE_CM4_SIMD_H


	)

57 #i‡ 
deföed
 ( 
__CC_ARM
 )

61 
	#__SADD8
 
__ßdd8


	)

62 
	#__QADD8
 
__qadd8


	)

63 
	#__SHADD8
 
__shadd8


	)

64 
	#__UADD8
 
__uadd8


	)

65 
	#__UQADD8
 
__uqadd8


	)

66 
	#__UHADD8
 
__uhadd8


	)

67 
	#__SSUB8
 
__ssub8


	)

68 
	#__QSUB8
 
__qsub8


	)

69 
	#__SHSUB8
 
__shsub8


	)

70 
	#__USUB8
 
__usub8


	)

71 
	#__UQSUB8
 
__uqsub8


	)

72 
	#__UHSUB8
 
__uhsub8


	)

73 
	#__SADD16
 
__ßdd16


	)

74 
	#__QADD16
 
__qadd16


	)

75 
	#__SHADD16
 
__shadd16


	)

76 
	#__UADD16
 
__uadd16


	)

77 
	#__UQADD16
 
__uqadd16


	)

78 
	#__UHADD16
 
__uhadd16


	)

79 
	#__SSUB16
 
__ssub16


	)

80 
	#__QSUB16
 
__qsub16


	)

81 
	#__SHSUB16
 
__shsub16


	)

82 
	#__USUB16
 
__usub16


	)

83 
	#__UQSUB16
 
__uqsub16


	)

84 
	#__UHSUB16
 
__uhsub16


	)

85 
	#__SASX
 
__ßsx


	)

86 
	#__QASX
 
__qasx


	)

87 
	#__SHASX
 
__shasx


	)

88 
	#__UASX
 
__uasx


	)

89 
	#__UQASX
 
__uqasx


	)

90 
	#__UHASX
 
__uhasx


	)

91 
	#__SSAX
 
__sßx


	)

92 
	#__QSAX
 
__qßx


	)

93 
	#__SHSAX
 
__shßx


	)

94 
	#__USAX
 
__ußx


	)

95 
	#__UQSAX
 
__uqßx


	)

96 
	#__UHSAX
 
__uhßx


	)

97 
	#__USAD8
 
__ußd8


	)

98 
	#__USADA8
 
__ußda8


	)

99 
	#__SSAT16
 
__sßt16


	)

100 
	#__USAT16
 
__ußt16


	)

101 
	#__UXTB16
 
__uxtb16


	)

102 
	#__UXTAB16
 
__uxèb16


	)

103 
	#__SXTB16
 
__sxtb16


	)

104 
	#__SXTAB16
 
__sxèb16


	)

105 
	#__SMUAD
 
__smuad


	)

106 
	#__SMUADX
 
__smuadx


	)

107 
	#__SMLAD
 
__smœd


	)

108 
	#__SMLADX
 
__smœdx


	)

109 
	#__SMLALD
 
__smœld


	)

110 
	#__SMLALDX
 
__smœldx


	)

111 
	#__SMUSD
 
__smusd


	)

112 
	#__SMUSDX
 
__smusdx


	)

113 
	#__SMLSD
 
__smlsd


	)

114 
	#__SMLSDX
 
__smlsdx


	)

115 
	#__SMLSLD
 
__sml¶d


	)

116 
	#__SMLSLDX
 
__sml¶dx


	)

117 
	#__SEL
 
__£l


	)

118 
	#__QADD
 
__qadd


	)

119 
	#__QSUB
 
__qsub


	)

121 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)ËË& 0x0000FFFFULË| \

	)

122 ((((
uöt32_t
)(
ARG2
)Ë<< (
ARG3
)) & 0xFFFF0000UL) )

124 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)ËË& 0xFFFF0000ULË| \

	)

125 ((((
uöt32_t
)(
ARG2
)Ë>> (
ARG3
)) & 0x0000FFFFUL) )

127 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
Ë–(
öt32_t
)((((
öt64_t
)(ARG1Ë* (ARG2)Ë+ \

	)

128 ((
öt64_t
)(
ARG3
) << 32) ) >> 32))

134 #ñi‡
deföed
 ( 
__ICCARM__
 )

138 
	~<cmsis_ür.h
>

144 #ñi‡
deföed
 ( 
__TMS470__
 )

148 
	~<cmsis_ccs.h
>

154 #ñi‡
deföed
 ( 
__GNUC__
 )

158 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

160 
uöt32_t
 
ªsu…
;

162 
__ASM
 vﬁ©ûê("ßdd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

163 (
ªsu…
);

164 
	}
}

166 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

168 
uöt32_t
 
ªsu…
;

170 
__ASM
 vﬁ©ûê("qadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

171 (
ªsu…
);

172 
	}
}

174 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

176 
uöt32_t
 
ªsu…
;

178 
__ASM
 vﬁ©ûê("shadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

179 (
ªsu…
);

180 
	}
}

182 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

184 
uöt32_t
 
ªsu…
;

186 
__ASM
 vﬁ©ûê("uadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

187 (
ªsu…
);

188 
	}
}

190 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

192 
uöt32_t
 
ªsu…
;

194 
__ASM
 vﬁ©ûê("uqadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

195 (
ªsu…
);

196 
	}
}

198 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

200 
uöt32_t
 
ªsu…
;

202 
__ASM
 vﬁ©ûê("uhadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

203 (
ªsu…
);

204 
	}
}

207 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

209 
uöt32_t
 
ªsu…
;

211 
__ASM
 vﬁ©ûê("ssub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

212 (
ªsu…
);

213 
	}
}

215 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

217 
uöt32_t
 
ªsu…
;

219 
__ASM
 vﬁ©ûê("qsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

220 (
ªsu…
);

221 
	}
}

223 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

225 
uöt32_t
 
ªsu…
;

227 
__ASM
 vﬁ©ûê("shsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

228 (
ªsu…
);

229 
	}
}

231 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

233 
uöt32_t
 
ªsu…
;

235 
__ASM
 vﬁ©ûê("usub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

236 (
ªsu…
);

237 
	}
}

239 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

241 
uöt32_t
 
ªsu…
;

243 
__ASM
 vﬁ©ûê("uqsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

244 (
ªsu…
);

245 
	}
}

247 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

249 
uöt32_t
 
ªsu…
;

251 
__ASM
 vﬁ©ûê("uhsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

252 (
ªsu…
);

253 
	}
}

256 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

258 
uöt32_t
 
ªsu…
;

260 
__ASM
 vﬁ©ûê("ßdd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

261 (
ªsu…
);

262 
	}
}

264 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

266 
uöt32_t
 
ªsu…
;

268 
__ASM
 vﬁ©ûê("qadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

269 (
ªsu…
);

270 
	}
}

272 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

274 
uöt32_t
 
ªsu…
;

276 
__ASM
 vﬁ©ûê("shadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

277 (
ªsu…
);

278 
	}
}

280 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

282 
uöt32_t
 
ªsu…
;

284 
__ASM
 vﬁ©ûê("uadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

285 (
ªsu…
);

286 
	}
}

288 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

290 
uöt32_t
 
ªsu…
;

292 
__ASM
 vﬁ©ûê("uqadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

293 (
ªsu…
);

294 
	}
}

296 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

298 
uöt32_t
 
ªsu…
;

300 
__ASM
 vﬁ©ûê("uhadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

301 (
ªsu…
);

302 
	}
}

304 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

306 
uöt32_t
 
ªsu…
;

308 
__ASM
 vﬁ©ûê("ssub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

309 (
ªsu…
);

310 
	}
}

312 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

314 
uöt32_t
 
ªsu…
;

316 
__ASM
 vﬁ©ûê("qsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

317 (
ªsu…
);

318 
	}
}

320 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

322 
uöt32_t
 
ªsu…
;

324 
__ASM
 vﬁ©ûê("shsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

325 (
ªsu…
);

326 
	}
}

328 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

330 
uöt32_t
 
ªsu…
;

332 
__ASM
 vﬁ©ûê("usub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

333 (
ªsu…
);

334 
	}
}

336 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

338 
uöt32_t
 
ªsu…
;

340 
__ASM
 vﬁ©ûê("uqsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

341 (
ªsu…
);

342 
	}
}

344 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

346 
uöt32_t
 
ªsu…
;

348 
__ASM
 vﬁ©ûê("uhsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

349 (
ªsu…
);

350 
	}
}

352 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

354 
uöt32_t
 
ªsu…
;

356 
__ASM
 vﬁ©ûê("ßsx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

357 (
ªsu…
);

358 
	}
}

360 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

362 
uöt32_t
 
ªsu…
;

364 
__ASM
 vﬁ©ûê("qasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

365 (
ªsu…
);

366 
	}
}

368 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

370 
uöt32_t
 
ªsu…
;

372 
__ASM
 vﬁ©ûê("shasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

373 (
ªsu…
);

374 
	}
}

376 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

378 
uöt32_t
 
ªsu…
;

380 
__ASM
 vﬁ©ûê("uasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

381 (
ªsu…
);

382 
	}
}

384 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

386 
uöt32_t
 
ªsu…
;

388 
__ASM
 vﬁ©ûê("uqasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

389 (
ªsu…
);

390 
	}
}

392 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

394 
uöt32_t
 
ªsu…
;

396 
__ASM
 vﬁ©ûê("uhasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

397 (
ªsu…
);

398 
	}
}

400 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

402 
uöt32_t
 
ªsu…
;

404 
__ASM
 vﬁ©ûê("sßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

405 (
ªsu…
);

406 
	}
}

408 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

410 
uöt32_t
 
ªsu…
;

412 
__ASM
 vﬁ©ûê("qßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

413 (
ªsu…
);

414 
	}
}

416 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

418 
uöt32_t
 
ªsu…
;

420 
__ASM
 vﬁ©ûê("shßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

421 (
ªsu…
);

422 
	}
}

424 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

426 
uöt32_t
 
ªsu…
;

428 
__ASM
 vﬁ©ûê("ußx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

429 (
ªsu…
);

430 
	}
}

432 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UQSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

434 
uöt32_t
 
ªsu…
;

436 
__ASM
 vﬁ©ûê("uqßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

437 (
ªsu…
);

438 
	}
}

440 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

442 
uöt32_t
 
ªsu…
;

444 
__ASM
 vﬁ©ûê("uhßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

445 (
ªsu…
);

446 
	}
}

448 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USAD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

450 
uöt32_t
 
ªsu…
;

452 
__ASM
 vﬁ©ûê("ußd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

453 (
ªsu…
);

454 
	}
}

456 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__USADA8
(
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

458 
uöt32_t
 
ªsu…
;

460 
__ASM
 vﬁ©ûê("ußda8 %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

461 (
ªsu…
);

462 
	}
}

464 
	#__SSAT16
(
ARG1
,
ARG2
Ë\

	)

466 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

467 
__ASM
 ("sßt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

468 
__RES
; \

471 
	#__USAT16
(
ARG1
,
ARG2
Ë\

	)

473 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

474 
__ASM
 ("ußt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

475 
__RES
; \

478 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UXTB16
(
uöt32_t
 
›1
)

480 
uöt32_t
 
ªsu…
;

482 
__ASM
 vﬁ©ûê("uxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

483 (
ªsu…
);

484 
	}
}

486 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__UXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

488 
uöt32_t
 
ªsu…
;

490 
__ASM
 vﬁ©ûê("uxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

491 (
ªsu…
);

492 
	}
}

494 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SXTB16
(
uöt32_t
 
›1
)

496 
uöt32_t
 
ªsu…
;

498 
__ASM
 vﬁ©ûê("sxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

499 (
ªsu…
);

500 
	}
}

502 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

504 
uöt32_t
 
ªsu…
;

506 
__ASM
 vﬁ©ûê("sxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

507 (
ªsu…
);

508 
	}
}

510 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUAD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

512 
uöt32_t
 
ªsu…
;

514 
__ASM
 vﬁ©ûê("smuad %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

515 (
ªsu…
);

516 
	}
}

518 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUADX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

520 
uöt32_t
 
ªsu…
;

522 
__ASM
 vﬁ©ûê("smuadx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

523 (
ªsu…
);

524 
	}
}

526 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLAD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

528 
uöt32_t
 
ªsu…
;

530 
__ASM
 vﬁ©ûê("smœd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

531 (
ªsu…
);

532 
	}
}

534 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLADX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

536 
uöt32_t
 
ªsu…
;

538 
__ASM
 vﬁ©ûê("smœdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

539 (
ªsu…
);

540 
	}
}

542 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

544 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

545 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

546 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

549 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

551 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
uöt64_t
)(
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

552 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

553 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

556 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUSD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

558 
uöt32_t
 
ªsu…
;

560 
__ASM
 vﬁ©ûê("smusd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

561 (
ªsu…
);

562 
	}
}

564 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMUSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

566 
uöt32_t
 
ªsu…
;

568 
__ASM
 vﬁ©ûê("smusdx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

569 (
ªsu…
);

570 
	}
}

572 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLSD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

574 
uöt32_t
 
ªsu…
;

576 
__ASM
 vﬁ©ûê("smlsd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

577 (
ªsu…
);

578 
	}
}

580 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMLSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

582 
uöt32_t
 
ªsu…
;

584 
__ASM
 vﬁ©ûê("smlsdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

585 (
ªsu…
);

586 
	}
}

588 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

590 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

591 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

592 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

595 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

597 
uöt32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (uöt32_t)((
ARG3
Ë>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

598 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
__ARG3_L
), "Ù" (
__ARG3_H
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

599 (
uöt64_t
)(((uöt64_t)
__ARG3_H
 << 32Ë| 
__ARG3_L
); \

602 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SEL
 (
uöt32_t
 
›1
, uöt32_à
›2
)

604 
uöt32_t
 
ªsu…
;

606 
__ASM
 vﬁ©ûê("£»%0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

607 (
ªsu…
);

608 
	}
}

610 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QADD
(
uöt32_t
 
›1
, uöt32_à
›2
)

612 
uöt32_t
 
ªsu…
;

614 
__ASM
 vﬁ©ûê("qadd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

615 (
ªsu…
);

616 
	}
}

618 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__QSUB
(
uöt32_t
 
›1
, uöt32_à
›2
)

620 
uöt32_t
 
ªsu…
;

622 
__ASM
 vﬁ©ûê("qsub %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

623 (
ªsu…
);

624 
	}
}

626 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

628 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

629 
__ASM
 ("pkhbà%0, %1, %2,Ü¶ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

630 
__RES
; \

633 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë\

	)

635 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

636 i‡(
ARG3
 == 0) \

637 
__ASM
 ("pkhtb %0, %1, %2" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
) ); \

639 
__ASM
 ("pkhtb %0, %1, %2,á§ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

640 
__RES
; \

643 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__SMMLA
 (
öt32_t
 
›1
, i¡32_à
›2
, i¡32_à
›3
)

645 
öt32_t
 
ªsu…
;

647 
__ASM
 vﬁ©ûê("smmœ %0, %1, %2, %3" : "Ù" (
ªsu…
): "r" (
›1
), "r" (
›2
), "r" (
›3
) );

648 (
ªsu…
);

649 
	}
}

655 #ñi‡
deföed
 ( 
__TASKING__
 )

671 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h

38 #i‚de‡
__CORE_CMFUNC_H


39 
	#__CORE_CMFUNC_H


	)

48 #i‡ 
deföed
 ( 
__CC_ARM
 )

51 #i‡(
__ARMCC_VERSION
 < 400677)

64 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

66 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

67 (
__ªgC⁄åﬁ
);

68 
	}
}

77 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

79 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

80 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

81 
	}
}

90 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

92 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

93 (
__ªgIPSR
);

94 
	}
}

103 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

105 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

106 (
__ªgAPSR
);

107 
	}
}

116 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

118 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

119 (
__ªgXPSR
);

120 
	}
}

129 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

131 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

132 (
__ªgPro˚ssSèckPoöãr
);

133 
	}
}

142 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

144 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

145 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

146 
	}
}

155 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

157 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

158 (
__ªgMaöSèckPoöãr
);

159 
	}
}

168 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

170 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

171 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

172 
	}
}

181 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

183 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

184 (
__ªgPriMask
);

185 
	}
}

194 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

196 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

197 
__ªgPriMask
 = (
¥iMask
);

198 
	}
}

201 #i‡ (
__CORTEX_M
 >= 0x03)

208 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

216 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

225 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

227 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

228 (
__ªgBa£Pri
);

229 
	}
}

238 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

240 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

241 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

242 
	}
}

251 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

253 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

254 (
__ªgFau…Mask
);

255 
	}
}

264 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

266 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

267 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

268 
	}
}

273 #i‡ (
__CORTEX_M
 == 0x04)

281 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

283 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

284 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

285 (
__ªgÂs¸
);

289 
	}
}

298 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

300 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

301 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

302 
__ªgÂs¸
 = (
Âs¸
);

304 
	}
}

309 #ñi‡
deföed
 ( 
__ICCARM__
 )

312 
	~<cmsis_ür.h
>

315 #ñi‡
deföed
 ( 
__TMS470__
 )

318 
	~<cmsis_ccs.h
>

321 #ñi‡
deföed
 ( 
__GNUC__
 )

329 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_úq
()

331 
__ASM
 volatile ("cpsie i" : : : "memory");

332 
	}
}

340 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_úq
()

342 
__ASM
 volatile ("cpsid i" : : : "memory");

343 
	}
}

352 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

354 
uöt32_t
 
ªsu…
;

356 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

357 (
ªsu…
);

358 
	}
}

367 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

369 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) : "memory");

370 
	}
}

379 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

381 
uöt32_t
 
ªsu…
;

383 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

384 (
ªsu…
);

385 
	}
}

394 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

396 
uöt32_t
 
ªsu…
;

398 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

399 (
ªsu…
);

400 
	}
}

409 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

411 
uöt32_t
 
ªsu…
;

413 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

414 (
ªsu…
);

415 
	}
}

424 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

426 
uöt32_t
 
ªsu…
;

428 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

429 (
ªsu…
);

430 
	}
}

439 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

441 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) : "sp");

442 
	}
}

451 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

453 
uöt32_t
 
ªsu…
;

455 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

456 (
ªsu…
);

457 
	}
}

466 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

468 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) : "sp");

469 
	}
}

478 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

480 
uöt32_t
 
ªsu…
;

482 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

483 (
ªsu…
);

484 
	}
}

493 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

495 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) : "memory");

496 
	}
}

499 #i‡ (
__CORTEX_M
 >= 0x03)

506 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_Áu…_úq
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_Áu…_úq
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

529 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

531 
uöt32_t
 
ªsu…
;

533 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

534 (
ªsu…
);

535 
	}
}

544 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

546 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) : "memory");

547 
	}
}

556 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

558 
uöt32_t
 
ªsu…
;

560 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

561 (
ªsu…
);

562 
	}
}

571 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

573 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) : "memory");

574 
	}
}

579 #i‡ (
__CORTEX_M
 == 0x04)

587 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

589 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

590 
uöt32_t
 
ªsu…
;

593 
__ASM
 volatile ("");

594 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

595 
__ASM
 volatile ("");

596 (
ªsu…
);

600 
	}
}

609 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

611 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

613 
__ASM
 volatile ("");

614 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) : "vfpcc");

615 
__ASM
 volatile ("");

617 
	}
}

622 #ñi‡
deföed
 ( 
__TASKING__
 )

	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h

38 #i‚de‡
__CORE_CMINSTR_H


39 
	#__CORE_CMINSTR_H


	)

48 #i‡ 
deföed
 ( 
__CC_ARM
 )

51 #i‡(
__ARMCC_VERSION
 < 400677)

60 
	#__NOP
 
__n›


	)

68 
	#__WFI
 
__wfi


	)

76 
	#__WFE
 
__w„


	)

83 
	#__SEV
 
__£v


	)

92 
	#__ISB
(Ë
	`__isb
(0xF)

	)

100 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

108 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

118 
	#__REV
 
__ªv


	)

128 #i‚de‡
__NO_EMBEDDED_ASM


129 
__©åibuã__
((
£˘i⁄
(".ªv16_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

131 
ªv16
 
r0
,Ñ0

132 
bx
 
Ã


133 
	}
}

143 #i‚de‡
__NO_EMBEDDED_ASM


144 
__©åibuã__
((
£˘i⁄
(".ªvsh_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

146 
ªvsh
 
r0
,Ñ0

147 
bx
 
Ã


148 
	}
}

160 
	#__ROR
 
__r‹


	)

171 
	#__BKPT
(
vÆue
Ë
	`__bªakpoöt
(vÆue)

	)

174 #i‡ (
__CORTEX_M
 >= 0x03)

183 
	#__RBIT
 
__rbô


	)

193 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

203 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

213 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

225 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

237 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

249 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

257 
	#__CLREX
 
__˛ªx


	)

268 
	#__SSAT
 
__sßt


	)

279 
	#__USAT
 
__ußt


	)

289 
	#__CLZ
 
__˛z


	)

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

301 #ñi‡
deföed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #ñi‡
deföed
 ( 
__GNUC__
 )

313 #i‡
deföed
 (
__thumb__
Ë&& !deföed (
__thumb2__
)

314 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"ˆ" (r)

	)

315 
	#__CMSIS_GCC_USE_REG
(
r
Ë"l" (r)

	)

317 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"Ù" (r)

	)

318 
	#__CMSIS_GCC_USE_REG
(
r
Ë"r" (r)

	)

325 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

327 
__ASM
 volatile ("nop");

328 
	}
}

336 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

338 
__ASM
 volatile ("wfi");

339 
	}
}

347 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

349 
__ASM
 volatile ("wfe");

350 
	}
}

357 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

359 
__ASM
 volatile ("sev");

360 
	}
}

369 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

371 
__ASM
 volatile ("isb");

372 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

382 
__ASM
 volatile ("dsb");

383 
	}
}

391 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

393 
__ASM
 volatile ("dmb");

394 
	}
}

404 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

406 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

407  
	`__buûtö_bsw≠32
(
vÆue
);

409 
uöt32_t
 
ªsu…
;

411 
__ASM
 vﬁ©ûê("ªv %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

412 (
ªsu…
);

414 
	}
}

424 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

426 
uöt32_t
 
ªsu…
;

428 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

429 (
ªsu…
);

430 
	}
}

440 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

442 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

443  ()
	`__buûtö_bsw≠16
(
vÆue
);

445 
uöt32_t
 
ªsu…
;

447 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

448 (
ªsu…
);

450 
	}
}

461 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__ROR
(
uöt32_t
 
›1
, uöt32_à
›2
)

463  (
›1
 >> 
›2
) | (op1 << (32 - op2));

464 
	}
}

475 
	#__BKPT
(
vÆue
Ë
__ASM
 vﬁ©ûê("bk± "#vÆue)

	)

478 #i‡ (
__CORTEX_M
 >= 0x03)

487 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

489 
uöt32_t
 
ªsu…
;

491 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

492 (
ªsu…
);

493 
	}
}

503 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

505 
uöt32_t
 
ªsu…
;

507 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

508 
__ASM
 vﬁ©ûê("ldªxb %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

513 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

515 (
ªsu…
);

516 
	}
}

526 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

528 
uöt32_t
 
ªsu…
;

530 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

531 
__ASM
 vﬁ©ûê("ldªxh %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

536 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

538 (
ªsu…
);

539 
	}
}

549 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

551 
uöt32_t
 
ªsu…
;

553 
__ASM
 vﬁ©ûê("ldªx %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

554 (
ªsu…
);

555 
	}
}

567 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

569 
uöt32_t
 
ªsu…
;

571 
__ASM
 vﬁ©ûê("°ªxb %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" (
vÆue
) );

572 (
ªsu…
);

573 
	}
}

585 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

587 
uöt32_t
 
ªsu…
;

589 
__ASM
 vﬁ©ûê("°ªxh %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" (
vÆue
) );

590 (
ªsu…
);

591 
	}
}

603 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

605 
uöt32_t
 
ªsu…
;

607 
__ASM
 vﬁ©ûê("°ªx %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" (
vÆue
) );

608 (
ªsu…
);

609 
	}
}

617 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

619 
__ASM
 volatile ("clrex" ::: "memory");

620 
	}
}

631 
	#__SSAT
(
ARG1
,
ARG2
Ë\

	)

633 
uöt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

634 
__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

635 
	g__RES
; \

647 
	#__USAT
(
ARG1
,
ARG2
Ë\

	)

649 
uöt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

650 
__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

651 
	g__RES
; \

662 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

664 
uöt32_t
 
ªsu…
;

666 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

667 (
ªsu…
);

668 
	}
}

675 #ñi‡
deföed
 ( 
__TASKING__
 )

	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_SC000_H_GENERIC


47 
	#__CORE_SC000_H_GENERIC


	)

71 
	#__SC000_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__SC000_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__SC000_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (0Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

97 
	#__STATIC_INLINE
 
ölöe


	)

103 
	#__FPU_USED
 0

	)

105 #i‡
deföed
 ( 
__CC_ARM
 )

106 #i‡
deföed
 
__TARGET_FPU_VFP


110 #ñi‡
deföed
 ( 
__ICCARM__
 )

111 #i‡
deföed
 
__ARMVFP__


115 #ñi‡
deföed
 ( 
__GNUC__
 )

116 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

120 #ñi‡
deföed
 ( 
__TASKING__
 )

121 #i‡
deföed
 
__FPU_VFP__


126 
	~<°döt.h
>

127 
	~<c‹e_cmIn°r.h
>

128 
	~<c‹e_cmFunc.h
>

132 #i‚de‡
__CMSIS_GENERIC


134 #i‚de‡
__CORE_SC000_H_DEPENDANT


135 
	#__CORE_SC000_H_DEPENDANT


	)

138 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


139 #i‚de‡
__SC000_REV


140 
	#__SC000_REV
 0x0000

	)

144 #i‚de‡
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #i‚de‡
__NVIC_PRIO_BITS


150 
	#__NVIC_PRIO_BITS
 2

	)

154 #i‚de‡
__Víd‹_SysTickC⁄fig


155 
	#__Víd‹_SysTickC⁄fig
 0

	)

168 #ifde‡
__˝lu•lus


169 
	#__I
 vﬁ©ûê

	)

171 
	#__I
 vﬁ©ûêc⁄°

	)

173 
	#__O
 vﬁ©ûê

	)

174 
	#__IO
 vﬁ©ûê

	)

205 #i‡(
__CORTEX_M
 != 0x04)

206 
uöt32_t
 
_ª£rved0
:27;

208 
uöt32_t
 
_ª£rved0
:16;

209 
uöt32_t
 
GE
:4;

210 
uöt32_t
 
_ª£rved1
:7;

212 
uöt32_t
 
Q
:1;

213 
uöt32_t
 
V
:1;

214 
uöt32_t
 
C
:1;

215 
uöt32_t
 
Z
:1;

216 
uöt32_t
 
N
:1;

217 } 
b
;

218 
uöt32_t
 
w
;

219 } 
	tAPSR_Ty≥
;

228 
uöt32_t
 
	mISR
:9;

229 
uöt32_t
 
	m_ª£rved0
:23;

230 } 
	mb
;

231 
uöt32_t
 
	mw
;

232 } 
	tIPSR_Ty≥
;

241 
uöt32_t
 
	mISR
:9;

242 #i‡(
__CORTEX_M
 != 0x04)

243 
uöt32_t
 
	m_ª£rved0
:15;

245 
uöt32_t
 
	m_ª£rved0
:7;

246 
uöt32_t
 
	mGE
:4;

247 
uöt32_t
 
	m_ª£rved1
:4;

249 
uöt32_t
 
	mT
:1;

250 
uöt32_t
 
	mIT
:2;

251 
uöt32_t
 
	mQ
:1;

252 
uöt32_t
 
	mV
:1;

253 
uöt32_t
 
	mC
:1;

254 
uöt32_t
 
	mZ
:1;

255 
uöt32_t
 
	mN
:1;

256 } 
	mb
;

257 
uöt32_t
 
	mw
;

258 } 
	txPSR_Ty≥
;

267 
uöt32_t
 
	mnPRIV
:1;

268 
uöt32_t
 
	mSPSEL
:1;

269 
uöt32_t
 
	mFPCA
:1;

270 
uöt32_t
 
	m_ª£rved0
:29;

271 } 
	mb
;

272 
uöt32_t
 
	mw
;

273 } 
	tCONTROL_Ty≥
;

288 
__IO
 
uöt32_t
 
	mISER
[1];

289 
uöt32_t
 
	mRESERVED0
[31];

290 
__IO
 
uöt32_t
 
	mICER
[1];

291 
uöt32_t
 
	mRSERVED1
[31];

292 
__IO
 
uöt32_t
 
	mISPR
[1];

293 
uöt32_t
 
	mRESERVED2
[31];

294 
__IO
 
uöt32_t
 
	mICPR
[1];

295 
uöt32_t
 
	mRESERVED3
[31];

296 
uöt32_t
 
	mRESERVED4
[64];

297 
__IO
 
uöt32_t
 
	mIP
[8];

298 } 
	tNVIC_Ty≥
;

313 
__I
 
uöt32_t
 
	mCPUID
;

314 
__IO
 
uöt32_t
 
	mICSR
;

315 
__IO
 
uöt32_t
 
	mVTOR
;

316 
__IO
 
uöt32_t
 
	mAIRCR
;

317 
__IO
 
uöt32_t
 
	mSCR
;

318 
__IO
 
uöt32_t
 
	mCCR
;

319 
uöt32_t
 
	mRESERVED0
[1];

320 
__IO
 
uöt32_t
 
	mSHP
[2];

321 
__IO
 
uöt32_t
 
	mSHCSR
;

322 
uöt32_t
 
	mRESERVED1
[154];

323 
__IO
 
uöt32_t
 
	mSFCR
;

324 } 
	tSCB_Ty≥
;

327 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

328 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

330 
	#SCB_CPUID_VARIANT_Pos
 20

	)

331 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

333 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

334 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

336 
	#SCB_CPUID_PARTNO_Pos
 4

	)

337 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

339 
	#SCB_CPUID_REVISION_Pos
 0

	)

340 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

343 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

344 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

346 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

347 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

349 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

350 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

352 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

353 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

355 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

356 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

358 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

359 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

361 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

362 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

364 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

365 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

367 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

368 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

371 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

372 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

375 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

376 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

378 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

379 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

381 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

382 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

384 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

385 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

387 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

388 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

391 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

392 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

394 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

395 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

397 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

398 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

401 
	#SCB_CCR_STKALIGN_Pos
 9

	)

402 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

404 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

405 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

408 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

409 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

412 
	#SCB_SFCR_UNIBRTIMING_Pos
 0

	)

413 
	#SCB_SFCR_UNIBRTIMING_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

415 
	#SCB_SFCR_SECKEY_Pos
 16

	)

416 
	#SCB_SFCR_SECKEY_Msk
 (0xFFFFUL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

431 
uöt32_t
 
	mRESERVED0
[2];

432 
__IO
 
uöt32_t
 
	mACTLR
;

433 } 
	tSCnSCB_Ty≥
;

436 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

437 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

452 
__IO
 
uöt32_t
 
	mCTRL
;

453 
__IO
 
uöt32_t
 
	mLOAD
;

454 
__IO
 
uöt32_t
 
	mVAL
;

455 
__I
 
uöt32_t
 
	mCALIB
;

456 } 
	tSysTick_Ty≥
;

459 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

460 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

462 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

463 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

465 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

466 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

468 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

469 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

472 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

473 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

476 
	#SysTick_VAL_CURRENT_Pos
 0

	)

477 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

480 
	#SysTick_CALIB_NOREF_Pos
 31

	)

481 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

483 
	#SysTick_CALIB_SKEW_Pos
 30

	)

484 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

486 
	#SysTick_CALIB_TENMS_Pos
 0

	)

487 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

491 #i‡(
__MPU_PRESENT
 == 1)

502 
__I
 
uöt32_t
 
	mTYPE
;

503 
__IO
 
uöt32_t
 
	mCTRL
;

504 
__IO
 
uöt32_t
 
	mRNR
;

505 
__IO
 
uöt32_t
 
	mRBAR
;

506 
__IO
 
uöt32_t
 
	mRASR
;

507 } 
	tMPU_Ty≥
;

510 
	#MPU_TYPE_IREGION_Pos
 16

	)

511 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

513 
	#MPU_TYPE_DREGION_Pos
 8

	)

514 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

516 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

517 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

520 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

521 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

523 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

524 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

526 
	#MPU_CTRL_ENABLE_Pos
 0

	)

527 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

530 
	#MPU_RNR_REGION_Pos
 0

	)

531 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

534 
	#MPU_RBAR_ADDR_Pos
 8

	)

535 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

537 
	#MPU_RBAR_VALID_Pos
 4

	)

538 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

540 
	#MPU_RBAR_REGION_Pos
 0

	)

541 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

544 
	#MPU_RASR_ATTRS_Pos
 16

	)

545 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

547 
	#MPU_RASR_XN_Pos
 28

	)

548 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

550 
	#MPU_RASR_AP_Pos
 24

	)

551 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

553 
	#MPU_RASR_TEX_Pos
 19

	)

554 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

556 
	#MPU_RASR_S_Pos
 18

	)

557 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

559 
	#MPU_RASR_C_Pos
 17

	)

560 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

562 
	#MPU_RASR_B_Pos
 16

	)

563 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

565 
	#MPU_RASR_SRD_Pos
 8

	)

566 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

568 
	#MPU_RASR_SIZE_Pos
 1

	)

569 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

571 
	#MPU_RASR_ENABLE_Pos
 0

	)

572 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

595 
	#SCS_BASE
 (0xE000E000ULË

	)

596 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

597 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

598 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

600 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

601 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

602 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

603 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

605 #i‡(
__MPU_PRESENT
 == 1)

606 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

607 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

635 
	#_BIT_SHIFT
(
IRQn
Ë–(((
uöt32_t
)(IRQnËË& 0x03Ë* 8 )

	)

636 
	#_SHP_IDX
(
IRQn
Ë–((((
uöt32_t
)(IRQnË& 0x0F)-8Ë>> 2Ë)

	)

637 
	#_IP_IDX
(
IRQn
Ë–((
uöt32_t
)(IRQnË>> 2Ë)

	)

646 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

648 
NVIC
->
ISER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

649 
	}
}

658 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

660 
NVIC
->
ICER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

661 
	}
}

674 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

676 ((
uöt32_t
Ë((
NVIC
->
ISPR
[0] & (1 << ((uöt32_t)(
IRQn
) & 0x1F)))?1:0));

677 
	}
}

686 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

688 
NVIC
->
ISPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

689 
	}
}

698 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

700 
NVIC
->
ICPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

701 
	}
}

713 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

715 if(
IRQn
 < 0) {

716 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

717 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

719 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

720 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

721 
	}
}

735 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

738 if(
IRQn
 < 0) {

739 ((
uöt32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

741 ((
uöt32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

742 
	}
}

749 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

751 
	`__DSB
();

753 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

754 
SCB_AIRCR_SYSRESETREQ_Msk
);

755 
	`__DSB
();

757 
	}
}

770 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

787 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

789 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

791 
SysTick
->
LOAD
 = 
ticks
 - 1;

792 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

793 
SysTick
->
VAL
 = 0;

794 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

795 
SysTick_CTRL_TICKINT_Msk
 |

796 
SysTick_CTRL_ENABLE_Msk
;

798 
	}
}

811 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_SC300_H_GENERIC


47 
	#__CORE_SC300_H_GENERIC


	)

71 
	#__SC300_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__SC300_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Ë| \

	)

74 
__SC300_CMSIS_VERSION_SUB
 )

76 
	#__CORTEX_SC
 (300Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

97 
	#__STATIC_INLINE
 
ölöe


	)

103 
	#__FPU_USED
 0

	)

105 #i‡
deföed
 ( 
__CC_ARM
 )

106 #i‡
deföed
 
__TARGET_FPU_VFP


110 #ñi‡
deföed
 ( 
__ICCARM__
 )

111 #i‡
deföed
 
__ARMVFP__


115 #ñi‡
deföed
 ( 
__GNUC__
 )

116 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

120 #ñi‡
deföed
 ( 
__TASKING__
 )

121 #i‡
deföed
 
__FPU_VFP__


126 
	~<°döt.h
>

127 
	~<c‹e_cmIn°r.h
>

128 
	~<c‹e_cmFunc.h
>

132 #i‚de‡
__CMSIS_GENERIC


134 #i‚de‡
__CORE_SC300_H_DEPENDANT


135 
	#__CORE_SC300_H_DEPENDANT


	)

138 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


139 #i‚de‡
__SC300_REV


140 
	#__SC300_REV
 0x0000

	)

144 #i‚de‡
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #i‚de‡
__NVIC_PRIO_BITS


150 
	#__NVIC_PRIO_BITS
 4

	)

154 #i‚de‡
__Víd‹_SysTickC⁄fig


155 
	#__Víd‹_SysTickC⁄fig
 0

	)

168 #ifde‡
__˝lu•lus


169 
	#__I
 vﬁ©ûê

	)

171 
	#__I
 vﬁ©ûêc⁄°

	)

173 
	#__O
 vﬁ©ûê

	)

174 
	#__IO
 vﬁ©ûê

	)

206 #i‡(
__CORTEX_M
 != 0x04)

207 
uöt32_t
 
_ª£rved0
:27;

209 
uöt32_t
 
_ª£rved0
:16;

210 
uöt32_t
 
GE
:4;

211 
uöt32_t
 
_ª£rved1
:7;

213 
uöt32_t
 
Q
:1;

214 
uöt32_t
 
V
:1;

215 
uöt32_t
 
C
:1;

216 
uöt32_t
 
Z
:1;

217 
uöt32_t
 
N
:1;

218 } 
b
;

219 
uöt32_t
 
w
;

220 } 
	tAPSR_Ty≥
;

229 
uöt32_t
 
	mISR
:9;

230 
uöt32_t
 
	m_ª£rved0
:23;

231 } 
	mb
;

232 
uöt32_t
 
	mw
;

233 } 
	tIPSR_Ty≥
;

242 
uöt32_t
 
	mISR
:9;

243 #i‡(
__CORTEX_M
 != 0x04)

244 
uöt32_t
 
	m_ª£rved0
:15;

246 
uöt32_t
 
	m_ª£rved0
:7;

247 
uöt32_t
 
	mGE
:4;

248 
uöt32_t
 
	m_ª£rved1
:4;

250 
uöt32_t
 
	mT
:1;

251 
uöt32_t
 
	mIT
:2;

252 
uöt32_t
 
	mQ
:1;

253 
uöt32_t
 
	mV
:1;

254 
uöt32_t
 
	mC
:1;

255 
uöt32_t
 
	mZ
:1;

256 
uöt32_t
 
	mN
:1;

257 } 
	mb
;

258 
uöt32_t
 
	mw
;

259 } 
	txPSR_Ty≥
;

268 
uöt32_t
 
	mnPRIV
:1;

269 
uöt32_t
 
	mSPSEL
:1;

270 
uöt32_t
 
	mFPCA
:1;

271 
uöt32_t
 
	m_ª£rved0
:29;

272 } 
	mb
;

273 
uöt32_t
 
	mw
;

274 } 
	tCONTROL_Ty≥
;

289 
__IO
 
uöt32_t
 
	mISER
[8];

290 
uöt32_t
 
	mRESERVED0
[24];

291 
__IO
 
uöt32_t
 
	mICER
[8];

292 
uöt32_t
 
	mRSERVED1
[24];

293 
__IO
 
uöt32_t
 
	mISPR
[8];

294 
uöt32_t
 
	mRESERVED2
[24];

295 
__IO
 
uöt32_t
 
	mICPR
[8];

296 
uöt32_t
 
	mRESERVED3
[24];

297 
__IO
 
uöt32_t
 
	mIABR
[8];

298 
uöt32_t
 
	mRESERVED4
[56];

299 
__IO
 
uöt8_t
 
	mIP
[240];

300 
uöt32_t
 
	mRESERVED5
[644];

301 
__O
 
uöt32_t
 
	mSTIR
;

302 } 
	tNVIC_Ty≥
;

305 
	#NVIC_STIR_INTID_Pos
 0

	)

306 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

321 
__I
 
uöt32_t
 
	mCPUID
;

322 
__IO
 
uöt32_t
 
	mICSR
;

323 
__IO
 
uöt32_t
 
	mVTOR
;

324 
__IO
 
uöt32_t
 
	mAIRCR
;

325 
__IO
 
uöt32_t
 
	mSCR
;

326 
__IO
 
uöt32_t
 
	mCCR
;

327 
__IO
 
uöt8_t
 
	mSHP
[12];

328 
__IO
 
uöt32_t
 
	mSHCSR
;

329 
__IO
 
uöt32_t
 
	mCFSR
;

330 
__IO
 
uöt32_t
 
	mHFSR
;

331 
__IO
 
uöt32_t
 
	mDFSR
;

332 
__IO
 
uöt32_t
 
	mMMFAR
;

333 
__IO
 
uöt32_t
 
	mBFAR
;

334 
__IO
 
uöt32_t
 
	mAFSR
;

335 
__I
 
uöt32_t
 
	mPFR
[2];

336 
__I
 
uöt32_t
 
	mDFR
;

337 
__I
 
uöt32_t
 
	mADR
;

338 
__I
 
uöt32_t
 
	mMMFR
[4];

339 
__I
 
uöt32_t
 
	mISAR
[5];

340 
uöt32_t
 
	mRESERVED0
[5];

341 
__IO
 
uöt32_t
 
	mCPACR
;

342 } 
	tSCB_Ty≥
;

345 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

346 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

348 
	#SCB_CPUID_VARIANT_Pos
 20

	)

349 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

351 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

352 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

354 
	#SCB_CPUID_PARTNO_Pos
 4

	)

355 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

357 
	#SCB_CPUID_REVISION_Pos
 0

	)

358 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

361 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

362 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

364 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

365 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

367 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

368 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

370 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

371 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

373 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

374 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

376 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

377 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

379 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

380 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

382 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

383 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

385 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

386 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

388 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

389 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

392 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

393 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

395 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

396 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

399 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

402 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

403 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

405 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

406 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

408 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

409 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

411 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

412 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

414 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

415 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

417 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

418 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

421 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

422 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

424 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

425 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

427 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

428 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

431 
	#SCB_CCR_STKALIGN_Pos
 9

	)

432 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

434 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

435 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

437 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

438 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

440 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

441 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

443 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

444 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

446 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

447 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

450 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

451 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

453 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

454 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

456 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

457 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

459 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

460 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

462 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

463 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

465 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

466 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

468 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

469 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

471 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

472 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

474 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

475 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

477 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

478 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

480 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

481 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

483 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

484 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

486 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

487 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

489 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

490 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

493 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

494 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

496 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

497 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

499 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

500 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

503 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

504 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

506 
	#SCB_HFSR_FORCED_Pos
 30

	)

507 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

509 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

510 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

513 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

514 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

516 
	#SCB_DFSR_VCATCH_Pos
 3

	)

517 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

519 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

520 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

522 
	#SCB_DFSR_BKPT_Pos
 1

	)

523 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

525 
	#SCB_DFSR_HALTED_Pos
 0

	)

526 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

541 
uöt32_t
 
	mRESERVED0
[1];

542 
__I
 
uöt32_t
 
	mICTR
;

543 
uöt32_t
 
	mRESERVED1
[1];

544 } 
	tSCnSCB_Ty≥
;

547 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

548 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

563 
__IO
 
uöt32_t
 
	mCTRL
;

564 
__IO
 
uöt32_t
 
	mLOAD
;

565 
__IO
 
uöt32_t
 
	mVAL
;

566 
__I
 
uöt32_t
 
	mCALIB
;

567 } 
	tSysTick_Ty≥
;

570 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

571 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

573 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

574 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

576 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

577 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

579 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

580 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

583 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

584 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

587 
	#SysTick_VAL_CURRENT_Pos
 0

	)

588 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

591 
	#SysTick_CALIB_NOREF_Pos
 31

	)

592 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

594 
	#SysTick_CALIB_SKEW_Pos
 30

	)

595 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

597 
	#SysTick_CALIB_TENMS_Pos
 0

	)

598 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

613 
__O
 union

615 
__O
 
uöt8_t
 
	mu8
;

616 
__O
 
uöt16_t
 
	mu16
;

617 
__O
 
uöt32_t
 
	mu32
;

618 } 
	mPORT
 [32];

619 
uöt32_t
 
	mRESERVED0
[864];

620 
__IO
 
uöt32_t
 
	mTER
;

621 
uöt32_t
 
	mRESERVED1
[15];

622 
__IO
 
uöt32_t
 
	mTPR
;

623 
uöt32_t
 
	mRESERVED2
[15];

624 
__IO
 
uöt32_t
 
	mTCR
;

625 
uöt32_t
 
	mRESERVED3
[29];

626 
__O
 
uöt32_t
 
	mIWR
;

627 
__I
 
uöt32_t
 
	mIRR
;

628 
__IO
 
uöt32_t
 
	mIMCR
;

629 
uöt32_t
 
	mRESERVED4
[43];

630 
__O
 
uöt32_t
 
	mLAR
;

631 
__I
 
uöt32_t
 
	mLSR
;

632 
uöt32_t
 
	mRESERVED5
[6];

633 
__I
 
uöt32_t
 
	mPID4
;

634 
__I
 
uöt32_t
 
	mPID5
;

635 
__I
 
uöt32_t
 
	mPID6
;

636 
__I
 
uöt32_t
 
	mPID7
;

637 
__I
 
uöt32_t
 
	mPID0
;

638 
__I
 
uöt32_t
 
	mPID1
;

639 
__I
 
uöt32_t
 
	mPID2
;

640 
__I
 
uöt32_t
 
	mPID3
;

641 
__I
 
uöt32_t
 
	mCID0
;

642 
__I
 
uöt32_t
 
	mCID1
;

643 
__I
 
uöt32_t
 
	mCID2
;

644 
__I
 
uöt32_t
 
	mCID3
;

645 } 
	tITM_Ty≥
;

648 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

649 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

652 
	#ITM_TCR_BUSY_Pos
 23

	)

653 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

655 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

656 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

658 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

659 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

661 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

662 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

664 
	#ITM_TCR_SWOENA_Pos
 4

	)

665 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

667 
	#ITM_TCR_DWTENA_Pos
 3

	)

668 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

670 
	#ITM_TCR_SYNCENA_Pos
 2

	)

671 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

673 
	#ITM_TCR_TSENA_Pos
 1

	)

674 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

676 
	#ITM_TCR_ITMENA_Pos
 0

	)

677 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

680 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

681 
	#ITM_IWR_ATVALIDM_Msk
 (1UL << 
ITM_IWR_ATVALIDM_Pos
Ë

	)

684 
	#ITM_IRR_ATREADYM_Pos
 0

	)

685 
	#ITM_IRR_ATREADYM_Msk
 (1UL << 
ITM_IRR_ATREADYM_Pos
Ë

	)

688 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

689 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL << 
ITM_IMCR_INTEGRATION_Pos
Ë

	)

692 
	#ITM_LSR_ByãAcc_Pos
 2

	)

693 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

695 
	#ITM_LSR_Ac˚ss_Pos
 1

	)

696 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

698 
	#ITM_LSR_Pª£¡_Pos
 0

	)

699 
	#ITM_LSR_Pª£¡_Msk
 (1UL << 
ITM_LSR_Pª£¡_Pos
Ë

	)

714 
__IO
 
uöt32_t
 
	mCTRL
;

715 
__IO
 
uöt32_t
 
	mCYCCNT
;

716 
__IO
 
uöt32_t
 
	mCPICNT
;

717 
__IO
 
uöt32_t
 
	mEXCCNT
;

718 
__IO
 
uöt32_t
 
	mSLEEPCNT
;

719 
__IO
 
uöt32_t
 
	mLSUCNT
;

720 
__IO
 
uöt32_t
 
	mFOLDCNT
;

721 
__I
 
uöt32_t
 
	mPCSR
;

722 
__IO
 
uöt32_t
 
	mCOMP0
;

723 
__IO
 
uöt32_t
 
	mMASK0
;

724 
__IO
 
uöt32_t
 
	mFUNCTION0
;

725 
uöt32_t
 
	mRESERVED0
[1];

726 
__IO
 
uöt32_t
 
	mCOMP1
;

727 
__IO
 
uöt32_t
 
	mMASK1
;

728 
__IO
 
uöt32_t
 
	mFUNCTION1
;

729 
uöt32_t
 
	mRESERVED1
[1];

730 
__IO
 
uöt32_t
 
	mCOMP2
;

731 
__IO
 
uöt32_t
 
	mMASK2
;

732 
__IO
 
uöt32_t
 
	mFUNCTION2
;

733 
uöt32_t
 
	mRESERVED2
[1];

734 
__IO
 
uöt32_t
 
	mCOMP3
;

735 
__IO
 
uöt32_t
 
	mMASK3
;

736 
__IO
 
uöt32_t
 
	mFUNCTION3
;

737 } 
	tDWT_Ty≥
;

740 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

741 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

743 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

744 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

746 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

747 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

749 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

750 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

752 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

753 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

755 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

756 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

758 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

759 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

761 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

762 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

764 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

765 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

767 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

768 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

770 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

771 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

773 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

774 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

776 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

777 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

779 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

780 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

782 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

783 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

785 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

786 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

788 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

789 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

791 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

792 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos
Ë

	)

795 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

796 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos
Ë

	)

799 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

800 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos
Ë

	)

803 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

804 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos
Ë

	)

807 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

808 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos
Ë

	)

811 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

812 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos
Ë

	)

815 
	#DWT_MASK_MASK_Pos
 0

	)

816 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos
Ë

	)

819 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

820 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

822 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

823 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

825 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

826 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

828 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

829 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

831 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

832 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

834 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

835 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

837 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

838 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

840 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

841 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

843 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

844 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos
Ë

	)

859 
__IO
 
uöt32_t
 
	mSSPSR
;

860 
__IO
 
uöt32_t
 
	mCSPSR
;

861 
uöt32_t
 
	mRESERVED0
[2];

862 
__IO
 
uöt32_t
 
	mACPR
;

863 
uöt32_t
 
	mRESERVED1
[55];

864 
__IO
 
uöt32_t
 
	mSPPR
;

865 
uöt32_t
 
	mRESERVED2
[131];

866 
__I
 
uöt32_t
 
	mFFSR
;

867 
__IO
 
uöt32_t
 
	mFFCR
;

868 
__I
 
uöt32_t
 
	mFSCR
;

869 
uöt32_t
 
	mRESERVED3
[759];

870 
__I
 
uöt32_t
 
	mTRIGGER
;

871 
__I
 
uöt32_t
 
	mFIFO0
;

872 
__I
 
uöt32_t
 
	mITATBCTR2
;

873 
uöt32_t
 
	mRESERVED4
[1];

874 
__I
 
uöt32_t
 
	mITATBCTR0
;

875 
__I
 
uöt32_t
 
	mFIFO1
;

876 
__IO
 
uöt32_t
 
	mITCTRL
;

877 
uöt32_t
 
	mRESERVED5
[39];

878 
__IO
 
uöt32_t
 
	mCLAIMSET
;

879 
__IO
 
uöt32_t
 
	mCLAIMCLR
;

880 
uöt32_t
 
	mRESERVED7
[8];

881 
__I
 
uöt32_t
 
	mDEVID
;

882 
__I
 
uöt32_t
 
	mDEVTYPE
;

883 } 
	tTPI_Ty≥
;

886 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

887 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos
Ë

	)

890 
	#TPI_SPPR_TXMODE_Pos
 0

	)

891 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos
Ë

	)

894 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

895 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

897 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

898 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

900 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

901 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

903 
	#TPI_FFSR_FlInProg_Pos
 0

	)

904 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos
Ë

	)

907 
	#TPI_FFCR_TrigIn_Pos
 8

	)

908 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

910 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

911 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

914 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

915 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos
Ë

	)

918 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

919 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

921 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

922 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

924 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

925 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

927 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

928 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

930 
	#TPI_FIFO0_ETM2_Pos
 16

	)

931 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

933 
	#TPI_FIFO0_ETM1_Pos
 8

	)

934 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

936 
	#TPI_FIFO0_ETM0_Pos
 0

	)

937 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos
Ë

	)

940 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

941 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos
Ë

	)

944 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

945 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

947 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

948 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

950 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

951 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

953 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

954 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

956 
	#TPI_FIFO1_ITM2_Pos
 16

	)

957 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

959 
	#TPI_FIFO1_ITM1_Pos
 8

	)

960 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

962 
	#TPI_FIFO1_ITM0_Pos
 0

	)

963 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos
Ë

	)

966 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

967 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos
Ë

	)

970 
	#TPI_ITCTRL_Mode_Pos
 0

	)

971 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos
Ë

	)

974 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

975 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

977 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

978 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

980 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

981 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

983 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

984 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

986 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

987 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

989 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

990 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL << 
TPI_DEVID_NrTø˚I≈ut_Pos
Ë

	)

993 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

994 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy≥_Pos
Ë

	)

996 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

997 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1002 #i‡(
__MPU_PRESENT
 == 1)

1013 
__I
 
uöt32_t
 
	mTYPE
;

1014 
__IO
 
uöt32_t
 
	mCTRL
;

1015 
__IO
 
uöt32_t
 
	mRNR
;

1016 
__IO
 
uöt32_t
 
	mRBAR
;

1017 
__IO
 
uöt32_t
 
	mRASR
;

1018 
__IO
 
uöt32_t
 
	mRBAR_A1
;

1019 
__IO
 
uöt32_t
 
	mRASR_A1
;

1020 
__IO
 
uöt32_t
 
	mRBAR_A2
;

1021 
__IO
 
uöt32_t
 
	mRASR_A2
;

1022 
__IO
 
uöt32_t
 
	mRBAR_A3
;

1023 
__IO
 
uöt32_t
 
	mRASR_A3
;

1024 } 
	tMPU_Ty≥
;

1027 
	#MPU_TYPE_IREGION_Pos
 16

	)

1028 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1030 
	#MPU_TYPE_DREGION_Pos
 8

	)

1031 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1033 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1034 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

1037 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1038 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1040 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1041 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1043 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1044 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

1047 
	#MPU_RNR_REGION_Pos
 0

	)

1048 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

1051 
	#MPU_RBAR_ADDR_Pos
 5

	)

1052 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1054 
	#MPU_RBAR_VALID_Pos
 4

	)

1055 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1057 
	#MPU_RBAR_REGION_Pos
 0

	)

1058 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

1061 
	#MPU_RASR_ATTRS_Pos
 16

	)

1062 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1064 
	#MPU_RASR_XN_Pos
 28

	)

1065 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1067 
	#MPU_RASR_AP_Pos
 24

	)

1068 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1070 
	#MPU_RASR_TEX_Pos
 19

	)

1071 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1073 
	#MPU_RASR_S_Pos
 18

	)

1074 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1076 
	#MPU_RASR_C_Pos
 17

	)

1077 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1079 
	#MPU_RASR_B_Pos
 16

	)

1080 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1082 
	#MPU_RASR_SRD_Pos
 8

	)

1083 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1085 
	#MPU_RASR_SIZE_Pos
 1

	)

1086 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1088 
	#MPU_RASR_ENABLE_Pos
 0

	)

1089 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

1105 
__IO
 
uöt32_t
 
	mDHCSR
;

1106 
__O
 
uöt32_t
 
	mDCRSR
;

1107 
__IO
 
uöt32_t
 
	mDCRDR
;

1108 
__IO
 
uöt32_t
 
	mDEMCR
;

1109 } 
	tC‹eDebug_Ty≥
;

1112 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1113 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1115 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1116 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1118 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1119 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1121 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1122 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1124 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1125 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1127 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1128 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1130 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1131 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1133 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1134 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1136 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1137 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1139 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1140 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1142 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1143 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1145 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1146 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

1149 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1150 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1152 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1153 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

1156 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1157 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1159 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1160 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1162 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1163 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1165 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1166 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1168 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1169 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1171 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1172 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1174 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1175 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1177 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1178 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1180 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1181 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1183 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1184 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1186 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1187 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1189 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1190 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1192 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1193 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

1205 
	#SCS_BASE
 (0xE000E000ULË

	)

1206 
	#ITM_BASE
 (0xE0000000ULË

	)

1207 
	#DWT_BASE
 (0xE0001000ULË

	)

1208 
	#TPI_BASE
 (0xE0040000ULË

	)

1209 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1210 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1211 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1212 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1214 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1215 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1216 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1217 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1218 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1219 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1220 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1221 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1223 #i‡(
__MPU_PRESENT
 == 1)

1224 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1225 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1262 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1264 
uöt32_t
 
ªg_vÆue
;

1265 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1267 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1268 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1269 
ªg_vÆue
 = (reg_value |

1270 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1271 (
Pri‹ôyGroupTmp
 << 8));

1272 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1273 
	}
}

1282 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôyGroupög
()

1284  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1285 
	}
}

1294 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1296 
NVIC
->
ISER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1297 
	}
}

1306 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1308 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1309 
	}
}

1322 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1324 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1325 
	}
}

1334 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1336 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1337 
	}
}

1346 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1348 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1349 
	}
}

1361 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1363 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1364 
	}
}

1376 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1378 if(
IRQn
 < 0) {

1379 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1381 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1382 
	}
}

1396 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1399 if(
IRQn
 < 0) {

1400 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1402 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1403 
	}
}

1418 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_EncodePri‹ôy
 (
uöt32_t
 
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1420 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1421 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1422 
uöt32_t
 
SubPri‹ôyBôs
;

1424 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1425 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1428 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1429 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1431 
	}
}

1446 
__STATIC_INLINE
 
	$NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1448 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1449 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1450 
uöt32_t
 
SubPri‹ôyBôs
;

1452 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1453 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1455 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1456 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1457 
	}
}

1464 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

1466 
	`__DSB
();

1468 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1469 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1470 
SCB_AIRCR_SYSRESETREQ_Msk
);

1471 
	`__DSB
();

1473 
	}
}

1486 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1503 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

1505 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

1507 
SysTick
->
LOAD
 = 
ticks
 - 1;

1508 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1509 
SysTick
->
VAL
 = 0;

1510 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1511 
SysTick_CTRL_TICKINT_Msk
 |

1512 
SysTick_CTRL_ENABLE_Msk
;

1514 
	}
}

1529 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1530 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1543 
__STATIC_INLINE
 
uöt32_t
 
	$ITM_SídCh¨
 (
uöt32_t
 
ch
)

1545 i‡((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1546 (
ITM
->
TER
 & (1UL << 0) ) )

1548 
ITM
->
PORT
[0].
u32
 == 0);

1549 
ITM
->
PORT
[0].
u8
 = (
uöt8_t
Ë
ch
;

1551  (
ch
);

1552 
	}
}

1562 
__STATIC_INLINE
 
öt32_t
 
	$ITM_Re˚iveCh¨
 () {

1563 
öt32_t
 
ch
 = -1;

1565 i‡(
ITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1566 
ch
 = 
ITM_RxBuf„r
;

1567 
ITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1570  (
ch
);

1571 
	}
}

1581 
__STATIC_INLINE
 
öt32_t
 
	$ITM_CheckCh¨
 () {

1583 i‡(
ITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1588 
	}
}

1596 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h

30 #i‚de‡
__MISC_H


31 
	#__MISC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt8_t
 
NVIC_IRQCh™√l
;

61 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

66 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

71 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

74 } 
	tNVIC_InôTy≥Def
;

86 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

87 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
Ë|| \

	)

89 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
Ë|| \

	)

102 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

114 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

116 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

118 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

120 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
Ë|| \

	)

124 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

125 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

126 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

127 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
Ë|| \

	)

146 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

158 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

159 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

160 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

161 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

162 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

164 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h

30 #i‚de‡
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
ADC_Resﬁuti⁄
;

57 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

61 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

64 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄vEdge
;

68 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

72 
uöt32_t
 
ADC_D©aAlign
;

75 
uöt8_t
 
ADC_NbrOfC⁄vîsi⁄
;

79 }
	tADC_InôTy≥Def
;

86 
uöt32_t
 
ADC_Mode
;

89 
uöt32_t
 
ADC_PªsˇÀr
;

92 
uöt32_t
 
ADC_DMAAc˚ssMode
;

96 
uöt32_t
 
ADC_TwoSam∂ögDñay
;

100 }
	tADC_Comm⁄InôTy≥Def
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
Ë|| \

	)

109 ((
PERIPH
Ë=
ADC2
) || \

110 ((
PERIPH
Ë=
ADC3
))

115 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

116 
	#ADC_DuÆMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000001)

	)

117 
	#ADC_DuÆMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000002)

	)

118 
	#ADC_DuÆMode_InjecSimu…
 ((
uöt32_t
)0x00000005)

	)

119 
	#ADC_DuÆMode_RegSimu…
 ((
uöt32_t
)0x00000006)

	)

120 
	#ADC_DuÆMode_I¡îl
 ((
uöt32_t
)0x00000007)

	)

121 
	#ADC_DuÆMode_A…îTrig
 ((
uöt32_t
)0x00000009)

	)

122 
	#ADC_TrùÀMode_RegSimu…_InjecSimu…
 ((
uöt32_t
)0x00000011)

	)

123 
	#ADC_TrùÀMode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00000012)

	)

124 
	#ADC_TrùÀMode_InjecSimu…
 ((
uöt32_t
)0x00000015)

	)

125 
	#ADC_TrùÀMode_RegSimu…
 ((
uöt32_t
)0x00000016)

	)

126 
	#ADC_TrùÀMode_I¡îl
 ((
uöt32_t
)0x00000017)

	)

127 
	#ADC_TrùÀMode_A…îTrig
 ((
uöt32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
Ë|| \

	)

129 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_InjecSimu…
) || \

130 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…_A…îTrig
) || \

131 ((
MODE
Ë=
ADC_DuÆMode_InjecSimu…
) || \

132 ((
MODE
Ë=
ADC_DuÆMode_RegSimu…
) || \

133 ((
MODE
Ë=
ADC_DuÆMode_I¡îl
) || \

134 ((
MODE
Ë=
ADC_DuÆMode_A…îTrig
) || \

135 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_InjecSimu…
) || \

136 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…_A…îTrig
) || \

137 ((
MODE
Ë=
ADC_TrùÀMode_InjecSimu…
) || \

138 ((
MODE
Ë=
ADC_TrùÀMode_RegSimu…
) || \

139 ((
MODE
Ë=
ADC_TrùÀMode_I¡îl
) || \

140 ((
MODE
Ë=
ADC_TrùÀMode_A…îTrig
))

149 
	#ADC_PªsˇÀr_Div2
 ((
uöt32_t
)0x00000000)

	)

150 
	#ADC_PªsˇÀr_Div4
 ((
uöt32_t
)0x00010000)

	)

151 
	#ADC_PªsˇÀr_Div6
 ((
uöt32_t
)0x00020000)

	)

152 
	#ADC_PªsˇÀr_Div8
 ((
uöt32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
ADC_PªsˇÀr_Div2
Ë|| \

	)

154 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div4
) || \

155 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div6
) || \

156 ((
PRESCALER
Ë=
ADC_PªsˇÀr_Div8
))

165 
	#ADC_DMAAc˚ssMode_DißbÀd
 ((
uöt32_t
)0x00000000Ë

	)

166 
	#ADC_DMAAc˚ssMode_1
 ((
uöt32_t
)0x00004000Ë

	)

167 
	#ADC_DMAAc˚ssMode_2
 ((
uöt32_t
)0x00008000Ë

	)

168 
	#ADC_DMAAc˚ssMode_3
 ((
uöt32_t
)0x0000C000Ë

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
Ë(((MODEË=
ADC_DMAAc˚ssMode_DißbÀd
Ë|| \

	)

170 ((
MODE
Ë=
ADC_DMAAc˚ssMode_1
) || \

171 ((
MODE
Ë=
ADC_DMAAc˚ssMode_2
) || \

172 ((
MODE
Ë=
ADC_DMAAc˚ssMode_3
))

182 
	#ADC_TwoSam∂ögDñay_5Cy˛es
 ((
uöt32_t
)0x00000000)

	)

183 
	#ADC_TwoSam∂ögDñay_6Cy˛es
 ((
uöt32_t
)0x00000100)

	)

184 
	#ADC_TwoSam∂ögDñay_7Cy˛es
 ((
uöt32_t
)0x00000200)

	)

185 
	#ADC_TwoSam∂ögDñay_8Cy˛es
 ((
uöt32_t
)0x00000300)

	)

186 
	#ADC_TwoSam∂ögDñay_9Cy˛es
 ((
uöt32_t
)0x00000400)

	)

187 
	#ADC_TwoSam∂ögDñay_10Cy˛es
 ((
uöt32_t
)0x00000500)

	)

188 
	#ADC_TwoSam∂ögDñay_11Cy˛es
 ((
uöt32_t
)0x00000600)

	)

189 
	#ADC_TwoSam∂ögDñay_12Cy˛es
 ((
uöt32_t
)0x00000700)

	)

190 
	#ADC_TwoSam∂ögDñay_13Cy˛es
 ((
uöt32_t
)0x00000800)

	)

191 
	#ADC_TwoSam∂ögDñay_14Cy˛es
 ((
uöt32_t
)0x00000900)

	)

192 
	#ADC_TwoSam∂ögDñay_15Cy˛es
 ((
uöt32_t
)0x00000A00)

	)

193 
	#ADC_TwoSam∂ögDñay_16Cy˛es
 ((
uöt32_t
)0x00000B00)

	)

194 
	#ADC_TwoSam∂ögDñay_17Cy˛es
 ((
uöt32_t
)0x00000C00)

	)

195 
	#ADC_TwoSam∂ögDñay_18Cy˛es
 ((
uöt32_t
)0x00000D00)

	)

196 
	#ADC_TwoSam∂ögDñay_19Cy˛es
 ((
uöt32_t
)0x00000E00)

	)

197 
	#ADC_TwoSam∂ögDñay_20Cy˛es
 ((
uöt32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
Ë(((DELAYË=
ADC_TwoSam∂ögDñay_5Cy˛es
Ë|| \

	)

199 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_6Cy˛es
) || \

200 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_7Cy˛es
) || \

201 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_8Cy˛es
) || \

202 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_9Cy˛es
) || \

203 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_10Cy˛es
) || \

204 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_11Cy˛es
) || \

205 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_12Cy˛es
) || \

206 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_13Cy˛es
) || \

207 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_14Cy˛es
) || \

208 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_15Cy˛es
) || \

209 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_16Cy˛es
) || \

210 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_17Cy˛es
) || \

211 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_18Cy˛es
) || \

212 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_19Cy˛es
) || \

213 ((
DELAY
Ë=
ADC_TwoSam∂ögDñay_20Cy˛es
))

223 
	#ADC_Resﬁuti⁄_12b
 ((
uöt32_t
)0x00000000)

	)

224 
	#ADC_Resﬁuti⁄_10b
 ((
uöt32_t
)0x01000000)

	)

225 
	#ADC_Resﬁuti⁄_8b
 ((
uöt32_t
)0x02000000)

	)

226 
	#ADC_Resﬁuti⁄_6b
 ((
uöt32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
Ë(((RESOLUTIONË=
ADC_Resﬁuti⁄_12b
Ë|| \

	)

228 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_10b
) || \

229 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_8b
) || \

230 ((
RESOLUTION
Ë=
ADC_Resﬁuti⁄_6b
))

240 
	#ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

241 
	#ADC_Exã∫ÆTrigC⁄vEdge_Risög
 ((
uöt32_t
)0x10000000)

	)

242 
	#ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
 ((
uöt32_t
)0x20000000)

	)

243 
	#ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
Ë|| \

	)

245 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_Risög
) || \

246 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_FÆlög
) || \

247 ((
EDGE
Ë=
ADC_Exã∫ÆTrigC⁄vEdge_RisögFÆlög
))

256 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000)

	)

257 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x01000000)

	)

258 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x02000000)

	)

259 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x03000000)

	)

260 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x04000000)

	)

261 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC4
 ((
uöt32_t
)0x05000000)

	)

262 
	#ADC_Exã∫ÆTrigC⁄v_T2_TRGO
 ((
uöt32_t
)0x06000000)

	)

263 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x07000000)

	)

264 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x08000000)

	)

265 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x09000000)

	)

266 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x0A000000)

	)

267 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC2
 ((
uöt32_t
)0x0B000000)

	)

268 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x0C000000)

	)

269 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x0D000000)

	)

270 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x0E000000)

	)

271 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11
 ((
uöt32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
Ë|| \

	)

273 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

274 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

275 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

276 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

277 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC4
) || \

278 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_TRGO
) || \

279 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

280 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

281 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

282 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

283 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC2
) || \

284 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
) || \

285 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

286 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

287 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11
))

296 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

297 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
Ë|| \

	)

299 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

308 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

309 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

310 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

311 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

312 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

313 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

314 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

315 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

316 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

317 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

318 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

319 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

320 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

321 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

322 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

323 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

324 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

325 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

326 
	#ADC_Ch™√l_18
 ((
uöt8_t
)0x12)

	)

328 #i‡
deföed
 (
STM32F40_41xxx
)

329 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_16
)

	)

332 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
Ë|| deföed (
STM32F401xx
)

333 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

336 
	#ADC_Ch™√l_Vªföt
 ((
uöt8_t
)
ADC_Ch™√l_17
)

	)

337 
	#ADC_Ch™√l_Vb©
 ((
uöt8_t
)
ADC_Ch™√l_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
Ë|| \

	)

340 ((
CHANNEL
Ë=
ADC_Ch™√l_1
) || \

341 ((
CHANNEL
Ë=
ADC_Ch™√l_2
) || \

342 ((
CHANNEL
Ë=
ADC_Ch™√l_3
) || \

343 ((
CHANNEL
Ë=
ADC_Ch™√l_4
) || \

344 ((
CHANNEL
Ë=
ADC_Ch™√l_5
) || \

345 ((
CHANNEL
Ë=
ADC_Ch™√l_6
) || \

346 ((
CHANNEL
Ë=
ADC_Ch™√l_7
) || \

347 ((
CHANNEL
Ë=
ADC_Ch™√l_8
) || \

348 ((
CHANNEL
Ë=
ADC_Ch™√l_9
) || \

349 ((
CHANNEL
Ë=
ADC_Ch™√l_10
) || \

350 ((
CHANNEL
Ë=
ADC_Ch™√l_11
) || \

351 ((
CHANNEL
Ë=
ADC_Ch™√l_12
) || \

352 ((
CHANNEL
Ë=
ADC_Ch™√l_13
) || \

353 ((
CHANNEL
Ë=
ADC_Ch™√l_14
) || \

354 ((
CHANNEL
Ë=
ADC_Ch™√l_15
) || \

355 ((
CHANNEL
Ë=
ADC_Ch™√l_16
) || \

356 ((
CHANNEL
Ë=
ADC_Ch™√l_17
) || \

357 ((
CHANNEL
Ë=
ADC_Ch™√l_18
))

366 
	#ADC_Sam∂eTime_3Cy˛es
 ((
uöt8_t
)0x00)

	)

367 
	#ADC_Sam∂eTime_15Cy˛es
 ((
uöt8_t
)0x01)

	)

368 
	#ADC_Sam∂eTime_28Cy˛es
 ((
uöt8_t
)0x02)

	)

369 
	#ADC_Sam∂eTime_56Cy˛es
 ((
uöt8_t
)0x03)

	)

370 
	#ADC_Sam∂eTime_84Cy˛es
 ((
uöt8_t
)0x04)

	)

371 
	#ADC_Sam∂eTime_112Cy˛es
 ((
uöt8_t
)0x05)

	)

372 
	#ADC_Sam∂eTime_144Cy˛es
 ((
uöt8_t
)0x06)

	)

373 
	#ADC_Sam∂eTime_480Cy˛es
 ((
uöt8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_3Cy˛es
Ë|| \

	)

375 ((
TIME
Ë=
ADC_Sam∂eTime_15Cy˛es
) || \

376 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es
) || \

377 ((
TIME
Ë=
ADC_Sam∂eTime_56Cy˛es
) || \

378 ((
TIME
Ë=
ADC_Sam∂eTime_84Cy˛es
) || \

379 ((
TIME
Ë=
ADC_Sam∂eTime_112Cy˛es
) || \

380 ((
TIME
Ë=
ADC_Sam∂eTime_144Cy˛es
) || \

381 ((
TIME
Ë=
ADC_Sam∂eTime_480Cy˛es
))

390 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
 ((
uöt32_t
)0x00000000)

	)

391 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
 ((
uöt32_t
)0x00100000)

	)

392 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
 ((
uöt32_t
)0x00200000)

	)

393 
	#ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
 ((
uöt32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
Ë(((EDGEË=
ADC_Exã∫ÆTrigInjecC⁄vEdge_N⁄e
Ë|| \

	)

395 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_Risög
) || \

396 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_FÆlög
) || \

397 ((
EDGE
Ë=
ADC_Exã∫ÆTrigInjecC⁄vEdge_RisögFÆlög
))

407 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00000000)

	)

408 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00010000)

	)

409 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00020000)

	)

410 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00030000)

	)

411 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
 ((
uöt32_t
)0x00040000)

	)

412 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00050000)

	)

413 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
 ((
uöt32_t
)0x00060000)

	)

414 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
 ((
uöt32_t
)0x00070000)

	)

415 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00080000)

	)

416 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00090000)

	)

417 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x000A0000)

	)

418 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x000B0000)

	)

419 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x000C0000)

	)

420 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
 ((
uöt32_t
)0x000D0000)

	)

421 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x000E0000)

	)

422 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
 ((
uöt32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
Ë|| \

	)

424 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

425 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

426 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

427 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC2
) || \

428 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

429 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC1
) || \

430 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC2
) || \

431 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

432 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

433 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
) || \

434 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

435 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

436 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC3
) || \

437 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

438 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15
))

447 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

448 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

449 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

450 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
Ë|| \

	)

452 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

453 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

454 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

463 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

464 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

465 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

466 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

467 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

468 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

469 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
Ë|| \

	)

471 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

472 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

473 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

474 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

475 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

476 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

485 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
uöt16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
Ë|| \

	)

490 ((
IT
Ë=
ADC_IT_JEOC
)|| ((ITË=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
uöt8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xC0Ë=0x00Ë&& ((FLAGË!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
Ë|| \

	)

508 ((
FLAG
Ë=
ADC_FLAG_EOC
) || \

509 ((
FLAG
Ë=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
Ë=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

589 
ADC_DeInô
();

592 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

593 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

594 
ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

595 
ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
);

596 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

599 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

600 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,uöt16_à
LowThªshﬁd
);

601 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

604 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

605 
ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

608 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

609 
ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

610 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

611 
ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

612 
ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

613 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

614 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

615 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

616 
uöt32_t
 
ADC_GëMu…iModeC⁄vîsi⁄VÆue
();

619 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

620 
ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

621 
ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

624 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

625 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

626 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

627 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

628 
ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
);

629 
ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
);

630 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

631 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

632 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

633 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

636 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

637 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

638 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

639 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

640 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

642 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h

30 #i‚de‡
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
Ë|| \

	)

51 ((
PERIPH
Ë=
CAN2
))

58 
uöt16_t
 
CAN_PªsˇÀr
;

61 
uöt8_t
 
CAN_Mode
;

64 
uöt8_t
 
CAN_SJW
;

69 
uöt8_t
 
CAN_BS1
;

73 
uöt8_t
 
CAN_BS2
;

76 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

79 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

82 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

85 
Fun˘i⁄ÆSèã
 
CAN_NART
;

88 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

91 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

93 } 
	tCAN_InôTy≥Def
;

100 
uöt16_t
 
CAN_FûãrIdHigh
;

104 
uöt16_t
 
CAN_FûãrIdLow
;

108 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

113 
uöt16_t
 
CAN_FûãrMaskIdLow
;

118 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

121 
uöt8_t
 
CAN_FûãrNumbî
;

123 
uöt8_t
 
CAN_FûãrMode
;

126 
uöt8_t
 
CAN_FûãrSˇÀ
;

129 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

131 } 
	tCAN_FûãrInôTy≥Def
;

138 
uöt32_t
 
StdId
;

141 
uöt32_t
 
ExtId
;

144 
uöt8_t
 
IDE
;

148 
uöt8_t
 
RTR
;

152 
uöt8_t
 
DLC
;

156 
uöt8_t
 
D©a
[8];

158 } 
	tC™TxMsg
;

165 
uöt32_t
 
StdId
;

168 
uöt32_t
 
ExtId
;

171 
uöt8_t
 
IDE
;

175 
uöt8_t
 
RTR
;

179 
uöt8_t
 
DLC
;

182 
uöt8_t
 
D©a
[8];

185 
uöt8_t
 
FMI
;

188 } 
	tC™RxMsg
;

200 
	#CAN_InôSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

201 
	#CAN_InôSètus_Suc˚ss
 ((
uöt8_t
)0x01Ë

	)

205 
	#CANINITFAILED
 
CAN_InôSètus_Faûed


	)

206 
	#CANINITOK
 
CAN_InôSètus_Suc˚ss


	)

215 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

216 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

217 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

218 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

220 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
Ë|| \

	)

221 ((
MODE
Ë=
CAN_Mode_Lo›Back
)|| \

222 ((
MODE
Ë=
CAN_Mode_Sûít
) || \

223 ((
MODE
Ë=
CAN_Mode_Sûít_Lo›Back
))

233 
	#CAN_O≥øtögMode_Inôüliz©i⁄
 ((
uöt8_t
)0x00Ë

	)

234 
	#CAN_O≥øtögMode_N‹mÆ
 ((
uöt8_t
)0x01Ë

	)

235 
	#CAN_O≥øtögMode_SÀï
 ((
uöt8_t
)0x02Ë

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
Ë(((MODEË=
CAN_O≥øtögMode_Inôüliz©i⁄
Ë||\

	)

239 ((
MODE
Ë=
CAN_O≥øtögMode_N‹mÆ
)|| \

240 ((
MODE
Ë=
CAN_O≥øtögMode_SÀï
))

250 
	#CAN_ModeSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

251 
	#CAN_ModeSètus_Suc˚ss
 ((
uöt8_t
)!
CAN_ModeSètus_Faûed
Ë

	)

259 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

260 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

261 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

262 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

264 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

	)

265 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

273 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

274 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

275 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

276 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

277 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

278 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

279 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

280 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

281 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

282 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

283 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

284 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

285 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

286 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

287 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

288 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

290 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

299 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

300 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

301 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

302 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

303 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

304 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

305 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

307 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

331 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

332 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
Ë|| \

	)

335 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

343 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

344 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
Ë|| \

	)

347 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

355 
	#CAN_Fûãr_FIFO0
 ((
uöt8_t
)0x00Ë

	)

356 
	#CAN_Fûãr_FIFO1
 ((
uöt8_t
)0x01Ë

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
Ë|| \

	)

358 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

361 
	#CAN_FûãrFIFO0
 
CAN_Fûãr_FIFO0


	)

362 
	#CAN_FûãrFIFO1
 
CAN_Fûãr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

389 
	#CAN_Id_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

390 
	#CAN_Id_Exãnded
 ((
uöt32_t
)0x00000004Ë

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_Id_Sènd¨d
Ë|| \

	)

392 ((
IDTYPE
Ë=
CAN_Id_Exãnded
))

395 
	#CAN_ID_STD
 
CAN_Id_Sènd¨d


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exãnded


	)

404 
	#CAN_RTR_D©a
 ((
uöt32_t
)0x00000000Ë

	)

405 
	#CAN_RTR_RemŸe
 ((
uöt32_t
)0x00000002Ë

	)

406 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_D©a
Ë|| ((RTRË=
CAN_RTR_RemŸe
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemŸe


	)

418 
	#CAN_TxSètus_Faûed
 ((
uöt8_t
)0x00)

	)

419 
	#CAN_TxSètus_Ok
 ((
uöt8_t
)0x01Ë

	)

420 
	#CAN_TxSètus_Pídög
 ((
uöt8_t
)0x02Ë

	)

421 
	#CAN_TxSètus_NoMaûBox
 ((
uöt8_t
)0x04Ë

	)

424 
	#CANTXFAILED
 
CAN_TxSètus_Faûed


	)

425 
	#CANTXOK
 
CAN_TxSètus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxSètus_Pídög


	)

427 
	#CAN_NO_MB
 
CAN_TxSètus_NoMaûBox


	)

435 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

436 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

438 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

446 
	#CAN_SÀï_Faûed
 ((
uöt8_t
)0x00Ë

	)

447 
	#CAN_SÀï_Ok
 ((
uöt8_t
)0x01Ë

	)

450 
	#CANSLEEPFAILED
 
CAN_SÀï_Faûed


	)

451 
	#CANSLEEPOK
 
CAN_SÀï_Ok


	)

459 
	#CAN_WakeUp_Faûed
 ((
uöt8_t
)0x00Ë

	)

460 
	#CAN_WakeUp_Ok
 ((
uöt8_t
)0x01Ë

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faûed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_Eº‹Code_NoEº
 ((
uöt8_t
)0x00Ë

	)

474 
	#CAN_Eº‹Code_StuffEº
 ((
uöt8_t
)0x10Ë

	)

475 
	#CAN_Eº‹Code_F‹mEº
 ((
uöt8_t
)0x20Ë

	)

476 
	#CAN_Eº‹Code_ACKEº
 ((
uöt8_t
)0x30Ë

	)

477 
	#CAN_Eº‹Code_BôRe˚ssiveEº
 ((
uöt8_t
)0x40Ë

	)

478 
	#CAN_Eº‹Code_BôDomö™tEº
 ((
uöt8_t
)0x50Ë

	)

479 
	#CAN_Eº‹Code_CRCEº
 ((
uöt8_t
)0x60Ë

	)

480 
	#CAN_Eº‹Code_So·w¨eSëEº
 ((
uöt8_t
)0x70Ë

	)

494 
	#CAN_FLAG_RQCP0
 ((
uöt32_t
)0x38000001Ë

	)

495 
	#CAN_FLAG_RQCP1
 ((
uöt32_t
)0x38000100Ë

	)

496 
	#CAN_FLAG_RQCP2
 ((
uöt32_t
)0x38010000Ë

	)

499 
	#CAN_FLAG_FMP0
 ((
uöt32_t
)0x12000003Ë

	)

500 
	#CAN_FLAG_FF0
 ((
uöt32_t
)0x32000008Ë

	)

501 
	#CAN_FLAG_FOV0
 ((
uöt32_t
)0x32000010Ë

	)

502 
	#CAN_FLAG_FMP1
 ((
uöt32_t
)0x14000003Ë

	)

503 
	#CAN_FLAG_FF1
 ((
uöt32_t
)0x34000008Ë

	)

504 
	#CAN_FLAG_FOV1
 ((
uöt32_t
)0x34000010Ë

	)

507 
	#CAN_FLAG_WKU
 ((
uöt32_t
)0x31000008Ë

	)

508 
	#CAN_FLAG_SLAK
 ((
uöt32_t
)0x31000012Ë

	)

513 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x10F00001Ë

	)

514 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x10F00002Ë

	)

515 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x10F00004Ë

	)

516 
	#CAN_FLAG_LEC
 ((
uöt32_t
)0x30F00070Ë

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_BOF
Ë|| \

	)

519 ((
FLAG
Ë=
CAN_FLAG_EPV
Ë|| ((FLAGË=
CAN_FLAG_EWG
) || \

520 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
Ë=
CAN_FLAG_FOV1
Ë|| ((FLAGË=
CAN_FLAG_FF1
) || \

523 ((
FLAG
Ë=
CAN_FLAG_FMP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
Ë=
CAN_FLAG_RQCP1
)|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
Ë=
CAN_FLAG_SLAK
 ))

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
Ë|| \

	)

528 ((
FLAG
Ë=
CAN_FLAG_RQCP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
Ë=
CAN_FLAG_FF1
Ë|| ((FLAGË=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_SLAK
))

540 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

543 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

544 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

545 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

546 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

547 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

548 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

551 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

552 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

555 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

556 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

557 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

558 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

559 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
Ë||\

	)

568 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

569 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

570 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

571 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

572 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

573 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

575 
	#IS_CAN_CLEAR_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FF0
Ë||\

	)

576 ((
IT
Ë=
CAN_IT_FOV0
)|| ((ITË=
CAN_IT_FF1
) ||\

577 ((
IT
Ë=
CAN_IT_FOV1
)|| ((ITË=
CAN_IT_EWG
) ||\

578 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

579 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

580 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

593 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

596 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

597 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

598 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

599 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

600 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

601 
CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

604 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

605 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

606 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

609 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

610 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

611 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

614 
uöt8_t
 
CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
CAN_O≥øtögMode
);

615 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

616 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

619 
uöt8_t
 
CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
);

620 
uöt8_t
 
CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

621 
uöt8_t
 
CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

624 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

625 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

626 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

627 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

628 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

630 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h

30 #i‚de‡
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

62 
CRC_Re£tDR
();

63 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

64 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

65 
uöt32_t
 
CRC_GëCRC
();

66 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

67 
uöt8_t
 
CRC_GëIDRegi°î
();

69 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h

30 #i‚de‡
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
CRYP_AlgoDú
;

57 
uöt32_t
 
CRYP_AlgoMode
;

60 
uöt32_t
 
CRYP_D©aTy≥
;

62 
uöt32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InôTy≥Def
;

72 
uöt32_t
 
CRYP_Key0Le·
;

73 
uöt32_t
 
CRYP_Key0Right
;

74 
uöt32_t
 
CRYP_Key1Le·
;

75 
uöt32_t
 
CRYP_Key1Right
;

76 
uöt32_t
 
CRYP_Key2Le·
;

77 
uöt32_t
 
CRYP_Key2Right
;

78 
uöt32_t
 
CRYP_Key3Le·
;

79 
uöt32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInôTy≥Def
;

86 
uöt32_t
 
CRYP_IV0Le·
;

87 
uöt32_t
 
CRYP_IV0Right
;

88 
uöt32_t
 
CRYP_IV1Le·
;

89 
uöt32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInôTy≥Def
;

98 
uöt32_t
 
CR_CuºítC⁄fig
;

100 
uöt32_t
 
CRYP_IV0LR
;

101 
uöt32_t
 
CRYP_IV0RR
;

102 
uöt32_t
 
CRYP_IV1LR
;

103 
uöt32_t
 
CRYP_IV1RR
;

105 
uöt32_t
 
CRYP_K0LR
;

106 
uöt32_t
 
CRYP_K0RR
;

107 
uöt32_t
 
CRYP_K1LR
;

108 
uöt32_t
 
CRYP_K1RR
;

109 
uöt32_t
 
CRYP_K2LR
;

110 
uöt32_t
 
CRYP_K2RR
;

111 
uöt32_t
 
CRYP_K3LR
;

112 
uöt32_t
 
CRYP_K3RR
;

113 
uöt32_t
 
CRYP_CSGCMCCMR
[8];

114 
uöt32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_C⁄ãxt
;

127 
	#CRYP_AlgoDú_En¸y±
 ((
uöt16_t
)0x0000)

	)

128 
	#CRYP_AlgoDú_De¸y±
 ((
uöt16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
Ë(((ALGODIRË=
CRYP_AlgoDú_En¸y±
Ë|| \

	)

130 ((
ALGODIR
Ë=
CRYP_AlgoDú_De¸y±
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
uöt32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
uöt32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
uöt32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
CRYP_AlgoMode_TDES_ECB
Ë|| \

	)

157 ((
ALGOMODE
Ë=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
Ë=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
Ë=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha£_Inô
 ((
uöt32_t
)0x00000000)

	)

176 
	#CRYP_Pha£_Hódî
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha£_Paylﬂd
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha£_FöÆ
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
Ë(((PHASEË=
CRYP_Pha£_Inô
Ë|| \

	)

181 ((
PHASE
Ë=
CRYP_Pha£_Hódî
) || \

182 ((
PHASE
Ë=
CRYP_Pha£_Paylﬂd
) || \

183 ((
PHASE
Ë=
CRYP_Pha£_FöÆ
))

192 
	#CRYP_D©aTy≥_32b
 ((
uöt16_t
)0x0000)

	)

193 
	#CRYP_D©aTy≥_16b
 ((
uöt16_t
)0x0040)

	)

194 
	#CRYP_D©aTy≥_8b
 ((
uöt16_t
)0x0080)

	)

195 
	#CRYP_D©aTy≥_1b
 ((
uöt16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
CRYP_D©aTy≥_32b
Ë|| \

	)

197 ((
DATATYPE
Ë=
CRYP_D©aTy≥_16b
)|| \

198 ((
DATATYPE
Ë=
CRYP_D©aTy≥_8b
)|| \

199 ((
DATATYPE
Ë=
CRYP_D©aTy≥_1b
))

207 
	#CRYP_KeySize_128b
 ((
uöt16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
uöt16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
uöt16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
Ë(((KEYSIZEË=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
Ë=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
Ë=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
uöt8_t
)0x10Ë

	)

224 
	#CRYP_FLAG_IFEM
 ((
uöt8_t
)0x01Ë

	)

225 
	#CRYP_FLAG_IFNF
 ((
uöt8_t
)0x02Ë

	)

226 
	#CRYP_FLAG_INRIS
 ((
uöt8_t
)0x22Ë

	)

227 
	#CRYP_FLAG_OFNE
 ((
uöt8_t
)0x04Ë

	)

229 
	#CRYP_FLAG_OFFU
 ((
uöt8_t
)0x08Ë

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
uöt8_t
)0x21Ë

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
Ë(((FLAGË=
CRYP_FLAG_IFEM
Ë|| \

	)

234 ((
FLAG
Ë=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
Ë=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
Ë=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
Ë=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
Ë=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
Ë=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
uöt8_t
)0x01Ë

	)

248 
	#CRYP_IT_OUTI
 ((
uöt8_t
)0x02Ë

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xFCË=0x00Ë&& ((ITË!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
Ë(((ITË=
CRYP_IT_INI
Ë|| ((ITË=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
uöt8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
uöt8_t
)0x00)

	)

269 
	#CRYP_DMAReq_D©aIN
 ((
uöt8_t
)0x01)

	)

270 
	#CRYP_DMAReq_D©aOUT
 ((
uöt8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt8_t
)0xFCË=0x00Ë&& ((DMAREQË!0x00))

	)

284 
CRYP_DeInô
();

287 
CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

288 
CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
);

289 
CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

290 
CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

291 
CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

292 
CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
);

293 
CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

294 
CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
);

295 
CRYP_FIFOFlush
();

297 
CRYP_D©aIn
(
uöt32_t
 
D©a
);

298 
uöt32_t
 
CRYP_D©aOut
();

301 
Eº‹Sètus
 
CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

302 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
);

303 
CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
);

306 
CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

309 
CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

310 
ITSètus
 
CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
);

311 
Fun˘i⁄ÆSèã
 
CRYP_GëCmdSètus
();

312 
FœgSètus
 
CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
);

315 
Eº‹Sètus
 
CRYP_AES_ECB
(
uöt8_t
 
Mode
,

316 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

317 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

318 
uöt8_t
 *
Ouçut
);

320 
Eº‹Sètus
 
CRYP_AES_CBC
(
uöt8_t
 
Mode
,

321 
uöt8_t
 
InôVe˘‹s
[16],

322 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

323 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

324 
uöt8_t
 *
Ouçut
);

326 
Eº‹Sètus
 
CRYP_AES_CTR
(
uöt8_t
 
Mode
,

327 
uöt8_t
 
InôVe˘‹s
[16],

328 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

329 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

330 
uöt8_t
 *
Ouçut
);

332 
Eº‹Sètus
 
CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

333 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

334 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

335 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

336 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
);

338 
Eº‹Sètus
 
CRYP_AES_CCM
(
uöt8_t
 
Mode
,

339 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

340 
uöt8_t
* 
Key
, 
uöt16_t
 
Keysize
,

341 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
ILígth
,

342 
uöt8_t
* 
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

343 
uöt8_t
* 
Ouçut
,

344 
uöt8_t
* 
AuthTAG
, 
uöt32_t
 
TAGSize
);

347 
Eº‹Sètus
 
CRYP_TDES_ECB
(
uöt8_t
 
Mode
,

348 
uöt8_t
 
Key
[24],

349 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

350 
uöt8_t
 *
Ouçut
);

352 
Eº‹Sètus
 
CRYP_TDES_CBC
(
uöt8_t
 
Mode
,

353 
uöt8_t
 
Key
[24],

354 
uöt8_t
 
InôVe˘‹s
[8],

355 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

356 
uöt8_t
 *
Ouçut
);

359 
Eº‹Sètus
 
CRYP_DES_ECB
(
uöt8_t
 
Mode
,

360 
uöt8_t
 
Key
[8],

361 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

362 
uöt8_t
 *
Ouçut
);

364 
Eº‹Sètus
 
CRYP_DES_CBC
(
uöt8_t
 
Mode
,

365 
uöt8_t
 
Key
[8],

366 
uöt8_t
 
InôVe˘‹s
[8],

367 
uöt8_t
 *
I≈ut
,
uöt32_t
 
IÀngth
,

368 
uöt8_t
 *
Ouçut
);

370 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h

30 #i‚de‡
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DAC_Triggî
;

59 
uöt32_t
 
DAC_WaveGíî©i⁄
;

63 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

67 
uöt32_t
 
DAC_OuçutBuf„r
;

69 }
	tDAC_InôTy≥Def
;

81 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

83 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

84 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

85 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

86 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

87 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

88 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

90 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

91 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
Ë|| \

	)

94 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

95 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

96 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

97 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

98 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

99 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

100 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

101 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

111 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

112 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

113 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
Ë|| \

	)

115 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

116 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

125 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

126 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

127 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

128 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

129 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

130 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

131 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

132 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

133 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

134 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

135 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

136 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

137 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

138 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

139 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

140 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

141 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

142 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

143 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

144 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

148 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
Ë|| \

	)

151 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

152 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

153 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

154 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

155 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

156 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

157 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

158 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

161 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

162 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

163 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

164 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

165 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

166 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

167 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

168 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

169 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

173 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

182 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

183 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
Ë|| \

	)

185 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

194 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

195 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
Ë|| \

	)

197 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

206 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
Ë|| \

	)

210 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

211 ((
ALIGN
Ë=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

221 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
Ë|| \

	)

223 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

232 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
Ë(((ITË=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
Ë(((FLAGË=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeInô
();

269 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

270 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

271 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

272 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

273 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

274 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

275 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

276 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

277 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

278 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

281 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

284 
DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

285 
FœgSètus
 
DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

286 
DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

287 
ITSètus
 
DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

288 
DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

290 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h

29 #i‚de‡
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFF8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
Ë((((PERIPHË& 0xF91FE200Ë=0x00Ë&& ((PERIPHË!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFF8FFFCË=0x00Ë&& ((PERIPHË!0x00))

	)

89 
uöt32_t
 
DBGMCU_GëREVID
();

90 
uöt32_t
 
DBGMCU_GëDEVID
();

91 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

92 
DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

93 
DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

95 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h

29 #i‚de‡
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

53 
uöt16_t
 
DCMI_C≠tuªMode
;

56 
uöt16_t
 
DCMI_SynchroMode
;

59 
uöt16_t
 
DCMI_PCKPﬁ¨ôy
;

62 
uöt16_t
 
DCMI_VSPﬁ¨ôy
;

65 
uöt16_t
 
DCMI_HSPﬁ¨ôy
;

68 
uöt16_t
 
DCMI_C≠tuªR©e
;

71 
uöt16_t
 
DCMI_ExãndedD©aMode
;

73 } 
	tDCMI_InôTy≥Def
;

80 
uöt16_t
 
DCMI_VîtiˇlSèπLöe
;

83 
uöt16_t
 
DCMI_H‹iz⁄èlOff£tCou¡
;

86 
uöt16_t
 
DCMI_VîtiˇlLöeCou¡
;

89 
uöt16_t
 
DCMI_C≠tuªCou¡
;

92 } 
	tDCMI_CROPInôTy≥Def
;

99 
uöt8_t
 
DCMI_FømeSèπCode
;

100 
uöt8_t
 
DCMI_LöeSèπCode
;

101 
uöt8_t
 
DCMI_LöeEndCode
;

102 
uöt8_t
 
DCMI_FømeEndCode
;

103 } 
	tDCMI_CodesInôTy≥Def
;

114 
	#DCMI_C≠tuªMode_C⁄töuous
 ((
uöt16_t
)0x0000Ë

	)

116 
	#DCMI_C≠tuªMode_S«pShŸ
 ((
uöt16_t
)0x0002Ë

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODEË=
DCMI_C≠tuªMode_C⁄töuous
Ë|| \

	)

119 ((
MODE
Ë=
DCMI_C≠tuªMode_S«pShŸ
))

128 
	#DCMI_SynchroMode_H¨dw¨e
 ((
uöt16_t
)0x0000Ë

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
uöt16_t
)0x0010Ë

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODEË=
DCMI_SynchroMode_H¨dw¨e
Ë|| \

	)

133 ((
MODE
Ë=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0000Ë

	)

143 
	#DCMI_PCKPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0020Ë

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_PCKPﬁ¨ôy_FÆlög
Ë|| \

	)

145 ((
POLARITY
Ë=
DCMI_PCKPﬁ¨ôy_Risög
))

154 
	#DCMI_VSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

155 
	#DCMI_VSPﬁ¨ôy_High
 ((
uöt16_t
)0x0080Ë

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_VSPﬁ¨ôy_Low
Ë|| \

	)

157 ((
POLARITY
Ë=
DCMI_VSPﬁ¨ôy_High
))

166 
	#DCMI_HSPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000Ë

	)

167 
	#DCMI_HSPﬁ¨ôy_High
 ((
uöt16_t
)0x0040Ë

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITYË=
DCMI_HSPﬁ¨ôy_Low
Ë|| \

	)

169 ((
POLARITY
Ë=
DCMI_HSPﬁ¨ôy_High
))

178 
	#DCMI_C≠tuªR©e_AŒ_Føme
 ((
uöt16_t
)0x0000Ë

	)

179 
	#DCMI_C≠tuªR©e_1of2_Føme
 ((
uöt16_t
)0x0100Ë

	)

180 
	#DCMI_C≠tuªR©e_1of4_Føme
 ((
uöt16_t
)0x0200Ë

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
Ë(((RATEË=
DCMI_C≠tuªR©e_AŒ_Føme
Ë|| \

	)

182 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of2_Føme
) ||\

183 ((
RATE
Ë=
DCMI_C≠tuªR©e_1of4_Føme
))

192 
	#DCMI_ExãndedD©aMode_8b
 ((
uöt16_t
)0x0000Ë

	)

193 
	#DCMI_ExãndedD©aMode_10b
 ((
uöt16_t
)0x0400Ë

	)

194 
	#DCMI_ExãndedD©aMode_12b
 ((
uöt16_t
)0x0800Ë

	)

195 
	#DCMI_ExãndedD©aMode_14b
 ((
uöt16_t
)0x0C00Ë

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATAË=
DCMI_ExãndedD©aMode_8b
Ë|| \

	)

197 ((
DATA
Ë=
DCMI_ExãndedD©aMode_10b
) ||\

198 ((
DATA
Ë=
DCMI_ExãndedD©aMode_12b
) ||\

199 ((
DATA
Ë=
DCMI_ExãndedD©aMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
uöt16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
uöt16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
uöt16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
uöt16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
uöt16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((ITË!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
Ë(((ITË=
DCMI_IT_FRAME
Ë|| \

	)

215 ((
IT
Ë=
DCMI_IT_OVF
) || \

216 ((
IT
Ë=
DCMI_IT_ERR
) || \

217 ((
IT
Ë=
DCMI_IT_VSYNC
) || \

218 ((
IT
Ë=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
uöt16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
uöt16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
uöt16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
uöt16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
uöt16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
uöt16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
uöt16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
uöt16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
uöt16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
uöt16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
uöt16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
uöt16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
uöt16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
Ë(((FLAGË=
DCMI_FLAG_HSYNC
Ë|| \

	)

250 ((
FLAG
Ë=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
Ë=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
Ë=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
Ë=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
Ë=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
Ë=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
Ë=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
Ë=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
Ë=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
Ë=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
Ë=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
Ë=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFE0Ë=0x0000Ë&& ((FLAGË!0x0000))

	)

276 
DCMI_DeInô
();

279 
DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

280 
DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
);

281 
DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
);

282 
DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

283 
DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
);

284 
DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

287 
DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

288 
DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

289 
uöt32_t
 
DCMI_RódD©a
();

292 
DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
FœgSètus
 
DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
);

294 
DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
);

295 
ITSètus
 
DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
);

296 
DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
);

298 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h

30 #i‚de‡
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
DMA_Ch™√l
;

59 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

61 
uöt32_t
 
DMA_Mem‹y0Ba£Addr
;

65 
uöt32_t
 
DMA_DIR
;

69 
uöt32_t
 
DMA_Buf„rSize
;

73 
uöt32_t
 
DMA_PîùhîÆInc
;

76 
uöt32_t
 
DMA_Mem‹yInc
;

79 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

82 
uöt32_t
 
DMA_Mem‹yD©aSize
;

85 
uöt32_t
 
DMA_Mode
;

90 
uöt32_t
 
DMA_Pri‹ôy
;

93 
uöt32_t
 
DMA_FIFOMode
;

98 
uöt32_t
 
DMA_FIFOThªshﬁd
;

101 
uöt32_t
 
DMA_Mem‹yBur°
;

106 
uöt32_t
 
DMA_PîùhîÆBur°
;

110 }
	tDMA_InôTy≥Def
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Såóm0
Ë|| \

	)

119 ((
PERIPH
Ë=
DMA1_Såóm1
) || \

120 ((
PERIPH
Ë=
DMA1_Såóm2
) || \

121 ((
PERIPH
Ë=
DMA1_Såóm3
) || \

122 ((
PERIPH
Ë=
DMA1_Såóm4
) || \

123 ((
PERIPH
Ë=
DMA1_Såóm5
) || \

124 ((
PERIPH
Ë=
DMA1_Såóm6
) || \

125 ((
PERIPH
Ë=
DMA1_Såóm7
) || \

126 ((
PERIPH
Ë=
DMA2_Såóm0
) || \

127 ((
PERIPH
Ë=
DMA2_Såóm1
) || \

128 ((
PERIPH
Ë=
DMA2_Såóm2
) || \

129 ((
PERIPH
Ë=
DMA2_Såóm3
) || \

130 ((
PERIPH
Ë=
DMA2_Såóm4
) || \

131 ((
PERIPH
Ë=
DMA2_Såóm5
) || \

132 ((
PERIPH
Ë=
DMA2_Såóm6
) || \

133 ((
PERIPH
Ë=
DMA2_Såóm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
Ë(((CONTROLLERË=
DMA1
Ë|| \

	)

136 ((
CONTROLLER
Ë=
DMA2
))

141 
	#DMA_Ch™√l_0
 ((
uöt32_t
)0x00000000)

	)

142 
	#DMA_Ch™√l_1
 ((
uöt32_t
)0x02000000)

	)

143 
	#DMA_Ch™√l_2
 ((
uöt32_t
)0x04000000)

	)

144 
	#DMA_Ch™√l_3
 ((
uöt32_t
)0x06000000)

	)

145 
	#DMA_Ch™√l_4
 ((
uöt32_t
)0x08000000)

	)

146 
	#DMA_Ch™√l_5
 ((
uöt32_t
)0x0A000000)

	)

147 
	#DMA_Ch™√l_6
 ((
uöt32_t
)0x0C000000)

	)

148 
	#DMA_Ch™√l_7
 ((
uöt32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DMA_Ch™√l_0
Ë|| \

	)

151 ((
CHANNEL
Ë=
DMA_Ch™√l_1
) || \

152 ((
CHANNEL
Ë=
DMA_Ch™√l_2
) || \

153 ((
CHANNEL
Ë=
DMA_Ch™√l_3
) || \

154 ((
CHANNEL
Ë=
DMA_Ch™√l_4
) || \

155 ((
CHANNEL
Ë=
DMA_Ch™√l_5
) || \

156 ((
CHANNEL
Ë=
DMA_Ch™√l_6
) || \

157 ((
CHANNEL
Ë=
DMA_Ch™√l_7
))

166 
	#DMA_DIR_PîùhîÆToMem‹y
 ((
uöt32_t
)0x00000000)

	)

167 
	#DMA_DIR_Mem‹yToPîùhîÆ
 ((
uöt32_t
)0x00000040)

	)

168 
	#DMA_DIR_Mem‹yToMem‹y
 ((
uöt32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
DMA_DIR_PîùhîÆToMem‹y
 ) || \

	)

171 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToPîùhîÆ
) || \

172 ((
DIRECTION
Ë=
DMA_DIR_Mem‹yToMem‹y
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

190 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

191 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
Ë|| \

	)

194 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

203 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

204 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
Ë|| \

	)

207 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

216 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

217 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000800)

	)

218 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
Ë|| \

	)

221 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

222 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

231 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

232 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00002000)

	)

233 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
Ë|| \

	)

236 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

237 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
 ))

246 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

247 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_N‹mÆ
 ) || \

	)

250 ((
MODE
Ë=
DMA_Mode_Cúcuœr
))

259 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

260 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00010000)

	)

261 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00020000)

	)

262 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_Low
 ) || \

	)

265 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

266 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

267 ((
PRIORITY
Ë=
DMA_Pri‹ôy_VîyHigh
))

276 
	#DMA_FIFOMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_E«bÀ
 ((
uöt32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
Ë(((STATEË=
DMA_FIFOMode_DißbÀ
 ) || \

	)

280 ((
STATE
Ë=
DMA_FIFOMode_E«bÀ
))

289 
	#DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000)

	)

290 
	#DMA_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000001)

	)

291 
	#DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000002)

	)

292 
	#DMA_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ) || \

	)

295 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_HÆfFuŒ
) || \

296 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

297 ((
THRESHOLD
Ë=
DMA_FIFOThªshﬁd_FuŒ
))

306 
	#DMA_Mem‹yBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

307 
	#DMA_Mem‹yBur°_INC4
 ((
uöt32_t
)0x00800000)

	)

308 
	#DMA_Mem‹yBur°_INC8
 ((
uöt32_t
)0x01000000)

	)

309 
	#DMA_Mem‹yBur°_INC16
 ((
uöt32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
Ë(((BURSTË=
DMA_Mem‹yBur°_SögÀ
Ë|| \

	)

312 ((
BURST
Ë=
DMA_Mem‹yBur°_INC4
) || \

313 ((
BURST
Ë=
DMA_Mem‹yBur°_INC8
) || \

314 ((
BURST
Ë=
DMA_Mem‹yBur°_INC16
))

323 
	#DMA_PîùhîÆBur°_SögÀ
 ((
uöt32_t
)0x00000000)

	)

324 
	#DMA_PîùhîÆBur°_INC4
 ((
uöt32_t
)0x00200000)

	)

325 
	#DMA_PîùhîÆBur°_INC8
 ((
uöt32_t
)0x00400000)

	)

326 
	#DMA_PîùhîÆBur°_INC16
 ((
uöt32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
Ë(((BURSTË=
DMA_PîùhîÆBur°_SögÀ
Ë|| \

	)

329 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC4
) || \

330 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC8
) || \

331 ((
BURST
Ë=
DMA_PîùhîÆBur°_INC16
))

340 
	#DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
DMA_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

	)

348 ((
STATUS
Ë=
DMA_FIFOSètus_HÆfFuŒ
) || \

349 ((
STATUS
Ë=
DMA_FIFOSètus_1Qu¨ãrFuŒ
) || \

350 ((
STATUS
Ë=
DMA_FIFOSètus_3Qu¨ãrsFuŒ
) || \

351 ((
STATUS
Ë=
DMA_FIFOSètus_FuŒ
) || \

352 ((
STATUS
Ë=
DMA_FIFOSètus_Em±y
))

360 
	#DMA_FLAG_FEIF0
 ((
uöt32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
uöt32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
uöt32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
uöt32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
uöt32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
uöt32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
uöt32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
uöt32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
uöt32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
uöt32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
uöt32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
uöt32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
uöt32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
uöt32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
uöt32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
uöt32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
uöt32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
uöt32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
uöt32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
uöt32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
uöt32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
uöt32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
uöt32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
uöt32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
uöt32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
uöt32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
uöt32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
uöt32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
uöt32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
uöt32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
uöt32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
uöt32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
uöt32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
uöt32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
uöt32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
uöt32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
uöt32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
uöt32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
uöt32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
uöt32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& 0x30000000Ë!0x30000000Ë&& (((FLAGË& 0x30000000Ë!0Ë&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA_FLAG_TCIF0
Ë|| ((FLAGË=
DMA_FLAG_HTIF0
Ë|| \

	)

405 ((
FLAG
Ë=
DMA_FLAG_TEIF0
Ë|| ((FLAGË=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
Ë=
DMA_FLAG_FEIF0
Ë|| ((FLAGË=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
Ë=
DMA_FLAG_HTIF1
Ë|| ((FLAGË=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
Ë=
DMA_FLAG_DMEIF1
Ë|| ((FLAGË=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
Ë=
DMA_FLAG_TCIF2
Ë|| ((FLAGË=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
Ë=
DMA_FLAG_TEIF2
Ë|| ((FLAGË=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
Ë=
DMA_FLAG_FEIF2
Ë|| ((FLAGË=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
Ë=
DMA_FLAG_HTIF3
Ë|| ((FLAGË=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
Ë=
DMA_FLAG_DMEIF3
Ë|| ((FLAGË=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
Ë=
DMA_FLAG_TCIF4
Ë|| ((FLAGË=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
Ë=
DMA_FLAG_TEIF4
Ë|| ((FLAGË=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
Ë=
DMA_FLAG_FEIF4
Ë|| ((FLAGË=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
Ë=
DMA_FLAG_HTIF5
Ë|| ((FLAGË=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
Ë=
DMA_FLAG_DMEIF5
Ë|| ((FLAGË=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
Ë=
DMA_FLAG_TCIF6
Ë|| ((FLAGË=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
Ë=
DMA_FLAG_TEIF6
Ë|| ((FLAGË=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
Ë=
DMA_FLAG_FEIF6
Ë|| ((FLAGË=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
Ë=
DMA_FLAG_HTIF7
Ë|| ((FLAGË=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
Ë=
DMA_FLAG_DMEIF7
Ë|| ((FLAGË=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
uöt32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
uöt32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFF61Ë=0x00Ë&& ((ITË!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
uöt32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
uöt32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
uöt32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
uöt32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
uöt32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
uöt32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
uöt32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
uöt32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
uöt32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
uöt32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
uöt32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
uöt32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
uöt32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
uöt32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
uöt32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
uöt32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
uöt32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
uöt32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
uöt32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
uöt32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
uöt32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
uöt32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
uöt32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
uöt32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
uöt32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
uöt32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
uöt32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
uöt32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
uöt32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
uöt32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
uöt32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
uöt32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
uöt32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
uöt32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
uöt32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
uöt32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
uöt32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
uöt32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
uöt32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
uöt32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
Ë((((ITË& 0x30000000Ë!0x30000000Ë&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA_IT_TCIF0
Ë|| ((ITË=
DMA_IT_HTIF0
Ë|| \

	)

493 ((
IT
Ë=
DMA_IT_TEIF0
Ë|| ((ITË=
DMA_IT_DMEIF0
) || \

494 ((
IT
Ë=
DMA_IT_FEIF0
Ë|| ((ITË=
DMA_IT_TCIF1
) || \

495 ((
IT
Ë=
DMA_IT_HTIF1
Ë|| ((ITË=
DMA_IT_TEIF1
) || \

496 ((
IT
Ë=
DMA_IT_DMEIF1
)|| ((ITË=
DMA_IT_FEIF1
) || \

497 ((
IT
Ë=
DMA_IT_TCIF2
Ë|| ((ITË=
DMA_IT_HTIF2
) || \

498 ((
IT
Ë=
DMA_IT_TEIF2
Ë|| ((ITË=
DMA_IT_DMEIF2
) || \

499 ((
IT
Ë=
DMA_IT_FEIF2
Ë|| ((ITË=
DMA_IT_TCIF3
) || \

500 ((
IT
Ë=
DMA_IT_HTIF3
Ë|| ((ITË=
DMA_IT_TEIF3
) || \

501 ((
IT
Ë=
DMA_IT_DMEIF3
)|| ((ITË=
DMA_IT_FEIF3
) || \

502 ((
IT
Ë=
DMA_IT_TCIF4
Ë|| ((ITË=
DMA_IT_HTIF4
) || \

503 ((
IT
Ë=
DMA_IT_TEIF4
Ë|| ((ITË=
DMA_IT_DMEIF4
) || \

504 ((
IT
Ë=
DMA_IT_FEIF4
Ë|| ((ITË=
DMA_IT_TCIF5
) || \

505 ((
IT
Ë=
DMA_IT_HTIF5
Ë|| ((ITË=
DMA_IT_TEIF5
) || \

506 ((
IT
Ë=
DMA_IT_DMEIF5
)|| ((ITË=
DMA_IT_FEIF5
) || \

507 ((
IT
Ë=
DMA_IT_TCIF6
Ë|| ((ITË=
DMA_IT_HTIF6
) || \

508 ((
IT
Ë=
DMA_IT_TEIF6
Ë|| ((ITË=
DMA_IT_DMEIF6
) || \

509 ((
IT
Ë=
DMA_IT_FEIF6
Ë|| ((ITË=
DMA_IT_TCIF7
) || \

510 ((
IT
Ë=
DMA_IT_HTIF7
Ë|| ((ITË=
DMA_IT_TEIF7
) || \

511 ((
IT
Ë=
DMA_IT_DMEIF7
)|| ((ITË=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
uöt32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_W‹dAlig√d
 ((
uöt32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PINCOS_Psize
Ë|| \

	)

524 ((
SIZE
Ë=
DMA_PINCOS_W‹dAlig√d
))

533 
	#DMA_FlowCål_Mem‹y
 ((
uöt32_t
)0x00000000)

	)

534 
	#DMA_FlowCål_PîùhîÆ
 ((
uöt32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
Ë(((CTRLË=
DMA_FlowCål_Mem‹y
Ë|| \

	)

537 ((
CTRL
Ë=
DMA_FlowCål_PîùhîÆ
))

546 
	#DMA_Mem‹y_0
 ((
uöt32_t
)0x00000000)

	)

547 
	#DMA_Mem‹y_1
 ((
uöt32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
Ë(((MEMË=
DMA_Mem‹y_0
Ë|| ((MEMË=
DMA_Mem‹y_1
))

	)

562 
DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

565 
DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

566 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

567 
DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

570 
DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
);

571 
DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
);

574 
DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
);

575 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

578 
DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

579 
uöt32_t
 
DMA_CuºítMem‹y
);

580 
DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

581 
DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

582 
uöt32_t
 
DMA_Mem‹yT¨gë
);

583 
uöt32_t
 
DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

586 
Fun˘i⁄ÆSèã
 
DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

587 
uöt32_t
 
DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
);

588 
FœgSètus
 
DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

589 
DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
);

590 
DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

591 
ITSètus
 
DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

592 
DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
);

594 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h

24 #i‚de‡
__STM32F4xx_DMA2D_H


25 
	#__STM32F4xx_DMA2D_H


	)

27 #ifde‡
__˝lu•lus


32 
	~"°m32f4xx.h
"

50 
uöt32_t
 
DMA2D_Mode
;

53 
uöt32_t
 
DMA2D_CMode
;

56 
uöt32_t
 
DMA2D_OuçutBlue
;

64 
uöt32_t
 
DMA2D_OuçutGªí
;

72 
uöt32_t
 
DMA2D_OuçutRed
;

80 
uöt32_t
 
DMA2D_OuçutAÕha
;

86 
uöt32_t
 
DMA2D_OuçutMem‹yAdd
;

89 
uöt32_t
 
DMA2D_OuçutOff£t
;

92 
uöt32_t
 
DMA2D_NumbîOfLöe
;

95 
uöt32_t
 
DMA2D_PixñPîLöe
;

97 } 
	tDMA2D_InôTy≥Def
;

103 
uöt32_t
 
DMA2D_FGMA
;

106 
uöt32_t
 
DMA2D_FGO
;

109 
uöt32_t
 
DMA2D_FGCM
;

112 
uöt32_t
 
DMA2D_FG_CLUT_CM
;

115 
uöt32_t
 
DMA2D_FG_CLUT_SIZE
;

118 
uöt32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

121 
uöt32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

124 
uöt32_t
 
DMA2D_FGC_BLUE
;

127 
uöt32_t
 
DMA2D_FGC_GREEN
;

130 
uöt32_t
 
DMA2D_FGC_RED
;

133 
uöt32_t
 
DMA2D_FGCMAR
;

135 } 
	tDMA2D_FG_InôTy≥Def
;

140 
uöt32_t
 
DMA2D_BGMA
;

143 
uöt32_t
 
DMA2D_BGO
;

146 
uöt32_t
 
DMA2D_BGCM
;

149 
uöt32_t
 
DMA2D_BG_CLUT_CM
;

152 
uöt32_t
 
DMA2D_BG_CLUT_SIZE
;

155 
uöt32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

158 
uöt32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

161 
uöt32_t
 
DMA2D_BGC_BLUE
;

164 
uöt32_t
 
DMA2D_BGC_GREEN
;

167 
uöt32_t
 
DMA2D_BGC_RED
;

170 
uöt32_t
 
DMA2D_BGCMAR
;

172 } 
	tDMA2D_BG_InôTy≥Def
;

187 
	#DMA2D_M2M
 ((
uöt32_t
)0x00000000)

	)

188 
	#DMA2D_M2M_PFC
 ((
uöt32_t
)0x00010000)

	)

189 
	#DMA2D_M2M_BLEND
 ((
uöt32_t
)0x00020000)

	)

190 
	#DMA2D_R2M
 ((
uöt32_t
)0x00030000)

	)

192 
	#IS_DMA2D_MODE
(
MODE
Ë(((MODEË=
DMA2D_M2M
Ë|| ((MODEË=
DMA2D_M2M_PFC
Ë|| \

	)

193 ((
MODE
Ë=
DMA2D_M2M_BLEND
Ë|| ((MODEË=
DMA2D_R2M
))

203 
	#DMA2D_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

204 
	#DMA2D_RGB888
 ((
uöt32_t
)0x00000001)

	)

205 
	#DMA2D_RGB565
 ((
uöt32_t
)0x00000002)

	)

206 
	#DMA2D_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

207 
	#DMA2D_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

209 
	#IS_DMA2D_CMODE
(
MODE_ARGB
Ë(((MODE_ARGBË=
DMA2D_ARGB8888
Ë|| ((MODE_ARGBË=
DMA2D_RGB888
Ë|| \

	)

210 ((
MODE_ARGB
Ë=
DMA2D_RGB565
Ë|| ((MODE_ARGBË=
DMA2D_ARGB1555
) || \

211 ((
MODE_ARGB
Ë=
DMA2D_ARGB4444
))

221 
	#DMA2D_Ouçut_Cﬁ‹
 ((
uöt32_t
)0x000000FF)

	)

223 
	#IS_DMA2D_OGREEN
(
OGREEN
Ë((OGREENË<
DMA2D_Ouçut_Cﬁ‹
)

	)

224 
	#IS_DMA2D_ORED
(
ORED
Ë((OREDË<
DMA2D_Ouçut_Cﬁ‹
)

	)

225 
	#IS_DMA2D_OBLUE
(
OBLUE
Ë((OBLUEË<
DMA2D_Ouçut_Cﬁ‹
)

	)

226 
	#IS_DMA2D_OALPHA
(
OALPHA
Ë((OALPHAË<
DMA2D_Ouçut_Cﬁ‹
)

	)

235 
	#DMA2D_OUTPUT_OFFSET
 ((
uöt32_t
)0x00003FFF)

	)

237 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
Ë((OOFFSETË<
DMA2D_OUTPUT_OFFSET
)

	)

248 
	#DMA2D_pixñ
 ((
uöt32_t
)0x00003FFF)

	)

249 
	#DMA2D_Löe
 ((
uöt32_t
)0x0000FFFF)

	)

251 
	#IS_DMA2D_LINE
(
LINE
Ë((LINEË<
DMA2D_Löe
)

	)

252 
	#IS_DMA2D_PIXEL
(
PIXEL
Ë((PIXELË<
DMA2D_pixñ
)

	)

262 
	#OFFSET
 ((
uöt32_t
)0x00003FFF)

	)

264 
	#IS_DMA2D_FGO
(
FGO
Ë((FGOË<
OFFSET
)

	)

266 
	#IS_DMA2D_BGO
(
BGO
Ë((BGOË<
OFFSET
)

	)

277 
	#CM_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

278 
	#CM_RGB888
 ((
uöt32_t
)0x00000001)

	)

279 
	#CM_RGB565
 ((
uöt32_t
)0x00000002)

	)

280 
	#CM_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

281 
	#CM_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

282 
	#CM_L8
 ((
uöt32_t
)0x00000005)

	)

283 
	#CM_AL44
 ((
uöt32_t
)0x00000006)

	)

284 
	#CM_AL88
 ((
uöt32_t
)0x00000007)

	)

285 
	#CM_L4
 ((
uöt32_t
)0x00000008)

	)

286 
	#CM_A8
 ((
uöt32_t
)0x00000009)

	)

287 
	#CM_A4
 ((
uöt32_t
)0x0000000A)

	)

289 
	#IS_DMA2D_FGCM
(
FGCM
Ë(((FGCMË=
CM_ARGB8888
Ë|| ((FGCMË=
CM_RGB888
Ë|| \

	)

290 ((
FGCM
Ë=
CM_RGB565
Ë|| ((FGCMË=
CM_ARGB1555
) || \

291 ((
FGCM
Ë=
CM_ARGB4444
Ë|| ((FGCMË=
CM_L8
) || \

292 ((
FGCM
Ë=
CM_AL44
Ë|| ((FGCMË=
CM_AL88
) || \

293 ((
FGCM
Ë=
CM_L4
Ë|| ((FGCMË=
CM_A8
) || \

294 ((
FGCM
Ë=
CM_A4
))

296 
	#IS_DMA2D_BGCM
(
BGCM
Ë(((BGCMË=
CM_ARGB8888
Ë|| ((BGCMË=
CM_RGB888
Ë|| \

	)

297 ((
BGCM
Ë=
CM_RGB565
Ë|| ((BGCMË=
CM_ARGB1555
) || \

298 ((
BGCM
Ë=
CM_ARGB4444
Ë|| ((BGCMË=
CM_L8
) || \

299 ((
BGCM
Ë=
CM_AL44
Ë|| ((BGCMË=
CM_AL88
) || \

300 ((
BGCM
Ë=
CM_L4
Ë|| ((BGCMË=
CM_A8
) || \

301 ((
BGCM
Ë=
CM_A4
))

311 
	#CLUT_CM_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

312 
	#CLUT_CM_RGB888
 ((
uöt32_t
)0x00000001)

	)

314 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
Ë(((FG_CLUT_CMË=
CLUT_CM_ARGB8888
Ë|| ((FG_CLUT_CMË=
CLUT_CM_RGB888
))

	)

316 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
Ë(((BG_CLUT_CMË=
CLUT_CM_ARGB8888
Ë|| ((BG_CLUT_CMË=
CLUT_CM_RGB888
))

	)

326 
	#COLOR_VALUE
 ((
uöt32_t
)0x000000FF)

	)

328 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
Ë((FG_CLUT_SIZEË<
COLOR_VALUE
)

	)

330 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
Ë((FG_ALPHA_VALUEË<
COLOR_VALUE
)

	)

331 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
Ë((FGC_BLUEË<
COLOR_VALUE
)

	)

332 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
Ë((FGC_GREENË<
COLOR_VALUE
)

	)

333 
	#IS_DMA2D_FGC_RED
(
FGC_RED
Ë((FGC_REDË<
COLOR_VALUE
)

	)

335 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
Ë((BG_CLUT_SIZEË<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
Ë((BG_ALPHA_VALUEË<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
Ë((BGC_BLUEË<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
Ë((BGC_GREENË<
COLOR_VALUE
)

	)

340 
	#IS_DMA2D_BGC_RED
(
BGC_RED
Ë((BGC_REDË<
COLOR_VALUE
)

	)

350 
	#NO_MODIF_ALPHA_VALUE
 ((
uöt32_t
)0x00000000)

	)

351 
	#REPLACE_ALPHA_VALUE
 ((
uöt32_t
)0x00000001)

	)

352 
	#COMBINE_ALPHA_VALUE
 ((
uöt32_t
)0x00000002)

	)

354 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
Ë(((FG_ALPHA_MODEË=
NO_MODIF_ALPHA_VALUE
Ë|| \

	)

355 ((
FG_ALPHA_MODE
Ë=
REPLACE_ALPHA_VALUE
) || \

356 ((
FG_ALPHA_MODE
Ë=
COMBINE_ALPHA_VALUE
))

358 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
Ë(((BG_ALPHA_MODEË=
NO_MODIF_ALPHA_VALUE
Ë|| \

	)

359 ((
BG_ALPHA_MODE
Ë=
REPLACE_ALPHA_VALUE
) || \

360 ((
BG_ALPHA_MODE
Ë=
COMBINE_ALPHA_VALUE
))

370 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

371 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

372 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

373 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

374 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

375 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

377 
	#IS_DMA2D_IT
(
IT
Ë(((ITË=
DMA2D_IT_CTC
Ë|| ((ITË=
DMA2D_IT_CAE
Ë|| \

	)

378 ((
IT
Ë=
DMA2D_IT_TW
Ë|| ((ITË=
DMA2D_IT_TC
) || \

379 ((
IT
Ë=
DMA2D_IT_TE
Ë|| ((ITË=
DMA2D_IT_CE
))

389 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

390 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

391 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

392 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

393 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

394 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

397 
	#IS_DMA2D_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA2D_FLAG_CTC
Ë|| ((FLAGË=
DMA2D_FLAG_CAE
Ë|| \

	)

398 ((
FLAG
Ë=
DMA2D_FLAG_TW
Ë|| ((FLAGË=
DMA2D_FLAG_TC
) || \

399 ((
FLAG
Ë=
DMA2D_FLAG_TE
Ë|| ((FLAGË=
DMA2D_FLAG_CE
))

410 
	#DEADTIME
 ((
uöt32_t
)0x000000FF)

	)

412 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
Ë((DEAD_TIMEË<
DEADTIME
)

	)

415 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

417 
	#IS_DMA2D_LöeW©îm¨k
(
LöeW©îm¨k
Ë((LöeW©îm¨kË<
LINE_WATERMARK
)

	)

431 
DMA2D_DeInô
();

434 
DMA2D_Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
);

435 
DMA2D_Såu˘Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
);

436 
DMA2D_SèπTøns„r
();

437 
DMA2D_Ab‹tTøns„r
();

438 
DMA2D_Su•íd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

439 
DMA2D_FGC⁄fig
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
);

440 
DMA2D_FG_Såu˘Inô
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
);

441 
DMA2D_BGC⁄fig
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
);

442 
DMA2D_BG_Såu˘Inô
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
);

443 
DMA2D_FGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
);

444 
DMA2D_BGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
);

445 
DMA2D_DódTimeC⁄fig
(
uöt32_t
 
DMA2D_DódTime
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

446 
DMA2D_LöeW©îm¨kC⁄fig
(
uöt32_t
 
DMA2D_LW©îm¨kC⁄fig
);

449 
DMA2D_ITC⁄fig
(
uöt32_t
 
DMA2D_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

450 
FœgSètus
 
DMA2D_GëFœgSètus
(
uöt32_t
 
DMA2D_FLAG
);

451 
DMA2D_CÀ¨Fœg
(
uöt32_t
 
DMA2D_FLAG
);

452 
ITSètus
 
DMA2D_GëITSètus
(
uöt32_t
 
DMA2D_IT
);

453 
DMA2D_CÀ¨ITPídögBô
(
uöt32_t
 
DMA2D_IT
);

455 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h

30 #i‚de‡
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
EXTI_Mode_I¡îru±
 = 0x00,

57 
EXTI_Mode_Evít
 = 0x04

58 }
	tEXTIMode_Ty≥Def
;

60 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

68 
EXTI_Triggî_Risög
 = 0x08,

69 
EXTI_Triggî_FÆlög
 = 0x0C,

70 
EXTI_Triggî_Risög_FÆlög
 = 0x10

71 }
	tEXTITriggî_Ty≥Def
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
Ë|| \

	)

74 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

75 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

82 
uöt32_t
 
EXTI_Löe
;

85 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

88 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

91 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

93 }
	tEXTI_InôTy≥Def
;

105 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

106 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

107 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

108 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

109 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

110 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

111 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

112 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

113 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

114 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

115 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

116 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

117 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

118 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

119 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

120 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

121 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

122 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

123 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

124 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

125 
	#EXTI_Löe20
 ((
uöt32_t
)0x00100000Ë

	)

126 
	#EXTI_Löe21
 ((
uöt32_t
)0x00200000Ë

	)

127 
	#EXTI_Löe22
 ((
uöt32_t
)0x00400000Ë

	)

129 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFF800000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
Ë|| \

	)

132 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

133 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

134 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

135 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

136 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

137 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

138 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

139 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

140 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
) || \

141 ((
LINE
Ë=
EXTI_Löe20
Ë|| ((LINEË=
EXTI_Löe21
) ||\

142 ((
LINE
Ë=
EXTI_Löe22
))

156 
EXTI_DeInô
();

159 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

160 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

161 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

164 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

165 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

166 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

167 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

169 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h

30 #i‚de‡
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Sètus
;

74 
	#FLASH_L©ícy_0
 ((
uöt8_t
)0x0000Ë

	)

75 
	#FLASH_L©ícy_1
 ((
uöt8_t
)0x0001Ë

	)

76 
	#FLASH_L©ícy_2
 ((
uöt8_t
)0x0002Ë

	)

77 
	#FLASH_L©ícy_3
 ((
uöt8_t
)0x0003Ë

	)

78 
	#FLASH_L©ícy_4
 ((
uöt8_t
)0x0004Ë

	)

79 
	#FLASH_L©ícy_5
 ((
uöt8_t
)0x0005Ë

	)

80 
	#FLASH_L©ícy_6
 ((
uöt8_t
)0x0006Ë

	)

81 
	#FLASH_L©ícy_7
 ((
uöt8_t
)0x0007Ë

	)

82 
	#FLASH_L©ícy_8
 ((
uöt8_t
)0x0008Ë

	)

83 
	#FLASH_L©ícy_9
 ((
uöt8_t
)0x0009Ë

	)

84 
	#FLASH_L©ícy_10
 ((
uöt8_t
)0x000AË

	)

85 
	#FLASH_L©ícy_11
 ((
uöt8_t
)0x000BË

	)

86 
	#FLASH_L©ícy_12
 ((
uöt8_t
)0x000CË

	)

87 
	#FLASH_L©ícy_13
 ((
uöt8_t
)0x000DË

	)

88 
	#FLASH_L©ícy_14
 ((
uöt8_t
)0x000EË

	)

89 
	#FLASH_L©ícy_15
 ((
uöt8_t
)0x000FË

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
Ë|| \

	)

93 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

94 ((
LATENCY
Ë=
FLASH_L©ícy_2
) || \

95 ((
LATENCY
Ë=
FLASH_L©ícy_3
) || \

96 ((
LATENCY
Ë=
FLASH_L©ícy_4
) || \

97 ((
LATENCY
Ë=
FLASH_L©ícy_5
) || \

98 ((
LATENCY
Ë=
FLASH_L©ícy_6
) || \

99 ((
LATENCY
Ë=
FLASH_L©ícy_7
) || \

100 ((
LATENCY
Ë=
FLASH_L©ícy_8
) || \

101 ((
LATENCY
Ë=
FLASH_L©ícy_9
) || \

102 ((
LATENCY
Ë=
FLASH_L©ícy_10
) || \

103 ((
LATENCY
Ë=
FLASH_L©ícy_11
) || \

104 ((
LATENCY
Ë=
FLASH_L©ícy_12
) || \

105 ((
LATENCY
Ë=
FLASH_L©ícy_13
) || \

106 ((
LATENCY
Ë=
FLASH_L©ícy_14
) || \

107 ((
LATENCY
Ë=
FLASH_L©ícy_15
))

115 
	#VﬁègeR™ge_1
 ((
uöt8_t
)0x00Ë

	)

116 
	#VﬁègeR™ge_2
 ((
uöt8_t
)0x01Ë

	)

117 
	#VﬁègeR™ge_3
 ((
uöt8_t
)0x02Ë

	)

118 
	#VﬁègeR™ge_4
 ((
uöt8_t
)0x03Ë

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEË=
VﬁègeR™ge_1
Ë|| \

	)

121 ((
RANGE
Ë=
VﬁègeR™ge_2
) || \

122 ((
RANGE
Ë=
VﬁègeR™ge_3
) || \

123 ((
RANGE
Ë=
VﬁègeR™ge_4
))

131 
	#FLASH_Se˘‹_0
 ((
uöt16_t
)0x0000Ë

	)

132 
	#FLASH_Se˘‹_1
 ((
uöt16_t
)0x0008Ë

	)

133 
	#FLASH_Se˘‹_2
 ((
uöt16_t
)0x0010Ë

	)

134 
	#FLASH_Se˘‹_3
 ((
uöt16_t
)0x0018Ë

	)

135 
	#FLASH_Se˘‹_4
 ((
uöt16_t
)0x0020Ë

	)

136 
	#FLASH_Se˘‹_5
 ((
uöt16_t
)0x0028Ë

	)

137 
	#FLASH_Se˘‹_6
 ((
uöt16_t
)0x0030Ë

	)

138 
	#FLASH_Se˘‹_7
 ((
uöt16_t
)0x0038Ë

	)

139 
	#FLASH_Se˘‹_8
 ((
uöt16_t
)0x0040Ë

	)

140 
	#FLASH_Se˘‹_9
 ((
uöt16_t
)0x0048Ë

	)

141 
	#FLASH_Se˘‹_10
 ((
uöt16_t
)0x0050Ë

	)

142 
	#FLASH_Se˘‹_11
 ((
uöt16_t
)0x0058Ë

	)

143 
	#FLASH_Se˘‹_12
 ((
uöt16_t
)0x0080Ë

	)

144 
	#FLASH_Se˘‹_13
 ((
uöt16_t
)0x0088Ë

	)

145 
	#FLASH_Se˘‹_14
 ((
uöt16_t
)0x0090Ë

	)

146 
	#FLASH_Se˘‹_15
 ((
uöt16_t
)0x0098Ë

	)

147 
	#FLASH_Se˘‹_16
 ((
uöt16_t
)0x00A0Ë

	)

148 
	#FLASH_Se˘‹_17
 ((
uöt16_t
)0x00A8Ë

	)

149 
	#FLASH_Se˘‹_18
 ((
uöt16_t
)0x00B0Ë

	)

150 
	#FLASH_Se˘‹_19
 ((
uöt16_t
)0x00B8Ë

	)

151 
	#FLASH_Se˘‹_20
 ((
uöt16_t
)0x00C0Ë

	)

152 
	#FLASH_Se˘‹_21
 ((
uöt16_t
)0x00C8Ë

	)

153 
	#FLASH_Se˘‹_22
 ((
uöt16_t
)0x00D0Ë

	)

154 
	#FLASH_Se˘‹_23
 ((
uöt16_t
)0x00D8Ë

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
Ë(((SECTORË=
FLASH_Se˘‹_0
Ë|| ((SECTORË=
FLASH_Se˘‹_1
Ë||\

	)

157 ((
SECTOR
Ë=
FLASH_Se˘‹_2
Ë|| ((SECTORË=
FLASH_Se˘‹_3
) ||\

158 ((
SECTOR
Ë=
FLASH_Se˘‹_4
Ë|| ((SECTORË=
FLASH_Se˘‹_5
) ||\

159 ((
SECTOR
Ë=
FLASH_Se˘‹_6
Ë|| ((SECTORË=
FLASH_Se˘‹_7
) ||\

160 ((
SECTOR
Ë=
FLASH_Se˘‹_8
Ë|| ((SECTORË=
FLASH_Se˘‹_9
) ||\

161 ((
SECTOR
Ë=
FLASH_Se˘‹_10
Ë|| ((SECTORË=
FLASH_Se˘‹_11
) ||\

162 ((
SECTOR
Ë=
FLASH_Se˘‹_12
Ë|| ((SECTORË=
FLASH_Se˘‹_13
) ||\

163 ((
SECTOR
Ë=
FLASH_Se˘‹_14
Ë|| ((SECTORË=
FLASH_Se˘‹_15
) ||\

164 ((
SECTOR
Ë=
FLASH_Se˘‹_16
Ë|| ((SECTORË=
FLASH_Se˘‹_17
) ||\

165 ((
SECTOR
Ë=
FLASH_Se˘‹_18
Ë|| ((SECTORË=
FLASH_Se˘‹_19
) ||\

166 ((
SECTOR
Ë=
FLASH_Se˘‹_20
Ë|| ((SECTORË=
FLASH_Se˘‹_21
) ||\

167 ((
SECTOR
Ë=
FLASH_Se˘‹_22
Ë|| ((SECTORË=
FLASH_Se˘‹_23
))

169 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË< 0x081FFFFF)Ë||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F)))

174 #i‡
deföed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË< 0x080FFFFF)Ë||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F)))

179 #i‡
deföed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë((((ADDRESSË>0x08000000Ë&& ((ADDRESSË< 0x0803FFFF)Ë||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F)))

190 
	#OB_WRP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

191 
	#OB_WRP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

192 
	#OB_WRP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

193 
	#OB_WRP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

194 
	#OB_WRP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

195 
	#OB_WRP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

196 
	#OB_WRP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

197 
	#OB_WRP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

198 
	#OB_WRP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

199 
	#OB_WRP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

200 
	#OB_WRP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

201 
	#OB_WRP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

202 
	#OB_WRP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

203 
	#OB_WRP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

204 
	#OB_WRP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

205 
	#OB_WRP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

206 
	#OB_WRP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

207 
	#OB_WRP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

208 
	#OB_WRP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

209 
	#OB_WRP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

210 
	#OB_WRP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

211 
	#OB_WRP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

212 
	#OB_WRP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

213 
	#OB_WRP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

214 
	#OB_WRP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

216 
	#IS_OB_WRP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

224 
	#OB_PcROP_DißbÀ
 ((
uöt8_t
)0x00Ë

	)

225 
	#OB_PcROP_E«bÀ
 ((
uöt8_t
)0x80Ë

	)

226 
	#IS_OB_PCROP_SELECT
(
PCROP
Ë(((PCROPË=
OB_PcROP_DißbÀ
Ë|| ((PCROPË=
OB_PcROP_E«bÀ
))

	)

234 
	#OB_PCROP_Se˘‹_0
 ((
uöt32_t
)0x00000001Ë

	)

235 
	#OB_PCROP_Se˘‹_1
 ((
uöt32_t
)0x00000002Ë

	)

236 
	#OB_PCROP_Se˘‹_2
 ((
uöt32_t
)0x00000004Ë

	)

237 
	#OB_PCROP_Se˘‹_3
 ((
uöt32_t
)0x00000008Ë

	)

238 
	#OB_PCROP_Se˘‹_4
 ((
uöt32_t
)0x00000010Ë

	)

239 
	#OB_PCROP_Se˘‹_5
 ((
uöt32_t
)0x00000020Ë

	)

240 
	#OB_PCROP_Se˘‹_6
 ((
uöt32_t
)0x00000040Ë

	)

241 
	#OB_PCROP_Se˘‹_7
 ((
uöt32_t
)0x00000080Ë

	)

242 
	#OB_PCROP_Se˘‹_8
 ((
uöt32_t
)0x00000100Ë

	)

243 
	#OB_PCROP_Se˘‹_9
 ((
uöt32_t
)0x00000200Ë

	)

244 
	#OB_PCROP_Se˘‹_10
 ((
uöt32_t
)0x00000400Ë

	)

245 
	#OB_PCROP_Se˘‹_11
 ((
uöt32_t
)0x00000800Ë

	)

246 
	#OB_PCROP_Se˘‹_12
 ((
uöt32_t
)0x00000001Ë

	)

247 
	#OB_PCROP_Se˘‹_13
 ((
uöt32_t
)0x00000002Ë

	)

248 
	#OB_PCROP_Se˘‹_14
 ((
uöt32_t
)0x00000004Ë

	)

249 
	#OB_PCROP_Se˘‹_15
 ((
uöt32_t
)0x00000008Ë

	)

250 
	#OB_PCROP_Se˘‹_16
 ((
uöt32_t
)0x00000010Ë

	)

251 
	#OB_PCROP_Se˘‹_17
 ((
uöt32_t
)0x00000020Ë

	)

252 
	#OB_PCROP_Se˘‹_18
 ((
uöt32_t
)0x00000040Ë

	)

253 
	#OB_PCROP_Se˘‹_19
 ((
uöt32_t
)0x00000080Ë

	)

254 
	#OB_PCROP_Se˘‹_20
 ((
uöt32_t
)0x00000100Ë

	)

255 
	#OB_PCROP_Se˘‹_21
 ((
uöt32_t
)0x00000200Ë

	)

256 
	#OB_PCROP_Se˘‹_22
 ((
uöt32_t
)0x00000400Ë

	)

257 
	#OB_PCROP_Se˘‹_23
 ((
uöt32_t
)0x00000800Ë

	)

258 
	#OB_PCROP_Se˘‹_AŒ
 ((
uöt32_t
)0x00000FFFË

	)

260 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORË& (
uöt32_t
)0xFFFFF000Ë=0x00000000Ë&& ((SECTORË!0x00000000))

	)

268 
	#OB_RDP_Levñ_0
 ((
uöt8_t
)0xAA)

	)

269 
	#OB_RDP_Levñ_1
 ((
uöt8_t
)0x55)

	)

272 
	#IS_OB_RDP
(
LEVEL
Ë(((LEVELË=
OB_RDP_Levñ_0
)||\

	)

273 ((
LEVEL
Ë=
OB_RDP_Levñ_1
))

282 
	#OB_IWDG_SW
 ((
uöt8_t
)0x20Ë

	)

283 
	#OB_IWDG_HW
 ((
uöt8_t
)0x00Ë

	)

284 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

292 
	#OB_STOP_NoRST
 ((
uöt8_t
)0x40Ë

	)

293 
	#OB_STOP_RST
 ((
uöt8_t
)0x00Ë

	)

294 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

303 
	#OB_STDBY_NoRST
 ((
uöt8_t
)0x80Ë

	)

304 
	#OB_STDBY_RST
 ((
uöt8_t
)0x00Ë

	)

305 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

313 
	#OB_BOR_LEVEL3
 ((
uöt8_t
)0x00Ë

	)

314 
	#OB_BOR_LEVEL2
 ((
uöt8_t
)0x04Ë

	)

315 
	#OB_BOR_LEVEL1
 ((
uöt8_t
)0x08Ë

	)

316 
	#OB_BOR_OFF
 ((
uöt8_t
)0x0CË

	)

317 
	#IS_OB_BOR
(
LEVEL
Ë(((LEVELË=
OB_BOR_LEVEL1
Ë|| ((LEVELË=
OB_BOR_LEVEL2
Ë||\

	)

318 ((
LEVEL
Ë=
OB_BOR_LEVEL3
Ë|| ((LEVELË=
OB_BOR_OFF
))

326 
	#OB_DuÆ_BoŸE«bÀd
 ((
uöt8_t
)0x10Ë

	)

327 
	#OB_DuÆ_BoŸDißbÀd
 ((
uöt8_t
)0x00Ë

	)

328 
	#IS_OB_BOOT
(
BOOT
Ë(((BOOTË=
OB_DuÆ_BoŸE«bÀd
Ë|| ((BOOTË=
OB_DuÆ_BoŸDißbÀd
))

	)

336 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x01000000Ë

	)

337 
	#FLASH_IT_ERR
 ((
uöt32_t
)0x02000000Ë

	)

338 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFCFFFFFFË=0x00000000Ë&& ((ITË!0x00000000))

	)

346 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000001Ë

	)

347 
	#FLASH_FLAG_OPERR
 ((
uöt32_t
)0x00000002Ë

	)

348 
	#FLASH_FLAG_WRPERR
 ((
uöt32_t
)0x00000010Ë

	)

349 
	#FLASH_FLAG_PGAERR
 ((
uöt32_t
)0x00000020Ë

	)

350 
	#FLASH_FLAG_PGPERR
 ((
uöt32_t
)0x00000040Ë

	)

351 
	#FLASH_FLAG_PGSERR
 ((
uöt32_t
)0x00000080Ë

	)

352 
	#FLASH_FLAG_RDERR
 ((
uöt32_t
)0x00000100Ë

	)

353 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00010000Ë

	)

354 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFE0CË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

355 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_EOP
Ë|| ((FLAGË=
FLASH_FLAG_OPERR
Ë|| \

	)

356 ((
FLAG
Ë=
FLASH_FLAG_WRPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGAERR
) || \

357 ((
FLAG
Ë=
FLASH_FLAG_PGPERR
Ë|| ((FLAGË=
FLASH_FLAG_PGSERR
) || \

358 ((
FLAG
Ë=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_RDERR
))

366 
	#FLASH_PSIZE_BYTE
 ((
uöt32_t
)0x00000000)

	)

367 
	#FLASH_PSIZE_HALF_WORD
 ((
uöt32_t
)0x00000100)

	)

368 
	#FLASH_PSIZE_WORD
 ((
uöt32_t
)0x00000200)

	)

369 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
uöt32_t
)0x00000300)

	)

370 
	#CR_PSIZE_MASK
 ((
uöt32_t
)0xFFFFFCFF)

	)

378 
	#RDP_KEY
 ((
uöt16_t
)0x00A5)

	)

379 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

380 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

381 
	#FLASH_OPT_KEY1
 ((
uöt32_t
)0x08192A3B)

	)

382 
	#FLASH_OPT_KEY2
 ((
uöt32_t
)0x4C5D6E7F)

	)

390 
	#ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

394 
	#OPTCR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C14)

	)

398 
	#OPTCR_BYTE1_ADDRESS
 ((
uöt32_t
)0x40023C15)

	)

402 
	#OPTCR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C16)

	)

406 
	#OPTCR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023C17)

	)

411 
	#OPTCR1_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C1A)

	)

421 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

422 
FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

423 
FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

424 
FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

425 
FLASH_In°ru˘i⁄CacheRe£t
();

426 
FLASH_D©aCacheRe£t
();

429 
FLASH_U∆ock
();

430 
FLASH_Lock
();

431 
FLASH_Sètus
 
FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
);

432 
FLASH_Sètus
 
FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

433 
FLASH_Sètus
 
FLASH_Eø£AŒB™k1Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

434 
FLASH_Sètus
 
FLASH_Eø£AŒB™k2Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
);

435 
FLASH_Sètus
 
FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
);

436 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

437 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

438 
FLASH_Sètus
 
FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

441 
FLASH_OB_U∆ock
();

442 
FLASH_OB_Lock
();

443 
FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

444 
FLASH_OB_WRP1C⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

445 
FLASH_OB_PCROPSñe˘i⁄C⁄fig
(
uöt8_t
 
OB_PcROP
);

446 
FLASH_OB_PCROPC⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

447 
FLASH_OB_PCROP1C⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

448 
FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
);

449 
FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
);

450 
FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
);

451 
FLASH_OB_BoŸC⁄fig
(
uöt8_t
 
OB_BOOT
);

452 
FLASH_Sètus
 
FLASH_OB_Launch
();

453 
uöt8_t
 
FLASH_OB_GëU£r
();

454 
uöt16_t
 
FLASH_OB_GëWRP
();

455 
uöt16_t
 
FLASH_OB_GëWRP1
();

456 
uöt16_t
 
FLASH_OB_GëPCROP
();

457 
uöt16_t
 
FLASH_OB_GëPCROP1
();

458 
FœgSètus
 
FLASH_OB_GëRDP
();

459 
uöt8_t
 
FLASH_OB_GëBOR
();

462 
FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

463 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
);

464 
FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
);

465 
FLASH_Sètus
 
FLASH_GëSètus
();

466 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
();

468 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h

24 #i‚de‡
__STM32F4xx_FMC_H


25 
	#__STM32F4xx_FMC_H


	)

27 #ifde‡
__˝lu•lus


32 
	~"°m32f4xx.h
"

49 
uöt32_t
 
FMC_AddªssSëupTime
;

54 
uöt32_t
 
FMC_AddªssHﬁdTime
;

59 
uöt32_t
 
FMC_D©aSëupTime
;

64 
uöt32_t
 
FMC_BusTu∫AroundDuøti⁄
;

69 
uöt32_t
 
FMC_CLKDivisi⁄
;

73 
uöt32_t
 
FMC_D©aL©ícy
;

81 
uöt32_t
 
FMC_Ac˚ssMode
;

83 }
	tFMC_NORSRAMTimögInôTy≥Def
;

90 
uöt32_t
 
FMC_B™k
;

93 
uöt32_t
 
FMC_D©aAddªssMux
;

97 
uöt32_t
 
FMC_Mem‹yTy≥
;

101 
uöt32_t
 
FMC_Mem‹yD©aWidth
;

104 
uöt32_t
 
FMC_Bur°Ac˚ssMode
;

108 
uöt32_t
 
FMC_WaôSig«lPﬁ¨ôy
;

112 
uöt32_t
 
FMC_WøpMode
;

116 
uöt32_t
 
FMC_WaôSig«lA˘ive
;

121 
uöt32_t
 
FMC_WrôeO≥øti⁄
;

124 
uöt32_t
 
FMC_WaôSig«l
;

128 
uöt32_t
 
FMC_ExãndedMode
;

131 
uöt32_t
 
FMC_Asynchr⁄ousWaô
;

135 
uöt32_t
 
FMC_WrôeBur°
;

138 
uöt32_t
 
FMC_C⁄töousClock
;

144 
FMC_NORSRAMTimögInôTy≥Def
* 
FMC_RódWrôeTimögSåu˘
;

146 
FMC_NORSRAMTimögInôTy≥Def
* 
FMC_WrôeTimögSåu˘
;

147 }
	tFMC_NORSRAMInôTy≥Def
;

154 
uöt32_t
 
FMC_SëupTime
;

160 
uöt32_t
 
FMC_WaôSëupTime
;

166 
uöt32_t
 
FMC_HﬁdSëupTime
;

173 
uöt32_t
 
FMC_HiZSëupTime
;

178 }
	tFMC_NAND_PCCARDTimögInôTy≥Def
;

185 
uöt32_t
 
FMC_B™k
;

188 
uöt32_t
 
FMC_Waô„©uª
;

191 
uöt32_t
 
FMC_Mem‹yD©aWidth
;

194 
uöt32_t
 
FMC_ECC
;

197 
uöt32_t
 
FMC_ECCPageSize
;

200 
uöt32_t
 
FMC_TCLRSëupTime
;

204 
uöt32_t
 
FMC_TARSëupTime
;

208 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_Comm⁄S∑˚TimögSåu˘
;

210 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_AâribuãS∑˚TimögSåu˘
;

211 }
	tFMC_NANDInôTy≥Def
;

219 
uöt32_t
 
FMC_Waô„©uª
;

222 
uöt32_t
 
FMC_TCLRSëupTime
;

226 
uöt32_t
 
FMC_TARSëupTime
;

231 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_Comm⁄S∑˚TimögSåu˘
;

233 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_AâribuãS∑˚TimögSåu˘
;

235 
FMC_NAND_PCCARDTimögInôTy≥Def
* 
FMC_IOS∑˚TimögSåu˘
;

236 }
	tFMC_PCCARDInôTy≥Def
;

244 
uöt32_t
 
FMC_LﬂdToA˘iveDñay
;

248 
uöt32_t
 
FMC_ExôSñfRe‰eshDñay
;

252 
uöt32_t
 
FMC_SñfRe‰eshTime
;

256 
uöt32_t
 
FMC_RowCy˛eDñay
;

261 
uöt32_t
 
FMC_WrôeRecovîyTime
;

264 
uöt32_t
 
FMC_RPDñay
;

268 
uöt32_t
 
FMC_RCDDñay
;

272 }
	tFMC_SDRAMTimögInôTy≥Def
;

281 
uöt32_t
 
FMC_Comm™dMode
;

284 
uöt32_t
 
FMC_Comm™dT¨gë
;

287 
uöt32_t
 
FMC_AutoRe‰eshNumbî
;

291 
uöt32_t
 
FMC_ModeRegi°îDeföôi⁄
;

293 }
	tFMC_SDRAMComm™dTy≥Def
;

301 
uöt32_t
 
FMC_B™k
;

304 
uöt32_t
 
FMC_CﬁumnBôsNumbî
;

307 
uöt32_t
 
FMC_RowBôsNumbî
;

310 
uöt32_t
 
FMC_SDMem‹yD©aWidth
;

313 
uöt32_t
 
FMC_I¡î«lB™kNumbî
;

316 
uöt32_t
 
FMC_CASL©ícy
;

319 
uöt32_t
 
FMC_WrôePrŸe˘i⁄
;

322 
uöt32_t
 
FMC_SDClockPîiod
;

326 
uöt32_t
 
FMC_RódBur°
;

330 
uöt32_t
 
FMC_RódPùeDñay
;

333 
FMC_SDRAMTimögInôTy≥Def
* 
FMC_SDRAMTimögSåu˘
;

335 }
	tFMC_SDRAMInôTy≥Def
;

347 
	#FMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

348 
	#FMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

349 
	#FMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

350 
	#FMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

352 
	#IS_FMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FMC_B™k1_NORSRAM1
Ë|| \

	)

353 ((
BANK
Ë=
FMC_B™k1_NORSRAM2
) || \

354 ((
BANK
Ë=
FMC_B™k1_NORSRAM3
) || \

355 ((
BANK
Ë=
FMC_B™k1_NORSRAM4
))

363 
	#FMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

364 
	#FMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

366 
	#IS_FMC_NAND_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

367 ((
BANK
Ë=
FMC_B™k3_NAND
))

375 
	#FMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

383 
	#FMC_B™k1_SDRAM
 ((
uöt32_t
)0x00000000)

	)

384 
	#FMC_B™k2_SDRAM
 ((
uöt32_t
)0x00000001)

	)

386 
	#IS_FMC_SDRAM_BANK
(
BANK
Ë(((BANKË=
FMC_B™k1_SDRAM
Ë|| \

	)

387 ((
BANK
Ë=
FMC_B™k2_SDRAM
))

402 
	#FMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

403 
	#FMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

405 
	#IS_FMC_MUX
(
MUX
Ë(((MUXË=
FMC_D©aAddªssMux_DißbÀ
Ë|| \

	)

406 ((
MUX
Ë=
FMC_D©aAddªssMux_E«bÀ
))

415 
	#FMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

416 
	#FMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

417 
	#FMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

419 
	#IS_FMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FMC_Mem‹yTy≥_SRAM
Ë|| \

	)

420 ((
MEMORY
Ë=
FMC_Mem‹yTy≥_PSRAM
)|| \

421 ((
MEMORY
Ë=
FMC_Mem‹yTy≥_NOR
))

430 
	#FMC_NORSRAM_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

431 
	#FMC_NORSRAM_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

432 
	#FMC_NORSRAM_Mem‹yD©aWidth_32b
 ((
uöt32_t
)0x00000020)

	)

434 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_NORSRAM_Mem‹yD©aWidth_8b
Ë|| \

	)

435 ((
WIDTH
Ë=
FMC_NORSRAM_Mem‹yD©aWidth_16b
) || \

436 ((
WIDTH
Ë=
FMC_NORSRAM_Mem‹yD©aWidth_32b
))

445 
	#FMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

446 
	#FMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

448 
	#IS_FMC_BURSTMODE
(
STATE
Ë(((STATEË=
FMC_Bur°Ac˚ssMode_DißbÀ
Ë|| \

	)

449 ((
STATE
Ë=
FMC_Bur°Ac˚ssMode_E«bÀ
))

457 
	#FMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

458 
	#FMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

460 
	#IS_FMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FMC_Asynchr⁄ousWaô_DißbÀ
Ë|| \

	)

461 ((
STATE
Ë=
FMC_Asynchr⁄ousWaô_E«bÀ
))

469 
	#FMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

470 
	#FMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

472 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FMC_WaôSig«lPﬁ¨ôy_Low
Ë|| \

	)

473 ((
POLARITY
Ë=
FMC_WaôSig«lPﬁ¨ôy_High
))

481 
	#FMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

482 
	#FMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

484 
	#IS_FMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FMC_WøpMode_DißbÀ
Ë|| \

	)

485 ((
MODE
Ë=
FMC_WøpMode_E«bÀ
))

493 
	#FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

494 
	#FMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

496 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
Ë|| \

	)

497 ((
ACTIVE
Ë=
FMC_WaôSig«lA˘ive_DurögWaôSèã
))

505 
	#FMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

506 
	#FMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

508 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FMC_WrôeO≥øti⁄_DißbÀ
Ë|| \

	)

509 ((
OPERATION
Ë=
FMC_WrôeO≥øti⁄_E«bÀ
))

517 
	#FMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

518 
	#FMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

520 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FMC_WaôSig«l_DißbÀ
Ë|| \

	)

521 ((
SIGNAL
Ë=
FMC_WaôSig«l_E«bÀ
))

529 
	#FMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

530 
	#FMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

532 
	#IS_FMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FMC_ExãndedMode_DißbÀ
Ë|| \

	)

533 ((
MODE
Ë=
FMC_ExãndedMode_E«bÀ
))

542 
	#FMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

543 
	#FMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

545 
	#IS_FMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FMC_WrôeBur°_DißbÀ
Ë|| \

	)

546 ((
BURST
Ë=
FMC_WrôeBur°_E«bÀ
))

555 
	#FMC_CClock_SyncO∆y
 ((
uöt32_t
)0x00000000)

	)

556 
	#FMC_CClock_SyncAsync
 ((
uöt32_t
)0x00100000)

	)

558 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
Ë(((CCLOCKË=
FMC_CClock_SyncO∆y
Ë|| \

	)

559 ((
CCLOCK
Ë=
FMC_CClock_SyncAsync
))

567 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<15)

	)

575 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<15))

	)

583 
	#IS_FMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<255))

	)

591 
	#IS_FMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<15)

	)

599 
	#IS_FMC_CLK_DIV
(
DIV
Ë(((DIVË> 0Ë&& ((DIVË<15))

	)

607 
	#IS_FMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<15)

	)

615 
	#FMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

616 
	#FMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

617 
	#FMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

618 
	#FMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

620 
	#IS_FMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FMC_Ac˚ssMode_A
Ë|| \

	)

621 ((
MODE
Ë=
FMC_Ac˚ssMode_B
) || \

622 ((
MODE
Ë=
FMC_Ac˚ssMode_C
) || \

623 ((
MODE
Ë=
FMC_Ac˚ssMode_D
))

639 
	#FMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

640 
	#FMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

642 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FMC_Waô„©uª_DißbÀ
Ë|| \

	)

643 ((
FEATURE
Ë=
FMC_Waô„©uª_E«bÀ
))

651 
	#FMC_NAND_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

652 
	#FMC_NAND_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

654 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_NAND_Mem‹yD©aWidth_8b
Ë|| \

	)

655 ((
WIDTH
Ë=
FMC_NAND_Mem‹yD©aWidth_16b
))

663 
	#FMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

664 
	#FMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

666 
	#IS_FMC_ECC_STATE
(
STATE
Ë(((STATEË=
FMC_ECC_DißbÀ
Ë|| \

	)

667 ((
STATE
Ë=
FMC_ECC_E«bÀ
))

675 
	#FMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

676 
	#FMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

677 
	#FMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

678 
	#FMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

679 
	#FMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

680 
	#FMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

682 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FMC_ECCPageSize_256Byãs
Ë|| \

	)

683 ((
SIZE
Ë=
FMC_ECCPageSize_512Byãs
) || \

684 ((
SIZE
Ë=
FMC_ECCPageSize_1024Byãs
) || \

685 ((
SIZE
Ë=
FMC_ECCPageSize_2048Byãs
) || \

686 ((
SIZE
Ë=
FMC_ECCPageSize_4096Byãs
) || \

687 ((
SIZE
Ë=
FMC_ECCPageSize_8192Byãs
))

695 
	#IS_FMC_TCLR_TIME
(
TIME
Ë((TIMEË<255)

	)

703 
	#IS_FMC_TAR_TIME
(
TIME
Ë((TIMEË<255)

	)

711 
	#IS_FMC_SETUP_TIME
(
TIME
Ë((TIMEË<255)

	)

719 
	#IS_FMC_WAIT_TIME
(
TIME
Ë((TIMEË<255)

	)

727 
	#IS_FMC_HOLD_TIME
(
TIME
Ë((TIMEË<255)

	)

735 
	#IS_FMC_HIZ_TIME
(
TIME
Ë((TIMEË<255)

	)

752 
	#FMC_CﬁumnBôs_Numbî_8b
 ((
uöt32_t
)0x00000000)

	)

753 
	#FMC_CﬁumnBôs_Numbî_9b
 ((
uöt32_t
)0x00000001)

	)

754 
	#FMC_CﬁumnBôs_Numbî_10b
 ((
uöt32_t
)0x00000002)

	)

755 
	#FMC_CﬁumnBôs_Numbî_11b
 ((
uöt32_t
)0x00000003)

	)

757 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
Ë(((COLUMNË=
FMC_CﬁumnBôs_Numbî_8b
Ë|| \

	)

758 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_9b
) || \

759 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_10b
) || \

760 ((
COLUMN
Ë=
FMC_CﬁumnBôs_Numbî_11b
))

769 
	#FMC_RowBôs_Numbî_11b
 ((
uöt32_t
)0x00000000)

	)

770 
	#FMC_RowBôs_Numbî_12b
 ((
uöt32_t
)0x00000004)

	)

771 
	#FMC_RowBôs_Numbî_13b
 ((
uöt32_t
)0x00000008)

	)

773 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
Ë(((ROWË=
FMC_RowBôs_Numbî_11b
Ë|| \

	)

774 ((
ROW
Ë=
FMC_RowBôs_Numbî_12b
) || \

775 ((
ROW
Ë=
FMC_RowBôs_Numbî_13b
))

784 
	#FMC_SDMem‹y_Width_8b
 ((
uöt32_t
)0x00000000)

	)

785 
	#FMC_SDMem‹y_Width_16b
 ((
uöt32_t
)0x00000010)

	)

786 
	#FMC_SDMem‹y_Width_32b
 ((
uöt32_t
)0x00000020)

	)

788 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FMC_SDMem‹y_Width_8b
Ë|| \

	)

789 ((
WIDTH
Ë=
FMC_SDMem‹y_Width_16b
) || \

790 ((
WIDTH
Ë=
FMC_SDMem‹y_Width_32b
))

799 
	#FMC_I¡î«lB™k_Numbî_2
 ((
uöt32_t
)0x00000000)

	)

800 
	#FMC_I¡î«lB™k_Numbî_4
 ((
uöt32_t
)0x00000040)

	)

802 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
Ë(((NUMBERË=
FMC_I¡î«lB™k_Numbî_2
Ë|| \

	)

803 ((
NUMBER
Ë=
FMC_I¡î«lB™k_Numbî_4
))

813 
	#FMC_CAS_L©ícy_1
 ((
uöt32_t
)0x00000080)

	)

814 
	#FMC_CAS_L©ícy_2
 ((
uöt32_t
)0x00000100)

	)

815 
	#FMC_CAS_L©ícy_3
 ((
uöt32_t
)0x00000180)

	)

817 
	#IS_FMC_CAS_LATENCY
(
LATENCY
Ë(((LATENCYË=
FMC_CAS_L©ícy_1
Ë|| \

	)

818 ((
LATENCY
Ë=
FMC_CAS_L©ícy_2
) || \

819 ((
LATENCY
Ë=
FMC_CAS_L©ícy_3
))

828 
	#FMC_Wrôe_PrŸe˘i⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

829 
	#FMC_Wrôe_PrŸe˘i⁄_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

831 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
Ë(((WRITEË=
FMC_Wrôe_PrŸe˘i⁄_DißbÀ
Ë|| \

	)

832 ((
WRITE
Ë=
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
))

842 
	#FMC_SDClock_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

843 
	#FMC_SDClock_Pîiod_2
 ((
uöt32_t
)0x00000800)

	)

844 
	#FMC_SDClock_Pîiod_3
 ((
uöt32_t
)0x00000C00)

	)

846 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
Ë(((PERIODË=
FMC_SDClock_DißbÀ
Ë|| \

	)

847 ((
PERIOD
Ë=
FMC_SDClock_Pîiod_2
) || \

848 ((
PERIOD
Ë=
FMC_SDClock_Pîiod_3
))

857 
	#FMC_Ród_Bur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

858 
	#FMC_Ród_Bur°_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

860 
	#IS_FMC_READ_BURST
(
RBURST
Ë(((RBURSTË=
FMC_Ród_Bur°_DißbÀ
Ë|| \

	)

861 ((
RBURST
Ë=
FMC_Ród_Bur°_E«bÀ
))

870 
	#FMC_RódPùe_Dñay_0
 ((
uöt32_t
)0x00000000)

	)

871 
	#FMC_RódPùe_Dñay_1
 ((
uöt32_t
)0x00002000)

	)

872 
	#FMC_RódPùe_Dñay_2
 ((
uöt32_t
)0x00004000)

	)

874 
	#IS_FMC_READPIPE_DELAY
(
DELAY
Ë(((DELAYË=
FMC_RódPùe_Dñay_0
Ë|| \

	)

875 ((
DELAY
Ë=
FMC_RódPùe_Dñay_1
) || \

876 ((
DELAY
Ë=
FMC_RódPùe_Dñay_2
))

885 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

893 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

901 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<16))

	)

909 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

917 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<16))

	)

925 
	#IS_FMC_RP_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

933 
	#IS_FMC_RCD_DELAY
(
DELAY
Ë(((DELAYË> 0Ë&& ((DELAYË<16))

	)

942 
	#FMC_Comm™d_Mode_n‹mÆ
 ((
uöt32_t
)0x00000000)

	)

943 
	#FMC_Comm™d_Mode_CLK_E«bÀd
 ((
uöt32_t
)0x00000001)

	)

944 
	#FMC_Comm™d_Mode_PALL
 ((
uöt32_t
)0x00000002)

	)

945 
	#FMC_Comm™d_Mode_AutoRe‰esh
 ((
uöt32_t
)0x00000003)

	)

946 
	#FMC_Comm™d_Mode_LﬂdMode
 ((
uöt32_t
)0x00000004)

	)

947 
	#FMC_Comm™d_Mode_Sñ‰e‰esh
 ((
uöt32_t
)0x00000005)

	)

948 
	#FMC_Comm™d_Mode_PowîDown
 ((
uöt32_t
)0x00000006)

	)

950 
	#IS_FMC_COMMAND_MODE
(
COMMAND
Ë(((COMMANDË=
FMC_Comm™d_Mode_n‹mÆ
Ë|| \

	)

951 ((
COMMAND
Ë=
FMC_Comm™d_Mode_CLK_E«bÀd
) || \

952 ((
COMMAND
Ë=
FMC_Comm™d_Mode_PALL
) || \

953 ((
COMMAND
Ë=
FMC_Comm™d_Mode_AutoRe‰esh
) || \

954 ((
COMMAND
Ë=
FMC_Comm™d_Mode_LﬂdMode
) || \

955 ((
COMMAND
Ë=
FMC_Comm™d_Mode_Sñ‰e‰esh
) || \

956 ((
COMMAND
Ë=
FMC_Comm™d_Mode_PowîDown
))

965 
	#FMC_Comm™d_T¨gë_b™k2
 ((
uöt32_t
)0x00000008)

	)

966 
	#FMC_Comm™d_T¨gë_b™k1
 ((
uöt32_t
)0x00000010)

	)

967 
	#FMC_Comm™d_T¨gë_b™k1_2
 ((
uöt32_t
)0x00000018)

	)

969 
	#IS_FMC_COMMAND_TARGET
(
TARGET
Ë(((TARGETË=
FMC_Comm™d_T¨gë_b™k1
Ë|| \

	)

970 ((
TARGET
Ë=
FMC_Comm™d_T¨gë_b™k2
) || \

971 ((
TARGET
Ë=
FMC_Comm™d_T¨gë_b™k1_2
))

980 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
Ë(((NUMBERË> 0Ë&& ((NUMBERË<16))

	)

989 
	#IS_FMC_MODE_REGISTER
(
CONTENT
Ë((CONTENTË<8191)

	)

999 
	#FMC_N‹mÆMode_Sètus
 ((
uöt32_t
)0x00000000)

	)

1000 
	#FMC_SñfRe‰eshMode_Sètus
 
FMC_SDSR_MODES1_0


	)

1001 
	#FMC_PowîDownMode_Sètus
 
FMC_SDSR_MODES1_1


	)

1003 
	#IS_FMC_MODE_STATUS
(
STATUS
Ë(((STATUSË=
FMC_N‹mÆMode_Sètus
Ë|| \

	)

1004 ((
STATUS
Ë=
FMC_SñfRe‰eshMode_Sètus
) || \

1005 ((
STATUS
Ë=
FMC_PowîDownMode_Sètus
))

1019 
	#FMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

1020 
	#FMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

1021 
	#FMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

1022 
	#FMC_IT_Re‰esh
 ((
uöt32_t
)0x00004000)

	)

1024 
	#IS_FMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFBFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

1025 
	#IS_FMC_GET_IT
(
IT
Ë(((ITË=
FMC_IT_RisögEdge
Ë|| \

	)

1026 ((
IT
Ë=
FMC_IT_Levñ
) || \

1027 ((
IT
Ë=
FMC_IT_FÆlögEdge
) || \

1028 ((
IT
Ë=
FMC_IT_Re‰esh
))

1030 
	#IS_FMC_IT_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

1031 ((
BANK
Ë=
FMC_B™k3_NAND
) || \

1032 ((
BANK
Ë=
FMC_B™k4_PCCARD
) || \

1033 ((
BANK
Ë=
FMC_B™k1_SDRAM
) || \

1034 ((
BANK
Ë=
FMC_B™k2_SDRAM
))

1042 
	#FMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

1043 
	#FMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

1044 
	#FMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

1045 
	#FMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

1046 
	#FMC_FLAG_Re‰esh
 
FMC_SDSR_RE


	)

1047 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1049 
	#IS_FMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FMC_FLAG_RisögEdge
Ë|| \

	)

1050 ((
FLAG
Ë=
FMC_FLAG_Levñ
) || \

1051 ((
FLAG
Ë=
FMC_FLAG_FÆlögEdge
) || \

1052 ((
FLAG
Ë=
FMC_FLAG_FEMPT
) || \

1053 ((
FLAG
Ë=
FMC_FLAG_Re‰esh
) || \

1054 ((
FLAG
Ë=
FMC_SDSR_BUSY
))

1056 
	#IS_FMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FMC_B™k2_NAND
Ë|| \

	)

1057 ((
BANK
Ë=
FMC_B™k3_NAND
) || \

1058 ((
BANK
Ë=
FMC_B™k4_PCCARD
) || \

1059 ((
BANK
Ë=
FMC_B™k1_SDRAM
) || \

1060 ((
BANK
Ë=
FMC_B™k2_SDRAM
) || \

1061 ((
BANK
Ë=(
FMC_B™k1_SDRAM
 | 
FMC_B™k2_SDRAM
)))

1063 
	#IS_FMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

1073 
	#IS_FMC_REFRESH_COUNT
(
COUNT
Ë((COUNTË<8191)

	)

1088 
FMC_NORSRAMDeInô
(
uöt32_t
 
FMC_B™k
);

1089 
FMC_NORSRAMInô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
);

1090 
FMC_NORSRAMSåu˘Inô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
);

1091 
FMC_NORSRAMCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1094 
FMC_NANDDeInô
(
uöt32_t
 
FMC_B™k
);

1095 
FMC_NANDInô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
);

1096 
FMC_NANDSåu˘Inô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
);

1097 
FMC_NANDCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1098 
FMC_NANDECCCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1099 
uöt32_t
 
FMC_GëECC
(uöt32_à
FMC_B™k
);

1102 
FMC_PCCARDDeInô
();

1103 
FMC_PCCARDInô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
);

1104 
FMC_PCCARDSåu˘Inô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
);

1105 
FMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

1108 
FMC_SDRAMDeInô
(
uöt32_t
 
FMC_B™k
);

1109 
FMC_SDRAMInô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
);

1110 
FMC_SDRAMSåu˘Inô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
);

1111 
FMC_SDRAMCmdC⁄fig
(
FMC_SDRAMComm™dTy≥Def
* 
FMC_SDRAMComm™dSåu˘
);

1112 
uöt32_t
 
FMC_GëModeSètus
(uöt32_à
SDRAM_B™k
);

1113 
FMC_SëRe‰eshCou¡
(
uöt32_t
 
FMC_Cou¡
);

1114 
FMC_SëAutoRe‰esh_Numbî
(
uöt32_t
 
FMC_Numbî
);

1115 
FMC_SDRAMWrôePrŸe˘i⁄C⁄fig
(
uöt32_t
 
SDRAM_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1118 
FMC_ITC⁄fig
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1119 
FœgSètus
 
FMC_GëFœgSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
);

1120 
FMC_CÀ¨Fœg
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
);

1121 
ITSètus
 
FMC_GëITSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
);

1122 
FMC_CÀ¨ITPídögBô
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
);

1124 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h

30 #i‚de‡
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
FSMC_AddªssSëupTime
;

60 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

65 
uöt32_t
 
FSMC_D©aSëupTime
;

70 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

75 
uöt32_t
 
FSMC_CLKDivisi⁄
;

79 
uöt32_t
 
FSMC_D©aL©ícy
;

87 
uöt32_t
 
FSMC_Ac˚ssMode
;

89 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

96 
uöt32_t
 
FSMC_B™k
;

99 
uöt32_t
 
FSMC_D©aAddªssMux
;

103 
uöt32_t
 
FSMC_Mem‹yTy≥
;

107 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

110 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

114 
uöt32_t
 
FSMC_Asynchr⁄ousWaô
;

118 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

122 
uöt32_t
 
FSMC_WøpMode
;

126 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

131 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

134 
uöt32_t
 
FSMC_WaôSig«l
;

138 
uöt32_t
 
FSMC_ExãndedMode
;

141 
uöt32_t
 
FSMC_WrôeBur°
;

144 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

146 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

147 }
	tFSMC_NORSRAMInôTy≥Def
;

154 
uöt32_t
 
FSMC_SëupTime
;

160 
uöt32_t
 
FSMC_WaôSëupTime
;

166 
uöt32_t
 
FSMC_HﬁdSëupTime
;

173 
uöt32_t
 
FSMC_HiZSëupTime
;

178 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

185 
uöt32_t
 
FSMC_B™k
;

188 
uöt32_t
 
FSMC_Waô„©uª
;

191 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

194 
uöt32_t
 
FSMC_ECC
;

197 
uöt32_t
 
FSMC_ECCPageSize
;

200 
uöt32_t
 
FSMC_TCLRSëupTime
;

204 
uöt32_t
 
FSMC_TARSëupTime
;

208 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

210 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

211 }
	tFSMC_NANDInôTy≥Def
;

219 
uöt32_t
 
FSMC_Waô„©uª
;

222 
uöt32_t
 
FSMC_TCLRSëupTime
;

226 
uöt32_t
 
FSMC_TARSëupTime
;

231 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

233 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

235 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

236 }
	tFSMC_PCCARDInôTy≥Def
;

247 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

248 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

249 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

250 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

258 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

259 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

267 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
Ë|| \

	)

273 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

274 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

275 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

278 ((
BANK
Ë=
FSMC_B™k3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

281 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

282 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
Ë|| \

	)

285 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

286 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

296 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

297 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
Ë|| \

	)

299 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

308 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

309 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

310 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
Ë|| \

	)

312 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

313 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

322 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

323 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
Ë|| \

	)

325 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

334 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

335 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
Ë|| \

	)

337 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

345 
	#FSMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

346 
	#FSMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FSMC_Asynchr⁄ousWaô_DißbÀ
Ë|| \

	)

348 ((
STATE
Ë=
FSMC_Asynchr⁄ousWaô_E«bÀ
))

356 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

357 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
Ë|| \

	)

359 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

367 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

368 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
Ë|| \

	)

370 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

378 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

379 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
Ë|| \

	)

381 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

389 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

390 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
Ë|| \

	)

392 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

400 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

401 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
Ë|| \

	)

403 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

411 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

412 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
Ë|| \

	)

415 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

424 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

425 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
Ë|| \

	)

427 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

483 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

484 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

485 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

486 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
Ë|| \

	)

488 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

489 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

490 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

506 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

507 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
Ë|| \

	)

509 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

518 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

519 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
Ë|| \

	)

521 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

529 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
Ë|| \

	)

536 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

537 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

538 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

539 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

540 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

596 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

597 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

598 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
Ë|| \

	)

601 ((
IT
Ë=
FSMC_IT_Levñ
) || \

602 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

610 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
Ë|| \

	)

615 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

616 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

617 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

636 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

637 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

638 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

639 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

642 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

643 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

644 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

645 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

646 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

647 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

650 
FSMC_PCCARDDeInô
();

651 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

652 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

653 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

656 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

657 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

658 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

659 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

660 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

662 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h

30 #i‚de‡
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
Ë|| \

	)

51 ((
PERIPH
Ë=
GPIOB
) || \

52 ((
PERIPH
Ë=
GPIOC
) || \

53 ((
PERIPH
Ë=
GPIOD
) || \

54 ((
PERIPH
Ë=
GPIOE
) || \

55 ((
PERIPH
Ë=
GPIOF
) || \

56 ((
PERIPH
Ë=
GPIOG
) || \

57 ((
PERIPH
Ë=
GPIOH
) || \

58 ((
PERIPH
Ë=
GPIOI
) || \

59 ((
PERIPH
Ë=
GPIOJ
) || \

60 ((
PERIPH
Ë=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_Ty≥Def
;

72 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_IN
Ë|| ((MODEË=
GPIO_Mode_OUT
Ë|| \

	)

73 ((
MODE
Ë=
GPIO_Mode_AF
)|| ((MODEË=
GPIO_Mode_AN
))

80 
GPIO_OTy≥_PP
 = 0x00,

81 
GPIO_OTy≥_OD
 = 0x01

82 }
	tGPIOOTy≥_Ty≥Def
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
Ë(((OTYPEË=
GPIO_OTy≥_PP
Ë|| ((OTYPEË=
GPIO_OTy≥_OD
))

	)

91 
GPIO_Low_S≥ed
 = 0x00,

92 
GPIO_Medium_S≥ed
 = 0x01,

93 
GPIO_Fa°_S≥ed
 = 0x02,

94 
GPIO_High_S≥ed
 = 0x03

95 }
	tGPIOS≥ed_Ty≥Def
;

98 
	#GPIO_S≥ed_2MHz
 
GPIO_Low_S≥ed


	)

99 
	#GPIO_S≥ed_25MHz
 
GPIO_Medium_S≥ed


	)

100 
	#GPIO_S≥ed_50MHz
 
GPIO_Fa°_S≥ed


	)

101 
	#GPIO_S≥ed_100MHz
 
GPIO_High_S≥ed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_Low_S≥ed
Ë|| ((SPEEDË=
GPIO_Medium_S≥ed
Ë|| \

	)

104 ((
SPEED
Ë=
GPIO_Fa°_S≥ed
)|| ((SPEEDË=
GPIO_High_S≥ed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_Ty≥Def
;

115 
	#IS_GPIO_PUPD
(
PUPD
Ë(((PUPDË=
GPIO_PuPd_NOPULL
Ë|| ((PUPDË=
GPIO_PuPd_UP
Ë|| \

	)

116 ((
PUPD
Ë=
GPIO_PuPd_DOWN
))

123 
Bô_RESET
 = 0,

124 
Bô_SET


125 }
	tBôA˘i⁄
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

134 
uöt32_t
 
GPIO_Pö
;

137 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

140 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

143 
GPIOOTy≥_Ty≥Def
 
GPIO_OTy≥
;

146 
GPIOPuPd_Ty≥Def
 
GPIO_PuPd
;

148 }
	tGPIO_InôTy≥Def
;

159 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

160 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

161 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

162 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

163 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

164 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

165 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

166 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

167 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

168 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

169 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

170 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

171 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

172 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

173 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

174 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

175 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

177 
	#IS_GPIO_PIN
(
PIN
Ë((((PINË& (
uöt16_t
)0x00Ë=0x00Ë&& ((PINË!(uöt16_t)0x00))

	)

178 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
Ë|| \

	)

179 ((
PIN
Ë=
GPIO_Pö_1
) || \

180 ((
PIN
Ë=
GPIO_Pö_2
) || \

181 ((
PIN
Ë=
GPIO_Pö_3
) || \

182 ((
PIN
Ë=
GPIO_Pö_4
) || \

183 ((
PIN
Ë=
GPIO_Pö_5
) || \

184 ((
PIN
Ë=
GPIO_Pö_6
) || \

185 ((
PIN
Ë=
GPIO_Pö_7
) || \

186 ((
PIN
Ë=
GPIO_Pö_8
) || \

187 ((
PIN
Ë=
GPIO_Pö_9
) || \

188 ((
PIN
Ë=
GPIO_Pö_10
) || \

189 ((
PIN
Ë=
GPIO_Pö_11
) || \

190 ((
PIN
Ë=
GPIO_Pö_12
) || \

191 ((
PIN
Ë=
GPIO_Pö_13
) || \

192 ((
PIN
Ë=
GPIO_Pö_14
) || \

193 ((
PIN
Ë=
GPIO_Pö_15
))

202 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

203 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

204 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

205 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

206 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

207 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

208 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

209 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

210 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

211 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

212 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

213 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

214 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

215 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

216 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

217 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

219 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
Ë|| \

	)

220 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

221 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

222 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

223 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

224 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

225 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

226 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

227 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

228 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

229 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

230 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

231 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

232 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

233 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

234 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

245 
	#GPIO_AF_RTC_50Hz
 ((
uöt8_t
)0x00Ë

	)

246 
	#GPIO_AF_MCO
 ((
uöt8_t
)0x00Ë

	)

247 
	#GPIO_AF_TAMPER
 ((
uöt8_t
)0x00Ë

	)

248 
	#GPIO_AF_SWJ
 ((
uöt8_t
)0x00Ë

	)

249 
	#GPIO_AF_TRACE
 ((
uöt8_t
)0x00Ë

	)

254 
	#GPIO_AF_TIM1
 ((
uöt8_t
)0x01Ë

	)

255 
	#GPIO_AF_TIM2
 ((
uöt8_t
)0x01Ë

	)

260 
	#GPIO_AF_TIM3
 ((
uöt8_t
)0x02Ë

	)

261 
	#GPIO_AF_TIM4
 ((
uöt8_t
)0x02Ë

	)

262 
	#GPIO_AF_TIM5
 ((
uöt8_t
)0x02Ë

	)

267 
	#GPIO_AF_TIM8
 ((
uöt8_t
)0x03Ë

	)

268 
	#GPIO_AF_TIM9
 ((
uöt8_t
)0x03Ë

	)

269 
	#GPIO_AF_TIM10
 ((
uöt8_t
)0x03Ë

	)

270 
	#GPIO_AF_TIM11
 ((
uöt8_t
)0x03Ë

	)

275 
	#GPIO_AF_I2C1
 ((
uöt8_t
)0x04Ë

	)

276 
	#GPIO_AF_I2C2
 ((
uöt8_t
)0x04Ë

	)

277 
	#GPIO_AF_I2C3
 ((
uöt8_t
)0x04Ë

	)

282 
	#GPIO_AF_SPI1
 ((
uöt8_t
)0x05Ë

	)

283 
	#GPIO_AF_SPI2
 ((
uöt8_t
)0x05Ë

	)

284 
	#GPIO_AF_SPI4
 ((
uöt8_t
)0x05Ë

	)

285 
	#GPIO_AF_SPI5
 ((
uöt8_t
)0x05Ë

	)

286 
	#GPIO_AF_SPI6
 ((
uöt8_t
)0x05Ë

	)

291 
	#GPIO_AF_SPI3
 ((
uöt8_t
)0x06Ë

	)

293 
	#GPIO_AF_SAI1
 ((
uöt8_t
)0x06Ë

	)

298 
	#GPIO_AF_USART1
 ((
uöt8_t
)0x07Ë

	)

299 
	#GPIO_AF_USART2
 ((
uöt8_t
)0x07Ë

	)

300 
	#GPIO_AF_USART3
 ((
uöt8_t
)0x07Ë

	)

301 
	#GPIO_AF_I2S3ext
 ((
uöt8_t
)0x07Ë

	)

306 
	#GPIO_AF_UART4
 ((
uöt8_t
)0x08Ë

	)

307 
	#GPIO_AF_UART5
 ((
uöt8_t
)0x08Ë

	)

308 
	#GPIO_AF_USART6
 ((
uöt8_t
)0x08Ë

	)

309 
	#GPIO_AF_UART7
 ((
uöt8_t
)0x08Ë

	)

310 
	#GPIO_AF_UART8
 ((
uöt8_t
)0x08Ë

	)

315 
	#GPIO_AF_CAN1
 ((
uöt8_t
)0x09Ë

	)

316 
	#GPIO_AF_CAN2
 ((
uöt8_t
)0x09Ë

	)

317 
	#GPIO_AF_TIM12
 ((
uöt8_t
)0x09Ë

	)

318 
	#GPIO_AF_TIM13
 ((
uöt8_t
)0x09Ë

	)

319 
	#GPIO_AF_TIM14
 ((
uöt8_t
)0x09Ë

	)

321 
	#GPIO_AF9_I2C2
 ((
uöt8_t
)0x09Ë

	)

322 
	#GPIO_AF9_I2C3
 ((
uöt8_t
)0x09Ë

	)

327 
	#GPIO_AF_OTG_FS
 ((
uöt8_t
)0xAË

	)

328 
	#GPIO_AF_OTG_HS
 ((
uöt8_t
)0xAË

	)

333 
	#GPIO_AF_ETH
 ((
uöt8_t
)0x0BË

	)

338 #i‡
deföed
 (
STM32F40_41xxx
)

339 
	#GPIO_AF_FSMC
 ((
uöt8_t
)0xCË

	)

342 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

343 
	#GPIO_AF_FMC
 ((
uöt8_t
)0xCË

	)

346 
	#GPIO_AF_OTG_HS_FS
 ((
uöt8_t
)0xCË

	)

347 
	#GPIO_AF_SDIO
 ((
uöt8_t
)0xCË

	)

352 
	#GPIO_AF_DCMI
 ((
uöt8_t
)0x0DË

	)

358 
	#GPIO_AF_LTDC
 ((
uöt8_t
)0x0EË

	)

363 
	#GPIO_AF_EVENTOUT
 ((
uöt8_t
)0x0FË

	)

365 #i‡
deföed
 (
STM32F40_41xxx
)

366 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

367 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

368 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

369 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

370 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

371 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

372 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

373 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

374 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

375 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

376 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

377 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

378 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

379 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

380 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

381 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

382 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

383 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_FSMC
))

386 #i‡
deföed
 (
STM32F401xx
)

387 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

388 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

389 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

390 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

391 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

392 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

393 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

394 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

395 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

396 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

397 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

398 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_USART6
) || \

399 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

400 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
))

403 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

404 
	#IS_GPIO_AF
(
AF
Ë(((AFË=
GPIO_AF_RTC_50Hz
Ë|| ((AFË=
GPIO_AF_TIM14
Ë|| \

	)

405 ((
AF
Ë=
GPIO_AF_MCO
Ë|| ((AFË=
GPIO_AF_TAMPER
) || \

406 ((
AF
Ë=
GPIO_AF_SWJ
Ë|| ((AFË=
GPIO_AF_TRACE
) || \

407 ((
AF
Ë=
GPIO_AF_TIM1
Ë|| ((AFË=
GPIO_AF_TIM2
) || \

408 ((
AF
Ë=
GPIO_AF_TIM3
Ë|| ((AFË=
GPIO_AF_TIM4
) || \

409 ((
AF
Ë=
GPIO_AF_TIM5
Ë|| ((AFË=
GPIO_AF_TIM8
) || \

410 ((
AF
Ë=
GPIO_AF_I2C1
Ë|| ((AFË=
GPIO_AF_I2C2
) || \

411 ((
AF
Ë=
GPIO_AF_I2C3
Ë|| ((AFË=
GPIO_AF_SPI1
) || \

412 ((
AF
Ë=
GPIO_AF_SPI2
Ë|| ((AFË=
GPIO_AF_TIM13
) || \

413 ((
AF
Ë=
GPIO_AF_SPI3
Ë|| ((AFË=
GPIO_AF_TIM14
) || \

414 ((
AF
Ë=
GPIO_AF_USART1
Ë|| ((AFË=
GPIO_AF_USART2
) || \

415 ((
AF
Ë=
GPIO_AF_USART3
Ë|| ((AFË=
GPIO_AF_UART4
) || \

416 ((
AF
Ë=
GPIO_AF_UART5
Ë|| ((AFË=
GPIO_AF_USART6
) || \

417 ((
AF
Ë=
GPIO_AF_CAN1
Ë|| ((AFË=
GPIO_AF_CAN2
) || \

418 ((
AF
Ë=
GPIO_AF_OTG_FS
Ë|| ((AFË=
GPIO_AF_OTG_HS
) || \

419 ((
AF
Ë=
GPIO_AF_ETH
Ë|| ((AFË=
GPIO_AF_OTG_HS_FS
) || \

420 ((
AF
Ë=
GPIO_AF_SDIO
Ë|| ((AFË=
GPIO_AF_DCMI
) || \

421 ((
AF
Ë=
GPIO_AF_EVENTOUT
Ë|| ((AFË=
GPIO_AF_SPI4
) || \

422 ((
AF
Ë=
GPIO_AF_SPI5
Ë|| ((AFË=
GPIO_AF_SPI6
) || \

423 ((
AF
Ë=
GPIO_AF_UART7
Ë|| ((AFË=
GPIO_AF_UART8
) || \

424 ((
AF
Ë=
GPIO_AF_FMC
Ë|| ((AFË=
GPIO_AF_SAI1
) || \

425 ((
AF
Ë=
GPIO_AF_LTDC
))

436 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

438 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

439 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

440 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

454 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

457 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

458 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

459 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

462 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

463 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

464 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

465 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

466 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

467 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

468 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

469 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

470 
GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

473 
GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
);

475 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h

30 #i‚de‡
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
HASH_AlgoSñe˘i⁄
;

57 
uöt32_t
 
HASH_AlgoMode
;

59 
uöt32_t
 
HASH_D©aTy≥
;

62 
uöt32_t
 
HASH_HMACKeyTy≥
;

64 }
	tHASH_InôTy≥Def
;

71 
uöt32_t
 
D©a
[8];

75 } 
	tHASH_MsgDige°
;

82 
uöt32_t
 
HASH_IMR
;

83 
uöt32_t
 
HASH_STR
;

84 
uöt32_t
 
HASH_CR
;

85 
uöt32_t
 
HASH_CSR
[54];

86 }
	tHASH_C⁄ãxt
;

97 
	#HASH_AlgoSñe˘i⁄_SHA1
 ((
uöt32_t
)0x0000Ë

	)

98 
	#HASH_AlgoSñe˘i⁄_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSñe˘i⁄_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSñe˘i⁄_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
Ë(((ALGOSELECTIONË=
HASH_AlgoSñe˘i⁄_SHA1
Ë|| \

	)

103 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA224
) || \

104 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_SHA256
) || \

105 ((
ALGOSELECTION
Ë=
HASH_AlgoSñe˘i⁄_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
uöt32_t
)0x00000000Ë

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
Ë(((ALGOMODEË=
HASH_AlgoMode_HASH
Ë|| \

	)

117 ((
ALGOMODE
Ë=
HASH_AlgoMode_HMAC
))

125 
	#HASH_D©aTy≥_32b
 ((
uöt32_t
)0x0000Ë

	)

126 
	#HASH_D©aTy≥_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_D©aTy≥_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_D©aTy≥_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
Ë(((DATATYPEË=
HASH_D©aTy≥_32b
)|| \

	)

131 ((
DATATYPE
Ë=
HASH_D©aTy≥_16b
)|| \

132 ((
DATATYPE
Ë=
HASH_D©aTy≥_8b
) || \

133 ((
DATATYPE
Ë=
HASH_D©aTy≥_1b
))

141 
	#HASH_HMACKeyTy≥_Sh‹tKey
 ((
uöt32_t
)0x00000000Ë

	)

142 
	#HASH_HMACKeyTy≥_L⁄gKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
Ë(((KEYTYPEË=
HASH_HMACKeyTy≥_Sh‹tKey
Ë|| \

	)

145 ((
KEYTYPE
Ë=
HASH_HMACKeyTy≥_L⁄gKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
Ë((VALIDBITSË<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFFCË=0x00000000Ë&& ((ITË!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
Ë(((ITË=
HASH_IT_DINI
Ë|| ((ITË=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
HASH_FLAG_DINIS
Ë|| \

	)

182 ((
FLAG
Ë=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
Ë=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
Ë=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
Ë=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAGË=
HASH_FLAG_DINIS
Ë|| \

	)

188 ((
FLAG
Ë=
HASH_FLAG_DCIS
))

202 
HASH_DeInô
();

205 
HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

206 
HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
);

207 
HASH_Re£t
();

210 
HASH_D©aIn
(
uöt32_t
 
D©a
);

211 
uöt8_t
 
HASH_GëInFIFOW‹dsNbr
();

212 
HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
);

213 
HASH_SèπDige°
();

214 
HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
);

215 
HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
);

218 
HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
);

219 
HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
);

222 
HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

225 
HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

226 
FœgSètus
 
HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
);

227 
HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
);

228 
ITSètus
 
HASH_GëITSètus
(
uöt32_t
 
HASH_IT
);

229 
HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
);

232 
Eº‹Sètus
 
HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20]);

233 
Eº‹Sètus
 
HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

234 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

235 
uöt8_t
 
Ouçut
[20]);

238 
Eº‹Sètus
 
HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16]);

239 
Eº‹Sètus
 
HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
,

240 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
,

241 
uöt8_t
 
Ouçut
[16]);

243 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h

30 #i‚de‡
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
I2C_ClockS≥ed
;

59 
uöt16_t
 
I2C_Mode
;

62 
uöt16_t
 
I2C_DutyCy˛e
;

65 
uöt16_t
 
I2C_OwnAddªss1
;

68 
uöt16_t
 
I2C_Ack
;

71 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

73 }
	tI2C_InôTy≥Def
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
Ë|| \

	)

83 ((
PERIPH
Ë=
I2C2
) || \

84 ((
PERIPH
Ë=
I2C3
))

90 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
Ë((FILTERË<0x0000000F)

	)

100 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

101 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

102 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

103 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
Ë|| \

	)

104 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

105 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

114 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

115 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

116 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
Ë|| \

	)

117 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

126 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

127 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

128 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
Ë|| \

	)

129 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

138 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

139 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

140 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
Ë|| \

	)

141 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

150 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

151 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

152 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
Ë|| \

	)

153 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

162 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

163 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

164 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

165 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

166 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

167 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

168 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

169 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

170 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

171 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
Ë|| \

	)

172 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

173 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

174 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

175 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

176 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

177 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

178 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

179 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

188 
	#I2C_NACKPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

189 
	#I2C_NACKPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

190 
	#IS_I2C_NACK_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_NACKPosôi⁄_Next
Ë|| \

	)

191 ((
POSITION
Ë=
I2C_NACKPosôi⁄_Cuºít
))

200 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

201 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

202 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
Ë|| \

	)

203 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

212 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

213 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

214 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
Ë|| \

	)

215 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

224 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

225 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

226 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

227 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

236 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

237 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

238 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

239 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

240 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

241 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

242 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

243 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

244 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

245 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

246 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

247 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

248 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

249 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

251 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

253 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
Ë|| \

	)

254 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

255 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

256 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

257 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

258 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

259 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

272 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

273 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

274 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

275 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

276 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

277 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

278 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

284 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

285 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

286 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

287 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

288 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

289 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

290 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

291 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

292 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

293 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

294 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

295 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

296 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

297 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

299 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

301 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
Ë|| \

	)

302 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

303 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

304 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

305 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

306 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

307 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

308 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

309 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

310 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

311 ((
FLAG
Ë=
I2C_FLAG_SB
))

335 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

363 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

364 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

366 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

399 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

405 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

442 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

443 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

446 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

447 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

450 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

481 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

483 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

487 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

488 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00060080Ë

	)

490 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

498 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
Ë|| \

	)

499 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

500 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

501 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

502 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

503 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

504 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

505 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

506 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

507 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

508 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

509 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

510 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

511 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

512 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

513 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

514 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

515 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

516 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

517 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

526 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

535 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

548 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

551 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

552 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

553 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

554 
I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
);

555 
I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

556 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

557 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

558 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

559 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

560 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

561 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

562 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

563 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

564 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

565 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

566 
I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
);

567 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

568 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

571 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

572 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

575 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

576 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

577 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

578 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

581 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

582 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

585 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

586 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

678 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

684 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

690 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

693 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

694 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

695 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

697 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h

30 #i‚de‡
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

59 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
Ë|| \

	)

61 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

69 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

70 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

71 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

72 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

73 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

74 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

75 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
Ë|| \

	)

77 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

78 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

79 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

80 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

81 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

82 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

90 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

106 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

107 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

108 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

109 
IWDG_RñﬂdCou¡î
();

112 
IWDG_E«bÀ
();

115 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

117 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h

24 #i‚de‡
__STM32F4xx_LTDC_H


25 
	#__STM32F4xx_LTDC_H


	)

27 #ifde‡
__˝lu•lus


32 
	~"°m32f4xx.h
"

50 
uöt32_t
 
LTDC_HSPﬁ¨ôy
;

53 
uöt32_t
 
LTDC_VSPﬁ¨ôy
;

56 
uöt32_t
 
LTDC_DEPﬁ¨ôy
;

59 
uöt32_t
 
LTDC_PCPﬁ¨ôy
;

62 
uöt32_t
 
LTDC_H‹iz⁄èlSync
;

65 
uöt32_t
 
LTDC_VîtiˇlSync
;

68 
uöt32_t
 
LTDC_AccumuœãdHBP
;

71 
uöt32_t
 
LTDC_AccumuœãdVBP
;

74 
uöt32_t
 
LTDC_AccumuœãdA˘iveW
;

77 
uöt32_t
 
LTDC_AccumuœãdA˘iveH
;

80 
uöt32_t
 
LTDC_TŸÆWidth
;

83 
uöt32_t
 
LTDC_TŸÆHeigh
;

86 
uöt32_t
 
LTDC_BackgroundRedVÆue
;

89 
uöt32_t
 
LTDC_BackgroundGªíVÆue
;

92 
uöt32_t
 
LTDC_BackgroundBlueVÆue
;

94 } 
	tLTDC_InôTy≥Def
;

102 
uöt32_t
 
LTDC_H‹iz⁄èlSèπ
;

105 
uöt32_t
 
LTDC_H‹iz⁄èlSt›
;

108 
uöt32_t
 
LTDC_VîtiˇlSèπ
;

111 
uöt32_t
 
LTDC_VîtiˇlSt›
;

114 
uöt32_t
 
LTDC_PixñF‹m©
;

117 
uöt32_t
 
LTDC_C⁄°™tAÕha
;

120 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Blue
;

123 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Gªí
;

126 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹Red
;

129 
uöt32_t
 
LTDC_DeÁu…Cﬁ‹AÕha
;

132 
uöt32_t
 
LTDC_BÀndögFa˘‹_1
;

135 
uöt32_t
 
LTDC_BÀndögFa˘‹_2
;

138 
uöt32_t
 
LTDC_CFBSèπAdªss
;

140 
uöt32_t
 
LTDC_CFBLöeLígth
;

143 
uöt32_t
 
LTDC_CFBPôch
;

146 
uöt32_t
 
LTDC_CFBLöeNumbî
;

148 } 
	tLTDC_Layî_InôTy≥Def
;

156 
uöt32_t
 
LTDC_POSX
;

157 
uöt32_t
 
LTDC_POSY
;

158 } 
	tLTDC_PosTy≥Def
;

162 
uöt32_t
 
LTDC_BlueWidth
;

163 
uöt32_t
 
LTDC_GªíWidth
;

164 
uöt32_t
 
LTDC_RedWidth
;

165 } 
	tLTDC_RGBTy≥Def
;

169 
uöt32_t
 
LTDC_Cﬁ‹KeyBlue
;

172 
uöt32_t
 
LTDC_Cﬁ‹KeyGªí
;

175 
uöt32_t
 
LTDC_Cﬁ‹KeyRed
;

177 } 
	tLTDC_Cﬁ‹Keyög_InôTy≥Def
;

181 
uöt32_t
 
LTDC_CLUTAdªss
;

184 
uöt32_t
 
LTDC_BlueVÆue
;

187 
uöt32_t
 
LTDC_GªíVÆue
;

190 
uöt32_t
 
LTDC_RedVÆue
;

192 } 
	tLTDC_CLUT_InôTy≥Def
;

204 
	#LTDC_H‹iz⁄èlSYNC
 ((
uöt32_t
)0x00000FFF)

	)

205 
	#LTDC_VîtiˇlSYNC
 ((
uöt32_t
)0x000007FF)

	)

207 
	#IS_LTDC_HSYNC
(
HSYNC
Ë((HSYNCË<
LTDC_H‹iz⁄èlSYNC
)

	)

208 
	#IS_LTDC_VSYNC
(
VSYNC
Ë((VSYNCË<
LTDC_VîtiˇlSYNC
)

	)

209 
	#IS_LTDC_AHBP
(
AHBP
Ë((AHBPË<
LTDC_H‹iz⁄èlSYNC
)

	)

210 
	#IS_LTDC_AVBP
(
AVBP
Ë((AVBPË<
LTDC_VîtiˇlSYNC
)

	)

211 
	#IS_LTDC_AAW
(
AAW
Ë((AAWË<
LTDC_H‹iz⁄èlSYNC
)

	)

212 
	#IS_LTDC_AAH
(
AAH
Ë((AAHË<
LTDC_VîtiˇlSYNC
)

	)

213 
	#IS_LTDC_TOTALW
(
TOTALW
Ë((TOTALWË<
LTDC_H‹iz⁄èlSYNC
)

	)

214 
	#IS_LTDC_TOTALH
(
TOTALH
Ë((TOTALHË<
LTDC_VîtiˇlSYNC
)

	)

223 
	#LTDC_HSPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

224 
	#LTDC_HSPﬁ¨ôy_AH
 
LTDC_GCR_HSPOL


	)

226 
	#IS_LTDC_HSPOL
(
HSPOL
Ë(((HSPOLË=
LTDC_HSPﬁ¨ôy_AL
Ë|| \

	)

227 ((
HSPOL
Ë=
LTDC_HSPﬁ¨ôy_AH
))

236 
	#LTDC_VSPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

237 
	#LTDC_VSPﬁ¨ôy_AH
 
LTDC_GCR_VSPOL


	)

239 
	#IS_LTDC_VSPOL
(
VSPOL
Ë(((VSPOLË=
LTDC_VSPﬁ¨ôy_AL
Ë|| \

	)

240 ((
VSPOL
Ë=
LTDC_VSPﬁ¨ôy_AH
))

249 
	#LTDC_DEPﬁ¨ôy_AL
 ((
uöt32_t
)0x00000000Ë

	)

250 
	#LTDC_DEPﬁ¨ôy_AH
 
LTDC_GCR_DEPOL


	)

252 
	#IS_LTDC_DEPOL
(
DEPOL
Ë(((DEPOLË=
LTDC_VSPﬁ¨ôy_AL
Ë|| \

	)

253 ((
DEPOL
Ë=
LTDC_DEPﬁ¨ôy_AH
))

262 
	#LTDC_PCPﬁ¨ôy_IPC
 ((
uöt32_t
)0x00000000Ë

	)

263 
	#LTDC_PCPﬁ¨ôy_IIPC
 
LTDC_GCR_PCPOL


	)

265 
	#IS_LTDC_PCPOL
(
PCPOL
Ë(((PCPOLË=
LTDC_PCPﬁ¨ôy_IPC
Ë|| \

	)

266 ((
PCPOL
Ë=
LTDC_PCPﬁ¨ôy_IIPC
))

275 
	#LTDC_IMRñﬂd
 
LTDC_SRCR_IMR


	)

276 
	#LTDC_VBRñﬂd
 
LTDC_SRCR_VBR


	)

278 
	#IS_LTDC_RELOAD
(
RELOAD
Ë(((RELOADË=
LTDC_IMRñﬂd
Ë|| \

	)

279 ((
RELOAD
Ë=
LTDC_VBRñﬂd
))

289 
	#LTDC_Back_Cﬁ‹
 ((
uöt32_t
)0x000000FF)

	)

291 
	#IS_LTDC_BackBlueVÆue
(
BBLUE
Ë((BBLUEË<
LTDC_Back_Cﬁ‹
)

	)

292 
	#IS_LTDC_BackGªíVÆue
(
BGREEN
Ë((BGREENË<
LTDC_Back_Cﬁ‹
)

	)

293 
	#IS_LTDC_BackRedVÆue
(
BRED
Ë((BREDË<
LTDC_Back_Cﬁ‹
)

	)

303 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

304 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

306 
	#IS_LTDC_GET_POS
(
POS
Ë(((POSË<
LTDC_POS_CY
))

	)

317 
	#IS_LTDC_LIPOS
(
LIPOS
Ë((LIPOSË<0x7FF)

	)

327 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

328 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

329 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

330 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

333 
	#IS_LTDC_GET_CD
(
CD
Ë(((CDË=
LTDC_CD_VDES
Ë|| ((CDË=
LTDC_CD_HDES
Ë|| \

	)

334 ((
CD
Ë=
LTDC_CD_VSYNC
Ë|| ((CDË=
LTDC_CD_HSYNC
))

345 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

346 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

347 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

348 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

350 
	#IS_LTDC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFF0Ë=0x00Ë&& ((ITË!0x00))

	)

360 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

361 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

362 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

363 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

366 
	#IS_LTDC_FLAG
(
FLAG
Ë(((FLAGË=
LTDC_FLAG_LI
Ë|| ((FLAGË=
LTDC_FLAG_FU
Ë|| \

	)

367 ((
FLAG
Ë=
LTDC_FLAG_TERR
Ë|| ((FLAGË=
LTDC_FLAG_RR
))

376 
	#LTDC_Pixñf‹m©_ARGB8888
 ((
uöt32_t
)0x00000000)

	)

377 
	#LTDC_Pixñf‹m©_RGB888
 ((
uöt32_t
)0x00000001)

	)

378 
	#LTDC_Pixñf‹m©_RGB565
 ((
uöt32_t
)0x00000002)

	)

379 
	#LTDC_Pixñf‹m©_ARGB1555
 ((
uöt32_t
)0x00000003)

	)

380 
	#LTDC_Pixñf‹m©_ARGB4444
 ((
uöt32_t
)0x00000004)

	)

381 
	#LTDC_Pixñf‹m©_L8
 ((
uöt32_t
)0x00000005)

	)

382 
	#LTDC_Pixñf‹m©_AL44
 ((
uöt32_t
)0x00000006)

	)

383 
	#LTDC_Pixñf‹m©_AL88
 ((
uöt32_t
)0x00000007)

	)

385 
	#IS_LTDC_Pixñf‹m©
(
Pixñf‹m©
Ë(((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_ARGB8888
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_RGB888
Ë|| \

	)

386 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_RGB565
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_ARGB1555
) || \

387 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_ARGB4444
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_L8
) || \

388 ((
Pixñf‹m©
Ë=
LTDC_Pixñf‹m©_AL44
Ë|| ((Pixñf‹m©Ë=
LTDC_Pixñf‹m©_AL88
))

398 
	#LTDC_BÀndögFa˘‹1_CA
 ((
uöt32_t
)0x00000400)

	)

399 
	#LTDC_BÀndögFa˘‹1_PAxCA
 ((
uöt32_t
)0x00000600)

	)

401 
	#IS_LTDC_BÀndögFa˘‹1
(
BÀndögFa˘‹1
Ë(((BÀndögFa˘‹1Ë=
LTDC_BÀndögFa˘‹1_CA
Ë|| ((BÀndögFa˘‹1Ë=
LTDC_BÀndögFa˘‹1_PAxCA
))

	)

411 
	#LTDC_BÀndögFa˘‹2_CA
 ((
uöt32_t
)0x00000005)

	)

412 
	#LTDC_BÀndögFa˘‹2_PAxCA
 ((
uöt32_t
)0x00000007)

	)

414 
	#IS_LTDC_BÀndögFa˘‹2
(
BÀndögFa˘‹2
Ë(((BÀndögFa˘‹2Ë=
LTDC_BÀndögFa˘‹2_CA
Ë|| ((BÀndögFa˘‹2Ë=
LTDC_BÀndögFa˘‹2_PAxCA
))

	)

426 
	#LTDC_STOPPosôi⁄
 ((
uöt32_t
)0x0000FFFF)

	)

427 
	#LTDC_STARTPosôi⁄
 ((
uöt32_t
)0x00000FFF)

	)

429 
	#LTDC_DeÁu…Cﬁ‹C⁄fig
 ((
uöt32_t
)0x000000FF)

	)

430 
	#LTDC_Cﬁ‹FømeBuf„r
 ((
uöt32_t
)0x00001FFF)

	)

431 
	#LTDC_LöeNumbî
 ((
uöt32_t
)0x000007FF)

	)

433 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
Ë((HCONFIGSTË<
LTDC_STARTPosôi⁄
)

	)

434 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
Ë((HCONFIGSPË<
LTDC_STOPPosôi⁄
)

	)

435 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
Ë((VCONFIGSTË<
LTDC_STARTPosôi⁄
)

	)

436 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
Ë((VCONFIGSPË<
LTDC_STOPPosôi⁄
)

	)

438 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
Ë((DEFAULTCOLORË<
LTDC_DeÁu…Cﬁ‹C⁄fig
)

	)

440 
	#IS_LTDC_CFBP
(
CFBP
Ë((CFBPË<
LTDC_Cﬁ‹FømeBuf„r
)

	)

441 
	#IS_LTDC_CFBLL
(
CFBLL
Ë((CFBLLË<
LTDC_Cﬁ‹FømeBuf„r
)

	)

443 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
Ë((CFBLNBRË<
LTDC_LöeNumbî
)

	)

455 
	#LTDC_cﬁ‹keyögC⁄fig
 ((
uöt32_t
)0x000000FF)

	)

457 
	#IS_LTDC_CKEYING
(
CKEYING
Ë((CKEYINGË<
LTDC_cﬁ‹keyögC⁄fig
)

	)

468 
	#LTDC_CLUTWR
 ((
uöt32_t
)0x000000FF)

	)

470 
	#IS_LTDC_CLUTWR
(
CLUTWR
Ë((CLUTWRË<
LTDC_CLUTWR
)

	)

476 
LTDC_DeInô
();

479 
LTDC_Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
);

480 
LTDC_Såu˘Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
);

481 
LTDC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

482 
LTDC_DôhîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
LTDC_RGBTy≥Def
 
LTDC_GëRGBWidth
();

484 
LTDC_RGBSåu˘Inô
(
LTDC_RGBTy≥Def
* 
LTDC_RGB_InôSåu˘
);

485 
LTDC_LIPC⁄fig
(
uöt32_t
 
LTDC_LIPosôi⁄C⁄fig
);

486 
LTDC_RñﬂdC⁄fig
(
uöt32_t
 
LTDC_Rñﬂd
);

487 
LTDC_LayîInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Layî_InôTy≥Def
* 
LTDC_Layî_InôSåu˘
);

488 
LTDC_LayîSåu˘Inô
(
LTDC_Layî_InôTy≥Def
 * 
LTDC_Layî_InôSåu˘
);

489 
LTDC_LayîCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

490 
LTDC_PosTy≥Def
 
LTDC_GëPosSètus
();

491 
LTDC_PosSåu˘Inô
(
LTDC_PosTy≥Def
* 
LTDC_Pos_InôSåu˘
);

492 
FœgSètus
 
LTDC_GëCDSètus
(
uöt32_t
 
LTDC_CD
);

493 
LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

494 
LTDC_Cﬁ‹KeyögSåu˘Inô
(
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
);

495 
LTDC_CLUTCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

496 
LTDC_CLUTInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
);

497 
LTDC_CLUTSåu˘Inô
(
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
);

498 
LTDC_LayîPosôi⁄
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt16_t
 
Off£tX
, uöt16_à
Off£tY
);

499 
LTDC_LayîAÕha
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt8_t
 
C⁄°™tAÕha
);

500 
LTDC_LayîAddªss
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Addªss
);

501 
LTDC_LayîSize
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Width
, uöt32_à
Height
);

502 
LTDC_LayîPixñF‹m©
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
PixñF‹m©
);

505 
LTDC_ITC⁄fig
(
uöt32_t
 
LTDC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

506 
FœgSètus
 
LTDC_GëFœgSètus
(
uöt32_t
 
LTDC_FLAG
);

507 
LTDC_CÀ¨Fœg
(
uöt32_t
 
LTDC_FLAG
);

508 
ITSètus
 
LTDC_GëITSètus
(
uöt32_t
 
LTDC_IT
);

509 
LTDC_CÀ¨ITPídögBô
(
uöt32_t
 
LTDC_IT
);

511 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h

30 #i‚de‡
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#PWR_PVDLevñ_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLevñ_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLevñ_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLevñ_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLevñ_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLevñ_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLevñ_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLevñ_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_0
Ë|| ((LEVELË=
PWR_PVDLevñ_1
)|| \

	)

68 ((
LEVEL
Ë=
PWR_PVDLevñ_2
Ë|| ((LEVELË=
PWR_PVDLevñ_3
)|| \

69 ((
LEVEL
Ë=
PWR_PVDLevñ_4
Ë|| ((LEVELË=
PWR_PVDLevñ_5
)|| \

70 ((
LEVEL
Ë=
PWR_PVDLevñ_6
Ë|| ((LEVELË=
PWR_PVDLevñ_7
))

79 
	#PWR_MaöReguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

80 
	#PWR_LowPowîReguœt‹_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Reguœt‹_ON
 
PWR_MaöReguœt‹_ON


	)

84 
	#PWR_Reguœt‹_LowPowî
 
PWR_LowPowîReguœt‹_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_ON
Ë|| \

	)

87 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_ON
))

96 
	#PWR_MaöReguœt‹_UndîDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowîReguœt‹_UndîDrive_ON
 ((
uöt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
Ë(((REGULATORË=
PWR_MaöReguœt‹_UndîDrive_ON
Ë|| \

	)

100 ((
REGULATOR
Ë=
PWR_LowPowîReguœt‹_UndîDrive_ON
))

109 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

110 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

111 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

119 
	#PWR_Reguœt‹_Vﬁège_SˇÀ1
 ((
uöt32_t
)0x0000C000)

	)

120 
	#PWR_Reguœt‹_Vﬁège_SˇÀ2
 ((
uöt32_t
)0x00008000)

	)

121 
	#PWR_Reguœt‹_Vﬁège_SˇÀ3
 ((
uöt32_t
)0x00004000)

	)

122 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
Ë(((VOLTAGEË=
PWR_Reguœt‹_Vﬁège_SˇÀ1
Ë|| \

	)

123 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ2
) || \

124 ((
VOLTAGE
Ë=
PWR_Reguœt‹_Vﬁège_SˇÀ3
))

132 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

133 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

134 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

135 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

136 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

137 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

138 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

139 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

142 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

144 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
Ë|| \

	)

145 ((
FLAG
Ë=
PWR_FLAG_PVDO
Ë|| ((FLAGË=
PWR_FLAG_BRR
) || \

146 ((
FLAG
Ë=
PWR_FLAG_VOSRDY
Ë|| ((FLAGË=
PWR_FLAG_ODRDY
) || \

147 ((
FLAG
Ë=
PWR_FLAG_ODSWRDY
Ë|| ((FLAGË=
PWR_FLAG_UDRDY
))

150 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
Ë|| \

	)

151 ((
FLAG
Ë=
PWR_FLAG_UDRDY
))

165 
PWR_DeInô
();

168 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

171 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

172 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

175 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

178 
PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

179 
PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
);

180 
PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

181 
PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

182 
PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

185 
PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

188 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

189 
PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

190 
PWR_E¡îSTANDBYMode
();

193 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

194 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

196 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h

29 #i‚de‡
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

50 
uöt32_t
 
SYSCLK_Fªquícy
;

51 
uöt32_t
 
HCLK_Fªquícy
;

52 
uöt32_t
 
PCLK1_Fªquícy
;

53 
uöt32_t
 
PCLK2_Fªquícy
;

54 }
	tRCC_ClocksTy≥Def
;

65 
	#RCC_HSE_OFF
 ((
uöt8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
uöt8_t
)0x01)

	)

67 
	#RCC_HSE_By∑ss
 ((
uöt8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
Ë|| \

	)

69 ((
HSE
Ë=
RCC_HSE_By∑ss
))

77 
	#RCC_PLLSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

78 
	#RCC_PLLSour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

79 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI
Ë|| \

	)

80 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE
))

81 
	#IS_RCC_PLLM_VALUE
(
VALUE
Ë((VALUEË<63)

	)

82 
	#IS_RCC_PLLN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

83 
	#IS_RCC_PLLP_VALUE
(
VALUE
Ë(((VALUEË=2Ë|| ((VALUEË=4Ë|| ((VALUEË=6Ë|| ((VALUEË=8))

	)

84 
	#IS_RCC_PLLQ_VALUE
(
VALUE
Ë((4 <(VALUE)Ë&& ((VALUEË<15))

	)

86 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

87 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

89 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

90 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
Ë((192 <(VALUE)Ë&& ((VALUEË<432))

	)

91 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<15))

	)

92 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
Ë((2 <(VALUE)Ë&& ((VALUEË<7))

	)

94 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

95 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
Ë((1 <(VALUE)Ë&& ((VALUEË<32))

	)

97 
	#RCC_PLLSAIDivR_Div2
 ((
uöt32_t
)0x00000000)

	)

98 
	#RCC_PLLSAIDivR_Div4
 ((
uöt32_t
)0x00010000)

	)

99 
	#RCC_PLLSAIDivR_Div8
 ((
uöt32_t
)0x00020000)

	)

100 
	#RCC_PLLSAIDivR_Div16
 ((
uöt32_t
)0x00030000)

	)

101 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
Ë(((VALUEË=
RCC_PLLSAIDivR_Div2
Ë||\

	)

102 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div4
) ||\

103 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div8
) ||\

104 ((
VALUE
Ë=
RCC_PLLSAIDivR_Div16
))

113 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

114 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

115 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

116 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
Ë|| \

	)

117 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

118 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

126 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

127 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

128 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

129 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

130 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

131 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

132 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

133 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

134 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

135 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
Ë|| \

	)

136 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

137 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

138 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

139 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

147 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

148 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00001000)

	)

149 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00001400)

	)

150 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00001800)

	)

151 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00001C00)

	)

152 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
Ë|| \

	)

153 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

154 ((
PCLK
Ë=
RCC_HCLK_Div16
))

162 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

163 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

164 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

165 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

166 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

167 
	#RCC_IT_PLLI2SRDY
 ((
uöt8_t
)0x20)

	)

168 
	#RCC_IT_PLLSAIRDY
 ((
uöt8_t
)0x40)

	)

169 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

171 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x80Ë=0x00Ë&& ((ITË!0x00))

	)

172 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
Ë|| \

	)

173 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

174 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

175 ((
IT
Ë=
RCC_IT_PLLSAIRDY
Ë|| ((ITË=
RCC_IT_PLLI2SRDY
))

176 
	#IS_RCC_CLEAR_IT
(
IT
)((ITË!0x00)

	)

185 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

186 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

187 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

188 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
Ë|| \

	)

189 ((
LSE
Ë=
RCC_LSE_By∑ss
))

197 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

198 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

199 
	#RCC_RTCCLKSour˚_HSE_Div2
 ((
uöt32_t
)0x00020300)

	)

200 
	#RCC_RTCCLKSour˚_HSE_Div3
 ((
uöt32_t
)0x00030300)

	)

201 
	#RCC_RTCCLKSour˚_HSE_Div4
 ((
uöt32_t
)0x00040300)

	)

202 
	#RCC_RTCCLKSour˚_HSE_Div5
 ((
uöt32_t
)0x00050300)

	)

203 
	#RCC_RTCCLKSour˚_HSE_Div6
 ((
uöt32_t
)0x00060300)

	)

204 
	#RCC_RTCCLKSour˚_HSE_Div7
 ((
uöt32_t
)0x00070300)

	)

205 
	#RCC_RTCCLKSour˚_HSE_Div8
 ((
uöt32_t
)0x00080300)

	)

206 
	#RCC_RTCCLKSour˚_HSE_Div9
 ((
uöt32_t
)0x00090300)

	)

207 
	#RCC_RTCCLKSour˚_HSE_Div10
 ((
uöt32_t
)0x000A0300)

	)

208 
	#RCC_RTCCLKSour˚_HSE_Div11
 ((
uöt32_t
)0x000B0300)

	)

209 
	#RCC_RTCCLKSour˚_HSE_Div12
 ((
uöt32_t
)0x000C0300)

	)

210 
	#RCC_RTCCLKSour˚_HSE_Div13
 ((
uöt32_t
)0x000D0300)

	)

211 
	#RCC_RTCCLKSour˚_HSE_Div14
 ((
uöt32_t
)0x000E0300)

	)

212 
	#RCC_RTCCLKSour˚_HSE_Div15
 ((
uöt32_t
)0x000F0300)

	)

213 
	#RCC_RTCCLKSour˚_HSE_Div16
 ((
uöt32_t
)0x00100300)

	)

214 
	#RCC_RTCCLKSour˚_HSE_Div17
 ((
uöt32_t
)0x00110300)

	)

215 
	#RCC_RTCCLKSour˚_HSE_Div18
 ((
uöt32_t
)0x00120300)

	)

216 
	#RCC_RTCCLKSour˚_HSE_Div19
 ((
uöt32_t
)0x00130300)

	)

217 
	#RCC_RTCCLKSour˚_HSE_Div20
 ((
uöt32_t
)0x00140300)

	)

218 
	#RCC_RTCCLKSour˚_HSE_Div21
 ((
uöt32_t
)0x00150300)

	)

219 
	#RCC_RTCCLKSour˚_HSE_Div22
 ((
uöt32_t
)0x00160300)

	)

220 
	#RCC_RTCCLKSour˚_HSE_Div23
 ((
uöt32_t
)0x00170300)

	)

221 
	#RCC_RTCCLKSour˚_HSE_Div24
 ((
uöt32_t
)0x00180300)

	)

222 
	#RCC_RTCCLKSour˚_HSE_Div25
 ((
uöt32_t
)0x00190300)

	)

223 
	#RCC_RTCCLKSour˚_HSE_Div26
 ((
uöt32_t
)0x001A0300)

	)

224 
	#RCC_RTCCLKSour˚_HSE_Div27
 ((
uöt32_t
)0x001B0300)

	)

225 
	#RCC_RTCCLKSour˚_HSE_Div28
 ((
uöt32_t
)0x001C0300)

	)

226 
	#RCC_RTCCLKSour˚_HSE_Div29
 ((
uöt32_t
)0x001D0300)

	)

227 
	#RCC_RTCCLKSour˚_HSE_Div30
 ((
uöt32_t
)0x001E0300)

	)

228 
	#RCC_RTCCLKSour˚_HSE_Div31
 ((
uöt32_t
)0x001F0300)

	)

229 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
Ë|| \

	)

230 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

231 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div2
) || \

232 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div3
) || \

233 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div4
) || \

234 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div5
) || \

235 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div6
) || \

236 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div7
) || \

237 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div8
) || \

238 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div9
) || \

239 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div10
) || \

240 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div11
) || \

241 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div12
) || \

242 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div13
) || \

243 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div14
) || \

244 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div15
) || \

245 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div16
) || \

246 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div17
) || \

247 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div18
) || \

248 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div19
) || \

249 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div20
) || \

250 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div21
) || \

251 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div22
) || \

252 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div23
) || \

253 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div24
) || \

254 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div25
) || \

255 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div26
) || \

256 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div27
) || \

257 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div28
) || \

258 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div29
) || \

259 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div30
) || \

260 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div31
))

268 
	#RCC_I2S2CLKSour˚_PLLI2S
 ((
uöt8_t
)0x00)

	)

269 
	#RCC_I2S2CLKSour˚_Ext
 ((
uöt8_t
)0x01)

	)

271 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_PLLI2S
Ë|| ((SOURCEË=
RCC_I2S2CLKSour˚_Ext
))

	)

279 
	#RCC_SAIACLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

280 
	#RCC_SAIACLKSour˚_PLLI2S
 ((
uöt32_t
)0x00100000)

	)

281 
	#RCC_SAIACLKSour˚_Ext
 ((
uöt32_t
)0x00200000)

	)

283 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIACLKSour˚_PLLI2S
Ë||\

	)

284 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_PLLSAI
) ||\

285 ((
SOURCE
Ë=
RCC_SAIACLKSour˚_Ext
))

293 
	#RCC_SAIBCLKSour˚_PLLSAI
 ((
uöt32_t
)0x00000000)

	)

294 
	#RCC_SAIBCLKSour˚_PLLI2S
 ((
uöt32_t
)0x00400000)

	)

295 
	#RCC_SAIBCLKSour˚_Ext
 ((
uöt32_t
)0x00800000)

	)

297 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SAIBCLKSour˚_PLLI2S
Ë||\

	)

298 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_PLLSAI
) ||\

299 ((
SOURCE
Ë=
RCC_SAIBCLKSour˚_Ext
))

307 
	#RCC_TIMPªscDeß˘iv©ed
 ((
uöt8_t
)0x00)

	)

308 
	#RCC_TIMPªscA˘iv©ed
 ((
uöt8_t
)0x01)

	)

310 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
Ë(((VALUEË=
RCC_TIMPªscDeß˘iv©ed
Ë|| ((VALUEË=
RCC_TIMPªscA˘iv©ed
))

	)

318 
	#RCC_AHB1Pîùh_GPIOA
 ((
uöt32_t
)0x00000001)

	)

319 
	#RCC_AHB1Pîùh_GPIOB
 ((
uöt32_t
)0x00000002)

	)

320 
	#RCC_AHB1Pîùh_GPIOC
 ((
uöt32_t
)0x00000004)

	)

321 
	#RCC_AHB1Pîùh_GPIOD
 ((
uöt32_t
)0x00000008)

	)

322 
	#RCC_AHB1Pîùh_GPIOE
 ((
uöt32_t
)0x00000010)

	)

323 
	#RCC_AHB1Pîùh_GPIOF
 ((
uöt32_t
)0x00000020)

	)

324 
	#RCC_AHB1Pîùh_GPIOG
 ((
uöt32_t
)0x00000040)

	)

325 
	#RCC_AHB1Pîùh_GPIOH
 ((
uöt32_t
)0x00000080)

	)

326 
	#RCC_AHB1Pîùh_GPIOI
 ((
uöt32_t
)0x00000100)

	)

327 
	#RCC_AHB1Pîùh_GPIOJ
 ((
uöt32_t
)0x00000200)

	)

328 
	#RCC_AHB1Pîùh_GPIOK
 ((
uöt32_t
)0x00000400)

	)

329 
	#RCC_AHB1Pîùh_CRC
 ((
uöt32_t
)0x00001000)

	)

330 
	#RCC_AHB1Pîùh_FLITF
 ((
uöt32_t
)0x00008000)

	)

331 
	#RCC_AHB1Pîùh_SRAM1
 ((
uöt32_t
)0x00010000)

	)

332 
	#RCC_AHB1Pîùh_SRAM2
 ((
uöt32_t
)0x00020000)

	)

333 
	#RCC_AHB1Pîùh_BKPSRAM
 ((
uöt32_t
)0x00040000)

	)

334 
	#RCC_AHB1Pîùh_SRAM3
 ((
uöt32_t
)0x00080000)

	)

335 
	#RCC_AHB1Pîùh_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

336 
	#RCC_AHB1Pîùh_DMA1
 ((
uöt32_t
)0x00200000)

	)

337 
	#RCC_AHB1Pîùh_DMA2
 ((
uöt32_t
)0x00400000)

	)

338 
	#RCC_AHB1Pîùh_DMA2D
 ((
uöt32_t
)0x00800000)

	)

339 
	#RCC_AHB1Pîùh_ETH_MAC
 ((
uöt32_t
)0x02000000)

	)

340 
	#RCC_AHB1Pîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x04000000)

	)

341 
	#RCC_AHB1Pîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x08000000)

	)

342 
	#RCC_AHB1Pîùh_ETH_MAC_PTP
 ((
uöt32_t
)0x10000000)

	)

343 
	#RCC_AHB1Pîùh_OTG_HS
 ((
uöt32_t
)0x20000000)

	)

344 
	#RCC_AHB1Pîùh_OTG_HS_ULPI
 ((
uöt32_t
)0x40000000)

	)

346 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x810BE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

347 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xDD1FE800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

348 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x81106800Ë=0x00Ë&& ((PERIPHË!0x00))

	)

357 
	#RCC_AHB2Pîùh_DCMI
 ((
uöt32_t
)0x00000001)

	)

358 
	#RCC_AHB2Pîùh_CRYP
 ((
uöt32_t
)0x00000010)

	)

359 
	#RCC_AHB2Pîùh_HASH
 ((
uöt32_t
)0x00000020)

	)

360 
	#RCC_AHB2Pîùh_RNG
 ((
uöt32_t
)0x00000040)

	)

361 
	#RCC_AHB2Pîùh_OTG_FS
 ((
uöt32_t
)0x00000080)

	)

362 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFF0EË=0x00Ë&& ((PERIPHË!0x00))

	)

370 #i‡
deföed
 (
STM32F40_41xxx
)

371 
	#RCC_AHB3Pîùh_FSMC
 ((
uöt32_t
)0x00000001)

	)

374 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

375 
	#RCC_AHB3Pîùh_FMC
 ((
uöt32_t
)0x00000001)

	)

378 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFFEË=0x00Ë&& ((PERIPHË!0x00))

	)

386 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

387 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

388 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

389 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

390 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

391 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

392 
	#RCC_APB1Pîùh_TIM12
 ((
uöt32_t
)0x00000040)

	)

393 
	#RCC_APB1Pîùh_TIM13
 ((
uöt32_t
)0x00000080)

	)

394 
	#RCC_APB1Pîùh_TIM14
 ((
uöt32_t
)0x00000100)

	)

395 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

396 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

397 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

398 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

399 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

400 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

401 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

402 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

403 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

404 
	#RCC_APB1Pîùh_I2C3
 ((
uöt32_t
)0x00800000)

	)

405 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

406 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

407 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

408 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

409 
	#RCC_APB1Pîùh_UART7
 ((
uöt32_t
)0x40000000)

	)

410 
	#RCC_APB1Pîùh_UART8
 ((
uöt32_t
)0x80000000)

	)

411 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x09013600Ë=0x00Ë&& ((PERIPHË!0x00))

	)

419 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000001)

	)

420 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00000002)

	)

421 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00000010)

	)

422 
	#RCC_APB2Pîùh_USART6
 ((
uöt32_t
)0x00000020)

	)

423 
	#RCC_APB2Pîùh_ADC
 ((
uöt32_t
)0x00000100)

	)

424 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000100)

	)

425 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000200)

	)

426 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00000400)

	)

427 
	#RCC_APB2Pîùh_SDIO
 ((
uöt32_t
)0x00000800)

	)

428 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

429 
	#RCC_APB2Pîùh_SPI4
 ((
uöt32_t
)0x00002000)

	)

430 
	#RCC_APB2Pîùh_SYSCFG
 ((
uöt32_t
)0x00004000)

	)

431 
	#RCC_APB2Pîùh_TIM9
 ((
uöt32_t
)0x00010000)

	)

432 
	#RCC_APB2Pîùh_TIM10
 ((
uöt32_t
)0x00020000)

	)

433 
	#RCC_APB2Pîùh_TIM11
 ((
uöt32_t
)0x00040000)

	)

434 
	#RCC_APB2Pîùh_SPI5
 ((
uöt32_t
)0x00100000)

	)

435 
	#RCC_APB2Pîùh_SPI6
 ((
uöt32_t
)0x00200000)

	)

436 
	#RCC_APB2Pîùh_SAI1
 ((
uöt32_t
)0x00400000)

	)

437 
	#RCC_APB2Pîùh_LTDC
 ((
uöt32_t
)0x04000000)

	)

439 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFB8880CCË=0x00Ë&& ((PERIPHË!0x00))

	)

440 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFB8886CCË=0x00Ë&& ((PERIPHË!0x00))

	)

449 
	#RCC_MCO1Sour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

450 
	#RCC_MCO1Sour˚_LSE
 ((
uöt32_t
)0x00200000)

	)

451 
	#RCC_MCO1Sour˚_HSE
 ((
uöt32_t
)0x00400000)

	)

452 
	#RCC_MCO1Sour˚_PLLCLK
 ((
uöt32_t
)0x00600000)

	)

453 
	#RCC_MCO1Div_1
 ((
uöt32_t
)0x00000000)

	)

454 
	#RCC_MCO1Div_2
 ((
uöt32_t
)0x04000000)

	)

455 
	#RCC_MCO1Div_3
 ((
uöt32_t
)0x05000000)

	)

456 
	#RCC_MCO1Div_4
 ((
uöt32_t
)0x06000000)

	)

457 
	#RCC_MCO1Div_5
 ((
uöt32_t
)0x07000000)

	)

458 
	#IS_RCC_MCO1SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO1Sour˚_HSI
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_LSE
Ë|| \

	)

459 ((
SOURCE
Ë=
RCC_MCO1Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO1Sour˚_PLLCLK
))

461 
	#IS_RCC_MCO1DIV
(
DIV
Ë(((DIVË=
RCC_MCO1Div_1
Ë|| ((DIVË=
RCC_MCO1Div_2
Ë|| \

	)

462 ((
DIV
Ë=
RCC_MCO1Div_3
Ë|| ((DIVË=
RCC_MCO1Div_4
) || \

463 ((
DIV
Ë=
RCC_MCO1Div_5
))

471 
	#RCC_MCO2Sour˚_SYSCLK
 ((
uöt32_t
)0x00000000)

	)

472 
	#RCC_MCO2Sour˚_PLLI2SCLK
 ((
uöt32_t
)0x40000000)

	)

473 
	#RCC_MCO2Sour˚_HSE
 ((
uöt32_t
)0x80000000)

	)

474 
	#RCC_MCO2Sour˚_PLLCLK
 ((
uöt32_t
)0xC0000000)

	)

475 
	#RCC_MCO2Div_1
 ((
uöt32_t
)0x00000000)

	)

476 
	#RCC_MCO2Div_2
 ((
uöt32_t
)0x20000000)

	)

477 
	#RCC_MCO2Div_3
 ((
uöt32_t
)0x28000000)

	)

478 
	#RCC_MCO2Div_4
 ((
uöt32_t
)0x30000000)

	)

479 
	#RCC_MCO2Div_5
 ((
uöt32_t
)0x38000000)

	)

480 
	#IS_RCC_MCO2SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO2Sour˚_SYSCLK
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLI2SCLK
)|| \

	)

481 ((
SOURCE
Ë=
RCC_MCO2Sour˚_HSE
Ë|| ((SOURCEË=
RCC_MCO2Sour˚_PLLCLK
))

483 
	#IS_RCC_MCO2DIV
(
DIV
Ë(((DIVË=
RCC_MCO2Div_1
Ë|| ((DIVË=
RCC_MCO2Div_2
Ë|| \

	)

484 ((
DIV
Ë=
RCC_MCO2Div_3
Ë|| ((DIVË=
RCC_MCO2Div_4
) || \

485 ((
DIV
Ë=
RCC_MCO2Div_5
))

493 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

494 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

495 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

496 
	#RCC_FLAG_PLLI2SRDY
 ((
uöt8_t
)0x3B)

	)

497 
	#RCC_FLAG_PLLSAIRDY
 ((
uöt8_t
)0x3D)

	)

498 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

499 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

500 
	#RCC_FLAG_BORRST
 ((
uöt8_t
)0x79)

	)

501 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

502 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

503 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

504 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

505 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

506 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

508 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
Ë|| \

	)

509 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

510 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_BORRST
) || \

511 ((
FLAG
Ë=
RCC_FLAG_PINRST
Ë|| ((FLAGË=
RCC_FLAG_PORRST
) || \

512 ((
FLAG
Ë=
RCC_FLAG_SFTRST
Ë|| ((FLAGË=
RCC_FLAG_IWDGRST
)|| \

513 ((
FLAG
Ë=
RCC_FLAG_WWDGRST
Ë|| ((FLAGË=
RCC_FLAG_LPWRRST
)|| \

514 ((
FLAG
Ë=
RCC_FLAG_PLLI2SRDY
)|| ((FLAGË=
RCC_FLAG_PLLSAIRDY
))

516 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

529 
RCC_DeInô
();

532 
RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
);

533 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

534 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

535 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

536 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

537 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

538 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
);

539 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

541 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
)

542 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
);

545 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

546 
RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
);

549 
RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

550 
RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
);

551 
RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

552 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

553 
RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
);

554 
RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
);

557 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

558 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

559 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

560 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

561 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

562 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

565 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

566 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

567 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

568 
RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
);

569 
RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
);

570 
RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
);

571 
RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
);

572 
RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
);

573 
RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
);

574 
RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
);

576 
RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

577 
RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

578 
RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

579 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

580 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

582 
RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

583 
RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

584 
RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

585 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

586 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

588 
RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

589 
RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

590 
RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

591 
RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

592 
RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

595 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

596 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

597 
RCC_CÀ¨Fœg
();

598 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

599 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

601 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h

30 #i‚de‡
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
uöt8_t
)0x0001Ë

	)

59 
	#RNG_FLAG_CECS
 ((
uöt8_t
)0x0002Ë

	)

60 
	#RNG_FLAG_SECS
 ((
uöt8_t
)0x0004Ë

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_DRDY
Ë|| \

	)

63 ((
RNG_FLAG
Ë=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
Ë(((RNG_FLAGË=
RNG_FLAG_CECS
Ë|| \

	)

66 ((
RNG_FLAG
Ë=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
uöt8_t
)0x20Ë

	)

75 
	#RNG_IT_SEI
 ((
uöt8_t
)0x40Ë

	)

77 
	#IS_RNG_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x9FË=0x00Ë&& ((ITË!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
Ë(((RNG_ITË=
RNG_IT_CEI
Ë|| ((RNG_ITË=
RNG_IT_SEI
))

	)

91 
RNG_DeInô
();

94 
RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

97 
uöt32_t
 
RNG_GëR™domNumbî
();

100 
RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

101 
FœgSètus
 
RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
);

102 
RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
);

103 
ITSètus
 
RNG_GëITSètus
(
uöt8_t
 
RNG_IT
);

104 
RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
);

106 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h

30 #i‚de‡
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

55 
uöt32_t
 
RTC_HourF‹m©
;

58 
uöt32_t
 
RTC_AsynchPªdiv
;

61 
uöt32_t
 
RTC_SynchPªdiv
;

63 }
	tRTC_InôTy≥Def
;

70 
uöt8_t
 
RTC_Hours
;

75 
uöt8_t
 
RTC_Möuãs
;

78 
uöt8_t
 
RTC_Sec⁄ds
;

81 
uöt8_t
 
RTC_H12
;

83 }
	tRTC_TimeTy≥Def
;

90 
uöt8_t
 
RTC_WìkDay
;

93 
uöt8_t
 
RTC_M⁄th
;

96 
uöt8_t
 
RTC_D©e
;

99 
uöt8_t
 
RTC_Yór
;

101 }
	tRTC_D©eTy≥Def
;

108 
RTC_TimeTy≥Def
 
RTC_AœrmTime
;

110 
uöt32_t
 
RTC_AœrmMask
;

113 
uöt32_t
 
RTC_AœrmD©eWìkDaySñ
;

116 
uöt8_t
 
RTC_AœrmD©eWìkDay
;

121 }
	tRTC_AœrmTy≥Def
;

133 
	#RTC_HourF‹m©_24
 ((
uöt32_t
)0x00000000)

	)

134 
	#RTC_HourF‹m©_12
 ((
uöt32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_HourF‹m©_12
Ë|| \

	)

136 ((
FORMAT
Ë=
RTC_HourF‹m©_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
Ë((PREDIVË<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
Ë(((HOURË> 0Ë&& ((HOURË<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
Ë((HOURË<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
Ë((MINUTESË<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
Ë((SECONDSË<59)

	)

175 
	#RTC_H12_AM
 ((
uöt8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
uöt8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
Ë(((PMË=
RTC_H12_AM
Ë|| ((PMË=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
Ë((YEARË<99)

	)

197 
	#RTC_M⁄th_J™u¨y
 ((
uöt8_t
)0x01)

	)

198 
	#RTC_M⁄th_Febru¨y
 ((
uöt8_t
)0x02)

	)

199 
	#RTC_M⁄th_M¨ch
 ((
uöt8_t
)0x03)

	)

200 
	#RTC_M⁄th_A¥û
 ((
uöt8_t
)0x04)

	)

201 
	#RTC_M⁄th_May
 ((
uöt8_t
)0x05)

	)

202 
	#RTC_M⁄th_Ju√
 ((
uöt8_t
)0x06)

	)

203 
	#RTC_M⁄th_July
 ((
uöt8_t
)0x07)

	)

204 
	#RTC_M⁄th_Augu°
 ((
uöt8_t
)0x08)

	)

205 
	#RTC_M⁄th_Sïãmbî
 ((
uöt8_t
)0x09)

	)

206 
	#RTC_M⁄th_O˘obî
 ((
uöt8_t
)0x10)

	)

207 
	#RTC_M⁄th_Novembî
 ((
uöt8_t
)0x11)

	)

208 
	#RTC_M⁄th_De˚mbî
 ((
uöt8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
Ë(((MONTHË>1Ë&& ((MONTHË<12))

	)

210 
	#IS_RTC_DATE
(
DATE
Ë(((DATEË>1Ë&& ((DATEË<31))

	)

220 
	#RTC_Wìkday_M⁄day
 ((
uöt8_t
)0x01)

	)

221 
	#RTC_Wìkday_Tuesday
 ((
uöt8_t
)0x02)

	)

222 
	#RTC_Wìkday_Wed√sday
 ((
uöt8_t
)0x03)

	)

223 
	#RTC_Wìkday_Thursday
 ((
uöt8_t
)0x04)

	)

224 
	#RTC_Wìkday_Friday
 ((
uöt8_t
)0x05)

	)

225 
	#RTC_Wìkday_S©urday
 ((
uöt8_t
)0x06)

	)

226 
	#RTC_Wìkday_Sunday
 ((
uöt8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
Ë|| \

	)

228 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

229 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

230 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

231 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

232 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

233 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
Ë(((DATEË> 0Ë&& ((DATEË<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
Ë(((WEEKDAYË=
RTC_Wìkday_M⁄day
Ë|| \

	)

244 ((
WEEKDAY
Ë=
RTC_Wìkday_Tuesday
) || \

245 ((
WEEKDAY
Ë=
RTC_Wìkday_Wed√sday
) || \

246 ((
WEEKDAY
Ë=
RTC_Wìkday_Thursday
) || \

247 ((
WEEKDAY
Ë=
RTC_Wìkday_Friday
) || \

248 ((
WEEKDAY
Ë=
RTC_Wìkday_S©urday
) || \

249 ((
WEEKDAY
Ë=
RTC_Wìkday_Sunday
))

259 
	#RTC_AœrmD©eWìkDaySñ_D©e
 ((
uöt32_t
)0x00000000)

	)

260 
	#RTC_AœrmD©eWìkDaySñ_WìkDay
 ((
uöt32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
Ë(((SELË=
RTC_AœrmD©eWìkDaySñ_D©e
Ë|| \

	)

263 ((
SEL
Ë=
RTC_AœrmD©eWìkDaySñ_WìkDay
))

273 
	#RTC_AœrmMask_N⁄e
 ((
uöt32_t
)0x00000000)

	)

274 
	#RTC_AœrmMask_D©eWìkDay
 ((
uöt32_t
)0x80000000)

	)

275 
	#RTC_AœrmMask_Hours
 ((
uöt32_t
)0x00800000)

	)

276 
	#RTC_AœrmMask_Möuãs
 ((
uöt32_t
)0x00008000)

	)

277 
	#RTC_AœrmMask_Sec⁄ds
 ((
uöt32_t
)0x00000080)

	)

278 
	#RTC_AœrmMask_AŒ
 ((
uöt32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
Ë(((MASKË& 0x7F7F7F7FË=(
uöt32_t
)
RESET
)

	)

288 
	#RTC_Aœrm_A
 ((
uöt32_t
)0x00000100)

	)

289 
	#RTC_Aœrm_B
 ((
uöt32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
Ë(((ALARMË=
RTC_Aœrm_A
Ë|| ((ALARMË=
RTC_Aœrm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
Ë(((ALARMË& (
RTC_Aœrm_A
 | 
RTC_Aœrm_B
)Ë!(
uöt32_t
)
RESET
)

	)

300 
	#RTC_AœrmSubSec⁄dMask_AŒ
 ((
uöt32_t
)0x00000000Ë

	)

303 
	#RTC_AœrmSubSec⁄dMask_SS14_1
 ((
uöt32_t
)0x01000000Ë

	)

305 
	#RTC_AœrmSubSec⁄dMask_SS14_2
 ((
uöt32_t
)0x02000000Ë

	)

307 
	#RTC_AœrmSubSec⁄dMask_SS14_3
 ((
uöt32_t
)0x03000000Ë

	)

309 
	#RTC_AœrmSubSec⁄dMask_SS14_4
 ((
uöt32_t
)0x04000000Ë

	)

311 
	#RTC_AœrmSubSec⁄dMask_SS14_5
 ((
uöt32_t
)0x05000000Ë

	)

313 
	#RTC_AœrmSubSec⁄dMask_SS14_6
 ((
uöt32_t
)0x06000000Ë

	)

315 
	#RTC_AœrmSubSec⁄dMask_SS14_7
 ((
uöt32_t
)0x07000000Ë

	)

317 
	#RTC_AœrmSubSec⁄dMask_SS14_8
 ((
uöt32_t
)0x08000000Ë

	)

319 
	#RTC_AœrmSubSec⁄dMask_SS14_9
 ((
uöt32_t
)0x09000000Ë

	)

321 
	#RTC_AœrmSubSec⁄dMask_SS14_10
 ((
uöt32_t
)0x0A000000Ë

	)

323 
	#RTC_AœrmSubSec⁄dMask_SS14_11
 ((
uöt32_t
)0x0B000000Ë

	)

325 
	#RTC_AœrmSubSec⁄dMask_SS14_12
 ((
uöt32_t
)0x0C000000Ë

	)

327 
	#RTC_AœrmSubSec⁄dMask_SS14_13
 ((
uöt32_t
)0x0D000000Ë

	)

329 
	#RTC_AœrmSubSec⁄dMask_SS14
 ((
uöt32_t
)0x0E000000Ë

	)

331 
	#RTC_AœrmSubSec⁄dMask_N⁄e
 ((
uöt32_t
)0x0F000000Ë

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
Ë(((MASKË=
RTC_AœrmSubSec⁄dMask_AŒ
Ë|| \

	)

334 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_1
) || \

335 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_2
) || \

336 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_3
) || \

337 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_4
) || \

338 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_5
) || \

339 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_6
) || \

340 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_7
) || \

341 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_8
) || \

342 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_9
) || \

343 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_10
) || \

344 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_11
) || \

345 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_12
) || \

346 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14_13
) || \

347 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_SS14
) || \

348 ((
MASK
Ë=
RTC_AœrmSubSec⁄dMask_N⁄e
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
Ë((VALUEË<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
uöt32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
uöt32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
uöt32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
uöt32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bôs
 ((
uöt32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bôs
 ((
uöt32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
Ë(((CLOCKË=
RTC_WakeUpClock_RTCCLK_Div16
Ë|| \

	)

373 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
Ë=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_16bôs
) || \

377 ((
CLOCK
Ë=
RTC_WakeUpClock_CK_SPRE_17bôs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
Ë((COUNTERË<0xFFFF)

	)

386 
	#RTC_TimeSèmpEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

387 
	#RTC_TimeSèmpEdge_FÆlög
 ((
uöt32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
Ë(((EDGEË=
RTC_TimeSèmpEdge_Risög
Ë|| \

	)

389 ((
EDGE
Ë=
RTC_TimeSèmpEdge_FÆlög
))

397 
	#RTC_Ouçut_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

398 
	#RTC_Ouçut_AœrmA
 ((
uöt32_t
)0x00200000)

	)

399 
	#RTC_Ouçut_AœrmB
 ((
uöt32_t
)0x00400000)

	)

400 
	#RTC_Ouçut_WakeUp
 ((
uöt32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_Ouçut_DißbÀ
Ë|| \

	)

403 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmA
) || \

404 ((
OUTPUT
Ë=
RTC_Ouçut_AœrmB
) || \

405 ((
OUTPUT
Ë=
RTC_Ouçut_WakeUp
))

414 
	#RTC_OuçutPﬁ¨ôy_High
 ((
uöt32_t
)0x00000000)

	)

415 
	#RTC_OuçutPﬁ¨ôy_Low
 ((
uöt32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
Ë(((POLË=
RTC_OuçutPﬁ¨ôy_High
Ë|| \

	)

417 ((
POL
Ë=
RTC_OuçutPﬁ¨ôy_Low
))

426 
	#RTC_CÆibSign_Posôive
 ((
uöt32_t
)0x00000000)

	)

427 
	#RTC_CÆibSign_Neg©ive
 ((
uöt32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
Ë(((SIGNË=
RTC_CÆibSign_Posôive
Ë|| \

	)

429 ((
SIGN
Ë=
RTC_CÆibSign_Neg©ive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
Ë((VALUEË< 0x20)

	)

439 
	#RTC_CÆibOuçut_512Hz
 ((
uöt32_t
)0x00000000)

	)

440 
	#RTC_CÆibOuçut_1Hz
 ((
uöt32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
RTC_CÆibOuçut_512Hz
Ë|| \

	)

442 ((
OUTPUT
Ë=
RTC_CÆibOuçut_1Hz
))

450 
	#RTC_SmoŸhCÆibPîiod_32£c
 ((
uöt32_t
)0x00000000Ë

	)

452 
	#RTC_SmoŸhCÆibPîiod_16£c
 ((
uöt32_t
)0x00002000Ë

	)

454 
	#RTC_SmoŸhCÆibPîiod_8£c
 ((
uöt32_t
)0x00004000Ë

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
Ë(((PERIODË=
RTC_SmoŸhCÆibPîiod_32£c
Ë|| \

	)

457 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_16£c
) || \

458 ((
PERIOD
Ë=
RTC_SmoŸhCÆibPîiod_8£c
))

467 
	#RTC_SmoŸhCÆibPlusPul£s_Së
 ((
uöt32_t
)0x00008000Ë

	)

470 
	#RTC_SmoŸhCÆibPlusPul£s_Re£t
 ((
uöt32_t
)0x00000000Ë

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
Ë(((PLUSË=
RTC_SmoŸhCÆibPlusPul£s_Së
Ë|| \

	)

473 ((
PLUS
Ë=
RTC_SmoŸhCÆibPlusPul£s_Re£t
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
Ë((VALUEË<0x000001FF)

	)

491 
	#RTC_DayLightSavög_SUB1H
 ((
uöt32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavög_ADD1H
 ((
uöt32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
Ë(((SAVEË=
RTC_DayLightSavög_SUB1H
Ë|| \

	)

494 ((
SAVE
Ë=
RTC_DayLightSavög_ADD1H
))

496 
	#RTC_St‹eO≥øti⁄_Re£t
 ((
uöt32_t
)0x00000000)

	)

497 
	#RTC_St‹eO≥øti⁄_Së
 ((
uöt32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
RTC_St‹eO≥øti⁄_Re£t
Ë|| \

	)

499 ((
OPERATION
Ë=
RTC_St‹eO≥øti⁄_Së
))

507 
	#RTC_Tam≥rTriggî_RisögEdge
 ((
uöt32_t
)0x00000000)

	)

508 
	#RTC_Tam≥rTriggî_FÆlögEdge
 ((
uöt32_t
)0x00000001)

	)

509 
	#RTC_Tam≥rTriggî_LowLevñ
 ((
uöt32_t
)0x00000000)

	)

510 
	#RTC_Tam≥rTriggî_HighLevñ
 ((
uöt32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
RTC_Tam≥rTriggî_RisögEdge
Ë|| \

	)

512 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_FÆlögEdge
) || \

513 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_LowLevñ
) || \

514 ((
TRIGGER
Ë=
RTC_Tam≥rTriggî_HighLevñ
))

523 
	#RTC_Tam≥rFûãr_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

525 
	#RTC_Tam≥rFûãr_2Sam∂e
 ((
uöt32_t
)0x00000800Ë

	)

527 
	#RTC_Tam≥rFûãr_4Sam∂e
 ((
uöt32_t
)0x00001000Ë

	)

529 
	#RTC_Tam≥rFûãr_8Sam∂e
 ((
uöt32_t
)0x00001800Ë

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
Ë(((FILTERË=
RTC_Tam≥rFûãr_DißbÀ
Ë|| \

	)

532 ((
FILTER
Ë=
RTC_Tam≥rFûãr_2Sam∂e
) || \

533 ((
FILTER
Ë=
RTC_Tam≥rFûãr_4Sam∂e
) || \

534 ((
FILTER
Ë=
RTC_Tam≥rFûãr_8Sam∂e
))

542 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
 ((
uöt32_t
)0x00000000Ë

	)

544 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
 ((
uöt32_t
)0x000000100Ë

	)

546 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
 ((
uöt32_t
)0x00000200Ë

	)

548 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
 ((
uöt32_t
)0x00000300Ë

	)

550 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
 ((
uöt32_t
)0x00000400Ë

	)

552 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
 ((
uöt32_t
)0x00000500Ë

	)

554 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
 ((
uöt32_t
)0x00000600Ë

	)

556 
	#RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
 ((
uöt32_t
)0x00000700Ë

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
Ë(((FREQË==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div32768
Ë|| \

	)

559 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div16384
) || \

560 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div8192
) || \

561 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div4096
) || \

562 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div2048
) || \

563 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div1024
) || \

564 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div512
) || \

565 ((
FREQ
Ë==
RTC_Tam≥rSam∂ögFªq_RTCCLK_Div256
))

574 
	#RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
 ((
uöt32_t
)0x00000000Ë

	)

576 
	#RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
 ((
uöt32_t
)0x00002000Ë

	)

578 
	#RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
 ((
uöt32_t
)0x00004000Ë

	)

580 
	#RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
 ((
uöt32_t
)0x00006000Ë

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
Ë(((DURATIONË=
RTC_Tam≥rPªch¨geDuøti⁄_1RTCCLK
Ë|| \

	)

584 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_2RTCCLK
) || \

585 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_4RTCCLK
) || \

586 ((
DURATION
Ë=
RTC_Tam≥rPªch¨geDuøti⁄_8RTCCLK
))

594 
	#RTC_Tam≥r_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
Ë(((TAMPERË=
RTC_Tam≥r_1
))

	)

604 
	#RTC_Tam≥rPö_PC13
 ((
uöt32_t
)0x00000000)

	)

605 
	#RTC_Tam≥rPö_PI8
 ((
uöt32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
Ë(((PINË=
RTC_Tam≥rPö_PC13
Ë|| \

	)

607 ((
PIN
Ë=
RTC_Tam≥rPö_PI8
))

615 
	#RTC_TimeSèmpPö_PC13
 ((
uöt32_t
)0x00000000)

	)

616 
	#RTC_TimeSèmpPö_PI8
 ((
uöt32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
Ë(((PINË=
RTC_TimeSèmpPö_PC13
Ë|| \

	)

618 ((
PIN
Ë=
RTC_TimeSèmpPö_PI8
))

626 
	#RTC_OuçutTy≥_O≥nDøö
 ((
uöt32_t
)0x00000000)

	)

627 
	#RTC_OuçutTy≥_PushPuŒ
 ((
uöt32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
Ë(((TYPEË=
RTC_OuçutTy≥_O≥nDøö
Ë|| \

	)

629 ((
TYPE
Ë=
RTC_OuçutTy≥_PushPuŒ
))

638 
	#RTC_Shi·Add1S_Re£t
 ((
uöt32_t
)0x00000000)

	)

639 
	#RTC_Shi·Add1S_Së
 ((
uöt32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
Ë(((SELË=
RTC_Shi·Add1S_Re£t
Ë|| \

	)

641 ((
SEL
Ë=
RTC_Shi·Add1S_Së
))

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
Ë((FSË<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
uöt32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
uöt32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
uöt32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
uöt32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
uöt32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
uöt32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
uöt32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
uöt32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
uöt32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
uöt32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
uöt32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
uöt32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
uöt32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
uöt32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
uöt32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
uöt32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
uöt32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
uöt32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
uöt32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
uöt32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
Ë(((BKPË=
RTC_BKP_DR0
Ë|| \

	)

680 ((
BKP
Ë=
RTC_BKP_DR1
) || \

681 ((
BKP
Ë=
RTC_BKP_DR2
) || \

682 ((
BKP
Ë=
RTC_BKP_DR3
) || \

683 ((
BKP
Ë=
RTC_BKP_DR4
) || \

684 ((
BKP
Ë=
RTC_BKP_DR5
) || \

685 ((
BKP
Ë=
RTC_BKP_DR6
) || \

686 ((
BKP
Ë=
RTC_BKP_DR7
) || \

687 ((
BKP
Ë=
RTC_BKP_DR8
) || \

688 ((
BKP
Ë=
RTC_BKP_DR9
) || \

689 ((
BKP
Ë=
RTC_BKP_DR10
) || \

690 ((
BKP
Ë=
RTC_BKP_DR11
) || \

691 ((
BKP
Ë=
RTC_BKP_DR12
) || \

692 ((
BKP
Ë=
RTC_BKP_DR13
) || \

693 ((
BKP
Ë=
RTC_BKP_DR14
) || \

694 ((
BKP
Ë=
RTC_BKP_DR15
) || \

695 ((
BKP
Ë=
RTC_BKP_DR16
) || \

696 ((
BKP
Ë=
RTC_BKP_DR17
) || \

697 ((
BKP
Ë=
RTC_BKP_DR18
) || \

698 ((
BKP
Ë=
RTC_BKP_DR19
))

706 
	#RTC_F‹m©_BIN
 ((
uöt32_t
)0x000000000)

	)

707 
	#RTC_F‹m©_BCD
 ((
uöt32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
Ë(((FORMATË=
RTC_F‹m©_BIN
Ë|| ((FORMATË=
RTC_F‹m©_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
uöt32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
uöt32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
uöt32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
uöt32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
uöt32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
uöt32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
uöt32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
uöt32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
uöt32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
uöt32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
uöt32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_TSOVF
Ë|| ((FLAGË=
RTC_FLAG_TSF
Ë|| \

	)

732 ((
FLAG
Ë=
RTC_FLAG_WUTF
Ë|| ((FLAGË=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
Ë=
RTC_FLAG_ALRAF
Ë|| ((FLAGË=
RTC_FLAG_INITF
) || \

734 ((
FLAG
Ë=
RTC_FLAG_RSF
Ë|| ((FLAGË=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
Ë=
RTC_FLAG_ALRBWF
Ë|| ((FLAGË=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
Ë=
RTC_FLAG_TAMP1F
Ë|| ((FLAGË=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
Ë=
RTC_FLAG_SHPF
))

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë(((FLAGË!(
uöt32_t
)
RESET
Ë&& (((FLAGË& 0xFFFF00DFË=(uöt32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
uöt32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
uöt32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
uöt32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
uöt32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
uöt32_t
)0x00000004Ë

	)

751 
	#RTC_IT_TAMP1
 ((
uöt32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFF0FFBË=(uöt32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_TS
Ë|| ((ITË=
RTC_IT_WUT
Ë|| \

	)

755 ((
IT
Ë=
RTC_IT_ALRB
Ë|| ((ITË=
RTC_IT_ALRA
) || \

756 ((
IT
Ë=
RTC_IT_TAMP1
))

757 
	#IS_RTC_CLEAR_IT
(
IT
Ë(((ITË!(
uöt32_t
)
RESET
Ë&& (((ITË& 0xFFFD0FFFË=(uöt32_t)RESET))

	)

766 
	#RTC_DigôÆCÆibC⁄fig
 
RTC_Cﬂr£CÆibC⁄fig


	)

767 
	#RTC_DigôÆCÆibCmd
 
RTC_Cﬂr£CÆibCmd


	)

781 
Eº‹Sètus
 
RTC_DeInô
();

784 
Eº‹Sètus
 
RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

785 
RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
);

786 
RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

787 
Eº‹Sètus
 
RTC_E¡îInôMode
();

788 
RTC_ExôInôMode
();

789 
Eº‹Sètus
 
RTC_WaôF‹Synchro
();

790 
Eº‹Sètus
 
RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

791 
RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

794 
Eº‹Sètus
 
RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

795 
RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

796 
RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
);

797 
uöt32_t
 
RTC_GëSubSec⁄d
();

798 
Eº‹Sètus
 
RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

799 
RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

800 
RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
);

803 
RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

804 
RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

805 
RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
);

806 
Eº‹Sètus
 
RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

807 
RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
);

808 
uöt32_t
 
RTC_GëAœrmSubSec⁄d
(uöt32_à
RTC_Aœrm
);

811 
RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
);

812 
RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
);

813 
uöt32_t
 
RTC_GëWakeUpCou¡î
();

814 
Eº‹Sètus
 
RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

817 
RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
);

818 
uöt32_t
 
RTC_GëSt‹eO≥øti⁄
();

821 
RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
);

824 
Eº‹Sètus
 
RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
);

825 
Eº‹Sètus
 
RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

826 
RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

827 
RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
);

828 
Eº‹Sètus
 
RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

829 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

830 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
);

833 
RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

834 
RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

835 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
);

836 
uöt32_t
 
RTC_GëTimeSèmpSubSec⁄d
();

839 
RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
);

840 
RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

841 
RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
);

842 
RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
);

843 
RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
);

844 
RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

845 
RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

848 
RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
);

849 
uöt32_t
 
RTC_RódBackupRegi°î
(uöt32_à
RTC_BKP_DR
);

853 
RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
);

854 
RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
);

855 
RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
);

858 
Eº‹Sètus
 
RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
);

861 
RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

862 
FœgSètus
 
RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
);

863 
RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
);

864 
ITSètus
 
RTC_GëITSètus
(
uöt32_t
 
RTC_IT
);

865 
RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
);

867 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h

30 #i‚de‡
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
SAI_AudioMode
;

59 
uöt32_t
 
SAI_PrŸocﬁ
;

62 
uöt32_t
 
SAI_D©aSize
;

66 
uöt32_t
 
SAI_Fú°Bô
;

70 
uöt32_t
 
SAI_ClockSåobög
;

73 
uöt32_t
 
SAI_Synchro
;

76 
uöt32_t
 
SAI_OUTDRIV
;

81 
uöt32_t
 
SAI_NoDividî
;

84 
uöt32_t
 
SAI_Ma°îDividî
;

88 
uöt32_t
 
SAI_FIFOThªshﬁd
;

90 }
	tSAI_InôTy≥Def
;

99 
uöt32_t
 
SAI_FømeLígth
;

107 
uöt32_t
 
SAI_A˘iveFømeLígth
;

113 
uöt32_t
 
SAI_FSDeföôi⁄
;

117 
uöt32_t
 
SAI_FSPﬁ¨ôy
;

121 
uöt32_t
 
SAI_FSOff£t
;

125 }
	tSAI_FømeInôTy≥Def
;

133 
uöt32_t
 
SAI_Fú°BôOff£t
;

137 
uöt32_t
 
SAI_SlŸSize
;

141 
uöt32_t
 
SAI_SlŸNumbî
;

145 
uöt32_t
 
SAI_SlŸA˘ive
;

148 }
	tSAI_SlŸInôTy≥Def
;

156 
	#IS_SAI_PERIPH
(
PERIPH
Ë((PERIPHË=
SAI1
)

	)

158 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
Ë(((PERIPHË=
SAI1_Block_A
Ë|| \

	)

159 ((
PERIPH
Ë=
SAI1_Block_B
))

165 
	#SAI_Mode_Ma°îTx
 ((
uöt32_t
)0x00000000)

	)

166 
	#SAI_Mode_Ma°îRx
 ((
uöt32_t
)0x00000001)

	)

167 
	#SAI_Mode_SœveTx
 ((
uöt32_t
)0x00000002)

	)

168 
	#SAI_Mode_SœveRx
 ((
uöt32_t
)0x00000003)

	)

169 
	#IS_SAI_BLOCK_MODE
(
MODE
Ë(((MODEË=
SAI_Mode_Ma°îTx
Ë|| \

	)

170 ((
MODE
Ë=
SAI_Mode_Ma°îRx
) || \

171 ((
MODE
Ë=
SAI_Mode_SœveTx
) || \

172 ((
MODE
Ë=
SAI_Mode_SœveRx
))

181 
	#SAI_Fªe_PrŸocﬁ
 ((
uöt32_t
)0x00000000)

	)

182 
	#SAI_SPDIF_PrŸocﬁ
 ((
uöt32_t
)
SAI_xCR1_PRTCFG_0
)

	)

183 
	#SAI_AC97_PrŸocﬁ
 ((
uöt32_t
)
SAI_xCR1_PRTCFG_1
)

	)

184 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
Ë(((PROTOCOLË=
SAI_Fªe_PrŸocﬁ
Ë|| \

	)

185 ((
PROTOCOL
Ë=
SAI_SPDIF_PrŸocﬁ
) || \

186 ((
PROTOCOL
Ë=
SAI_AC97_PrŸocﬁ
))

195 
	#SAI_D©aSize_8b
 ((
uöt32_t
)0x00000040)

	)

196 
	#SAI_D©aSize_10b
 ((
uöt32_t
)0x00000060)

	)

197 
	#SAI_D©aSize_16b
 ((
uöt32_t
)0x00000080)

	)

198 
	#SAI_D©aSize_20b
 ((
uöt32_t
)0x000000A0)

	)

199 
	#SAI_D©aSize_24b
 ((
uöt32_t
)0x000000C0)

	)

200 
	#SAI_D©aSize_32b
 ((
uöt32_t
)0x000000E0)

	)

201 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SAI_D©aSize_8b
Ë|| \

	)

202 ((
DATASIZE
Ë=
SAI_D©aSize_10b
) || \

203 ((
DATASIZE
Ë=
SAI_D©aSize_16b
) || \

204 ((
DATASIZE
Ë=
SAI_D©aSize_20b
) || \

205 ((
DATASIZE
Ë=
SAI_D©aSize_24b
) || \

206 ((
DATASIZE
Ë=
SAI_D©aSize_32b
))

215 
	#SAI_Fú°Bô_MSB
 ((
uöt32_t
)0x00000000)

	)

216 
	#SAI_Fú°Bô_LSB
 ((
uöt32_t
)
SAI_xCR1_LSBFIRST
)

	)

217 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
Ë(((BITË=
SAI_Fú°Bô_MSB
Ë|| \

	)

218 ((
BIT
Ë=
SAI_Fú°Bô_LSB
))

227 
	#SAI_ClockSåobög_FÆlögEdge
 ((
uöt32_t
)0x00000000)

	)

228 
	#SAI_ClockSåobög_RisögEdge
 ((
uöt32_t
)
SAI_xCR1_CKSTR
)

	)

229 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
Ë(((CLOCKË=
SAI_ClockSåobög_FÆlögEdge
Ë|| \

	)

230 ((
CLOCK
Ë=
SAI_ClockSåobög_RisögEdge
))

239 
	#SAI_Asynchr⁄ous
 ((
uöt32_t
)0x00000000)

	)

240 
	#SAI_Synchr⁄ous
 ((
uöt32_t
)
SAI_xCR1_SYNCEN_0
)

	)

241 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
Ë(((SYNCHROË=
SAI_Synchr⁄ous
Ë|| \

	)

242 ((
SYNCHRO
Ë=
SAI_Asynchr⁄ous
))

251 
	#SAI_OuçutDrive_DißbÀd
 ((
uöt32_t
)0x00000000)

	)

252 
	#SAI_OuçutDrive_E«bÀd
 ((
uöt32_t
)
SAI_xCR1_OUTDRIV
)

	)

253 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
Ë(((DRIVEË=
SAI_OuçutDrive_DißbÀd
Ë|| \

	)

254 ((
DRIVE
Ë=
SAI_OuçutDrive_E«bÀd
))

265 
	#SAI_Ma°îDividî_E«bÀd
 ((
uöt32_t
)0x00000000)

	)

266 
	#SAI_Ma°îDividî_DißbÀd
 ((
uöt32_t
)
SAI_xCR1_NODIV
)

	)

267 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
Ë(((NODIVIDERË=
SAI_Ma°îDividî_E«bÀd
Ë|| \

	)

268 ((
NODIVIDER
Ë=
SAI_Ma°îDividî_DißbÀd
))

277 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
Ë((DIVIDERË<15)

	)

286 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
Ë((8 <(LENGTH)Ë&& ((LENGTHË<256))

	)

295 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
Ë((1 <(LENGTH)Ë&& ((LENGTHË<128))

	)

305 
	#SAI_FS_SèπFøme
 ((
uöt32_t
)0x00000000)

	)

306 
	#I2S_FS_Ch™√lIdítifiˇti⁄
 ((
uöt32_t
)
SAI_xFRCR_FSDEF
)

	)

307 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
Ë(((DEFINITIONË=
SAI_FS_SèπFøme
Ë|| \

	)

308 ((
DEFINITION
Ë=
I2S_FS_Ch™√lIdítifiˇti⁄
))

317 
	#SAI_FS_A˘iveLow
 ((
uöt32_t
)0x00000000)

	)

318 
	#SAI_FS_A˘iveHigh
 ((
uöt32_t
)
SAI_xFRCR_FSPO
)

	)

319 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
Ë(((POLARITYË=
SAI_FS_A˘iveLow
Ë|| \

	)

320 ((
POLARITY
Ë=
SAI_FS_A˘iveHigh
))

329 
	#SAI_FS_Fú°Bô
 ((
uöt32_t
)0x00000000)

	)

330 
	#SAI_FS_Bef‹eFú°Bô
 ((
uöt32_t
)
SAI_xFRCR_FSOFF
)

	)

331 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
Ë(((OFFSETË=
SAI_FS_Fú°Bô
Ë|| \

	)

332 ((
OFFSET
Ë=
SAI_FS_Bef‹eFú°Bô
))

340 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
Ë((OFFSETË<24)

	)

349 
	#SAI_SlŸSize_D©aSize
 ((
uöt32_t
)0x00000000)

	)

350 
	#SAI_SlŸSize_16b
 ((
uöt32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

351 
	#SAI_SlŸSize_32b
 ((
uöt32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

352 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
Ë(((SIZEË=
SAI_SlŸSize_D©aSize
Ë|| \

	)

353 ((
SIZE
Ë=
SAI_SlŸSize_16b
) || \

354 ((
SIZE
Ë=
SAI_SlŸSize_32b
))

363 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
Ë((1 <(NUMBER)Ë&& ((NUMBERË<16))

	)

372 
	#SAI_SlŸ_NŸA˘ive
 ((
uöt32_t
)0x00000000)

	)

373 
	#SAI_SlŸA˘ive_0
 ((
uöt32_t
)0x00010000)

	)

374 
	#SAI_SlŸA˘ive_1
 ((
uöt32_t
)0x00020000)

	)

375 
	#SAI_SlŸA˘ive_2
 ((
uöt32_t
)0x00040000)

	)

376 
	#SAI_SlŸA˘ive_3
 ((
uöt32_t
)0x00080000)

	)

377 
	#SAI_SlŸA˘ive_4
 ((
uöt32_t
)0x00100000)

	)

378 
	#SAI_SlŸA˘ive_5
 ((
uöt32_t
)0x00200000)

	)

379 
	#SAI_SlŸA˘ive_6
 ((
uöt32_t
)0x00400000)

	)

380 
	#SAI_SlŸA˘ive_7
 ((
uöt32_t
)0x00800000)

	)

381 
	#SAI_SlŸA˘ive_8
 ((
uöt32_t
)0x01000000)

	)

382 
	#SAI_SlŸA˘ive_9
 ((
uöt32_t
)0x02000000)

	)

383 
	#SAI_SlŸA˘ive_10
 ((
uöt32_t
)0x04000000)

	)

384 
	#SAI_SlŸA˘ive_11
 ((
uöt32_t
)0x08000000)

	)

385 
	#SAI_SlŸA˘ive_12
 ((
uöt32_t
)0x10000000)

	)

386 
	#SAI_SlŸA˘ive_13
 ((
uöt32_t
)0x20000000)

	)

387 
	#SAI_SlŸA˘ive_14
 ((
uöt32_t
)0x40000000)

	)

388 
	#SAI_SlŸA˘ive_15
 ((
uöt32_t
)0x80000000)

	)

389 
	#SAI_SlŸA˘ive_ALL
 ((
uöt32_t
)0xFFFF0000)

	)

391 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
Ë((ACTIVEË!0)

	)

401 
	#SAI_M⁄oMode
 ((
uöt32_t
)
SAI_xCR1_MONO
)

	)

402 
	#SAI_SåeoMode
 ((
uöt32_t
)0x00000000)

	)

403 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
Ë(((MODEË=
SAI_M⁄oMode
Ë||\

	)

404 ((
MODE
Ë=
SAI_SåeoMode
))

413 
	#SAI_Ouçut_NŸRñó£d
 ((
uöt32_t
)0x00000000)

	)

414 
	#SAI_Ouçut_Rñó£d
 ((
uöt32_t
)
SAI_xCR2_TRIS
)

	)

415 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
Ë(((STATEË=
SAI_Ouçut_NŸRñó£d
Ë||\

	)

416 ((
STATE
Ë=
SAI_Ouçut_Rñó£d
))

425 
	#SAI_Thªshﬁd_FIFOEm±y
 ((
uöt32_t
)0x00000000)

	)

426 
	#SAI_FIFOThªshﬁd_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00000001)

	)

427 
	#SAI_FIFOThªshﬁd_HÆfFuŒ
 ((
uöt32_t
)0x00000002)

	)

428 
	#SAI_FIFOThªshﬁd_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00000003)

	)

429 
	#SAI_FIFOThªshﬁd_FuŒ
 ((
uöt32_t
)0x00000004)

	)

430 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
Ë(((THRESHOLDË=
SAI_Thªshﬁd_FIFOEm±y
Ë|| \

	)

431 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_1Qu¨ãrFuŒ
) || \

432 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_HÆfFuŒ
) || \

433 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_3Qu¨ãrsFuŒ
) || \

434 ((
THRESHOLD
Ë=
SAI_FIFOThªshﬁd_FuŒ
))

443 
	#SAI_NoCom∑ndög
 ((
uöt32_t
)0x00000000)

	)

444 
	#SAI_ULaw_1CPL_Com∑ndög
 ((
uöt32_t
)0x00008000)

	)

445 
	#SAI_ALaw_1CPL_Com∑ndög
 ((
uöt32_t
)0x0000C000)

	)

446 
	#SAI_ULaw_2CPL_Com∑ndög
 ((
uöt32_t
)0x0000A000)

	)

447 
	#SAI_ALaw_2CPL_Com∑ndög
 ((
uöt32_t
)0x0000E000)

	)

448 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
Ë(((MODEË=
SAI_NoCom∑ndög
Ë|| \

	)

449 ((
MODE
Ë=
SAI_ULaw_1CPL_Com∑ndög
) || \

450 ((
MODE
Ë=
SAI_ALaw_1CPL_Com∑ndög
) || \

451 ((
MODE
Ë=
SAI_ULaw_2CPL_Com∑ndög
) || \

452 ((
MODE
Ë=
SAI_ALaw_2CPL_Com∑ndög
))

461 
	#SAI_ZîoVÆue
 ((
uöt32_t
)0x00000000)

	)

462 
	#SAI_La°SítVÆue
 ((
uöt32_t
)
SAI_xCR2_MUTEVAL
)

	)

463 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
Ë(((VALUEË=
SAI_ZîoVÆue
Ë|| \

	)

464 ((
VALUE
Ë=
SAI_La°SítVÆue
))

473 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
Ë((COUNTERË<63)

	)

483 
	#SAI_IT_OVRUDR
 ((
uöt32_t
)
SAI_xIMR_OVRUDRIE
)

	)

484 
	#SAI_IT_MUTEDET
 ((
uöt32_t
)
SAI_xIMR_MUTEDETIE
)

	)

485 
	#SAI_IT_WCKCFG
 ((
uöt32_t
)
SAI_xIMR_WCKCFGIE
)

	)

486 
	#SAI_IT_FREQ
 ((
uöt32_t
)
SAI_xIMR_FREQIE
)

	)

487 
	#SAI_IT_CNRDY
 ((
uöt32_t
)
SAI_xIMR_CNRDYIE
)

	)

488 
	#SAI_IT_AFSDET
 ((
uöt32_t
)
SAI_xIMR_AFSDETIE
)

	)

489 
	#SAI_IT_LFSDET
 ((
uöt32_t
)
SAI_xIMR_LFSDETIE
)

	)

491 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
Ë(((ITË=
SAI_IT_OVRUDR
Ë|| \

	)

492 ((
IT
Ë=
SAI_IT_MUTEDET
) || \

493 ((
IT
Ë=
SAI_IT_WCKCFG
) || \

494 ((
IT
Ë=
SAI_IT_FREQ
) || \

495 ((
IT
Ë=
SAI_IT_CNRDY
) || \

496 ((
IT
Ë=
SAI_IT_AFSDET
) || \

497 ((
IT
Ë=
SAI_IT_LFSDET
))

506 
	#SAI_FLAG_OVRUDR
 ((
uöt32_t
)
SAI_xSR_OVRUDR
)

	)

507 
	#SAI_FLAG_MUTEDET
 ((
uöt32_t
)
SAI_xSR_MUTEDET
)

	)

508 
	#SAI_FLAG_WCKCFG
 ((
uöt32_t
)
SAI_xSR_WCKCFG
)

	)

509 
	#SAI_FLAG_FREQ
 ((
uöt32_t
)
SAI_xSR_FREQ
)

	)

510 
	#SAI_FLAG_CNRDY
 ((
uöt32_t
)
SAI_xSR_CNRDY
)

	)

511 
	#SAI_FLAG_AFSDET
 ((
uöt32_t
)
SAI_xSR_AFSDET
)

	)

512 
	#SAI_FLAG_LFSDET
 ((
uöt32_t
)
SAI_xSR_LFSDET
)

	)

514 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
Ë(((FLAGË=
SAI_FLAG_OVRUDR
Ë|| \

	)

515 ((
FLAG
Ë=
SAI_FLAG_MUTEDET
) || \

516 ((
FLAG
Ë=
SAI_FLAG_WCKCFG
) || \

517 ((
FLAG
Ë=
SAI_FLAG_FREQ
) || \

518 ((
FLAG
Ë=
SAI_FLAG_CNRDY
) || \

519 ((
FLAG
Ë=
SAI_FLAG_AFSDET
) || \

520 ((
FLAG
Ë=
SAI_FLAG_LFSDET
))

522 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SAI_FLAG_OVRUDR
Ë|| \

	)

523 ((
FLAG
Ë=
SAI_FLAG_MUTEDET
) || \

524 ((
FLAG
Ë=
SAI_FLAG_WCKCFG
) || \

525 ((
FLAG
Ë=
SAI_FLAG_FREQ
) || \

526 ((
FLAG
Ë=
SAI_FLAG_CNRDY
) || \

527 ((
FLAG
Ë=
SAI_FLAG_AFSDET
) || \

528 ((
FLAG
Ë=
SAI_FLAG_LFSDET
))

536 
	#SAI_FIFOSètus_Em±y
 ((
uöt32_t
)0x00000000)

	)

537 
	#SAI_FIFOSètus_Less1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00010000)

	)

538 
	#SAI_FIFOSètus_1Qu¨ãrFuŒ
 ((
uöt32_t
)0x00020000)

	)

539 
	#SAI_FIFOSètus_HÆfFuŒ
 ((
uöt32_t
)0x00030000)

	)

540 
	#SAI_FIFOSètus_3Qu¨ãrsFuŒ
 ((
uöt32_t
)0x00040000)

	)

541 
	#SAI_FIFOSètus_FuŒ
 ((
uöt32_t
)0x00050000)

	)

543 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
Ë(((STATUSË=
SAI_FIFOSètus_Less1Qu¨ãrFuŒ
 ) || \

	)

544 ((
STATUS
Ë=
SAI_FIFOSètus_HÆfFuŒ
) || \

545 ((
STATUS
Ë=
SAI_FIFOSètus_1Qu¨ãrFuŒ
) || \

546 ((
STATUS
Ë=
SAI_FIFOSètus_3Qu¨ãrsFuŒ
) || \

547 ((
STATUS
Ë=
SAI_FIFOSètus_FuŒ
) || \

548 ((
STATUS
Ë=
SAI_FIFOSètus_Em±y
))

562 
SAI_DeInô
(
SAI_Ty≥Def
* 
SAIx
);

565 
SAI_Inô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_InôTy≥Def
* 
SAI_InôSåu˘
);

566 
SAI_FømeInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
);

567 
SAI_SlŸInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
);

568 
SAI_Såu˘Inô
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
);

569 
SAI_FømeSåu˘Inô
(
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
);

570 
SAI_SlŸSåu˘Inô
(
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
);

572 
SAI_Cmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

573 
SAI_M⁄oModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_M⁄o_SåeoMode
);

574 
SAI_TRISèãC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_TRISèã
);

575 
SAI_Com∑ndögModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_Com∑ndögMode
);

576 
SAI_MuãModeCmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

577 
SAI_MuãVÆueC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãVÆue
);

578 
SAI_MuãFømeCou¡îC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãCou¡î
);

579 
SAI_FlushFIFO
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

582 
SAI_SídD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
D©a
);

583 
uöt32_t
 
SAI_Re˚iveD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

586 
SAI_DMACmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

589 
SAI_ITC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

590 
FœgSètus
 
SAI_GëFœgSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
);

591 
SAI_CÀ¨Fœg
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
);

592 
ITSètus
 
SAI_GëITSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
);

593 
SAI_CÀ¨ITPídögBô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
);

594 
Fun˘i⁄ÆSèã
 
SAI_GëCmdSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

595 
uöt32_t
 
SAI_GëFIFOSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
);

597 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h

30 #i‚de‡
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

52 
uöt32_t
 
SDIO_ClockEdge
;

55 
uöt32_t
 
SDIO_ClockBy∑ss
;

59 
uöt32_t
 
SDIO_ClockPowîSave
;

63 
uöt32_t
 
SDIO_BusWide
;

66 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

69 
uöt8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InôTy≥Def
;

76 
uöt32_t
 
SDIO_Argumít
;

81 
uöt32_t
 
SDIO_CmdIndex
;

83 
uöt32_t
 
SDIO_Re•⁄£
;

86 
uöt32_t
 
SDIO_Waô
;

89 
uöt32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInôTy≥Def
;

96 
uöt32_t
 
SDIO_D©aTimeOut
;

98 
uöt32_t
 
SDIO_D©aLígth
;

100 
uöt32_t
 
SDIO_D©aBlockSize
;

103 
uöt32_t
 
SDIO_Tøns„rDú
;

107 
uöt32_t
 
SDIO_Tøns„rMode
;

110 
uöt32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_D©aInôTy≥Def
;

126 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
Ë|| \

	)

129 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

138 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

139 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
Ë|| \

	)

141 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

150 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
Ë|| \

	)

153 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

162 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
Ë|| \

	)

166 ((
WIDE
Ë=
SDIO_BusWide_8b
))

176 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

177 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
Ë|| \

	)

179 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

188 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

189 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

242 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

243 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

244 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
Ë|| \

	)

246 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

247 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

256 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

257 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

258 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

259 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
Ë|| \

	)

260 ((
WAIT
Ë=
SDIO_Waô_Píd
))

269 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

280 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
Ë|| \

	)

285 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

303 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

304 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

305 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

306 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

307 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

308 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

309 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

310 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

311 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

312 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

313 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

314 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

315 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

316 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

317 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
Ë|| \

	)

319 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

320 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

321 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

329 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

330 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

331 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

332 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

341 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

342 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
Ë|| \

	)

344 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

353 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

354 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
Ë|| \

	)

356 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

365 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
Ë|| \

	)

401 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
Ë|| \

	)

428 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

433 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

434 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

435 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

436 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

437 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

438 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

439 ((
IT
Ë=
SDIO_IT_TXACT
) || \

440 ((
IT
Ë=
SDIO_IT_RXACT
) || \

441 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

448 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

449 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

450 ((
IT
Ë=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

462 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000000)

	)

463 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
Ë|| \

	)

465 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

477 
SDIO_DeInô
();

480 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

481 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

482 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

483 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

484 
uöt32_t
 
SDIO_GëPowîSèã
();

487 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

488 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

489 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

490 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

493 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

494 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

495 
uöt32_t
 
SDIO_GëD©aCou¡î
();

496 
uöt32_t
 
SDIO_RódD©a
();

497 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

498 
uöt32_t
 
SDIO_GëFIFOCou¡
();

501 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

502 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

503 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

504 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

505 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

509 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

510 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

516 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

517 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

518 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

519 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

520 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

522 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h

30 #i‚de‡
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt16_t
 
SPI_Dúe˘i⁄
;

59 
uöt16_t
 
SPI_Mode
;

62 
uöt16_t
 
SPI_D©aSize
;

65 
uöt16_t
 
SPI_CPOL
;

68 
uöt16_t
 
SPI_CPHA
;

71 
uöt16_t
 
SPI_NSS
;

75 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

81 
uöt16_t
 
SPI_Fú°Bô
;

84 
uöt16_t
 
SPI_CRCPﬁynomül
;

85 }
	tSPI_InôTy≥Def
;

94 
uöt16_t
 
I2S_Mode
;

97 
uöt16_t
 
I2S_Sènd¨d
;

100 
uöt16_t
 
I2S_D©aF‹m©
;

103 
uöt16_t
 
I2S_MCLKOuçut
;

106 
uöt32_t
 
I2S_AudioFªq
;

109 
uöt16_t
 
I2S_CPOL
;

111 }
	tI2S_InôTy≥Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
Ë|| \

	)

120 ((
PERIPH
Ë=
SPI2
) || \

121 ((
PERIPH
Ë=
SPI3
) || \

122 ((
PERIPH
Ë=
SPI4
) || \

123 ((
PERIPH
Ë=
SPI5
) || \

124 ((
PERIPH
Ë=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI1
Ë|| \

	)

127 ((
PERIPH
Ë=
SPI2
) || \

128 ((
PERIPH
Ë=
SPI3
) || \

129 ((
PERIPH
Ë=
SPI4
) || \

130 ((
PERIPH
Ë=
SPI5
) || \

131 ((
PERIPH
Ë=
SPI6
) || \

132 ((
PERIPH
Ë=
I2S2ext
) || \

133 ((
PERIPH
Ë=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
Ë|| \

	)

136 ((
PERIPH
Ë=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
Ë(((PERIPHË=
SPI2
Ë|| \

	)

139 ((
PERIPH
Ë=
SPI3
) || \

140 ((
PERIPH
Ë=
I2S2ext
) || \

141 ((
PERIPH
Ë=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2S2ext
Ë|| \

	)

144 ((
PERIPH
Ë=
I2S3ext
))

151 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

152 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

153 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

154 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
Ë|| \

	)

156 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

157 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

158 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

167 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

168 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
Ë|| \

	)

170 ((
MODE
Ë=
SPI_Mode_Sœve
))

179 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

180 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
Ë|| \

	)

182 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

191 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
Ë|| \

	)

194 ((
CPOL
Ë=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
Ë|| \

	)

206 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

216 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
Ë|| \

	)

218 ((
NSS
Ë=
SPI_NSS_H¨d
))

227 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

228 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

229 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

230 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

231 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

232 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

233 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

234 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
Ë|| \

	)

236 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

237 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

238 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

239 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

240 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

241 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

242 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

251 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

252 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
Ë|| \

	)

254 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

263 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

264 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

265 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

266 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
Ë|| \

	)

268 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

269 ((
MODE
Ë=
I2S_Mode_Ma°îTx
)|| \

270 ((
MODE
Ë=
I2S_Mode_Ma°îRx
))

280 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

281 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

282 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

283 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

284 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
Ë|| \

	)

286 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

287 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

288 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

289 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

298 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

299 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

300 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

301 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
Ë|| \

	)

303 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

304 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

305 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

314 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

315 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
Ë|| \

	)

317 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

326 
	#I2S_AudioFªq_192k
 ((
uöt32_t
)192000)

	)

327 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

328 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

329 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

330 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

331 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

332 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

333 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

334 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

335 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë((((FREQË>
I2S_AudioFªq_8k
Ë&& \

	)

338 ((
FREQ
Ë<
I2S_AudioFªq_192k
)) || \

339 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

348 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
Ë|| \

	)

351 ((
CPOL
Ë=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

371 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

372 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
Ë|| \

	)

374 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

383 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

395 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
Ë|| \

	)

397 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
uöt8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
Ë|| \

	)

413 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
Ë=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
)|| ((ITË=
SPI_I2S_IT_TXE
Ë|| \

	)

423 ((
IT
Ë=
SPI_IT_CRCERR
Ë|| ((ITË=
SPI_IT_MODF
) || \

424 ((
IT
Ë=
SPI_I2S_IT_OVR
Ë|| ((ITË=
I2S_IT_UDR
) ||\

425 ((
IT
Ë=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
uöt16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
Ë|| \

	)

446 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
Ë=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeInô
 
SPI_I2S_DeInô


	)

478 
	#SPI_ITC⁄fig
 
SPI_I2S_ITC⁄fig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SídD©a
 
SPI_I2S_SídD©a


	)

481 
	#SPI_Re˚iveD©a
 
SPI_I2S_Re˚iveD©a


	)

482 
	#SPI_GëFœgSètus
 
SPI_I2S_GëFœgSètus


	)

483 
	#SPI_CÀ¨Fœg
 
SPI_I2S_CÀ¨Fœg


	)

484 
	#SPI_GëITSètus
 
SPI_I2S_GëITSètus


	)

485 
	#SPI_CÀ¨ITPídögBô
 
SPI_I2S_CÀ¨ITPídögBô


	)

498 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

501 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

502 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

503 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

504 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

505 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

506 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

507 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

508 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

509 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

510 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

511 
SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

516 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

517 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

520 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

521 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

522 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

523 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

529 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

530 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

532 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

535 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h

30 #i‚de‡
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

58 
	#EXTI_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

59 
	#EXTI_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

60 
	#EXTI_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

61 
	#EXTI_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

62 
	#EXTI_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

63 
	#EXTI_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

64 
	#EXTI_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

65 
	#EXTI_P‹tSour˚GPIOH
 ((
uöt8_t
)0x07)

	)

66 
	#EXTI_P‹tSour˚GPIOI
 ((
uöt8_t
)0x08)

	)

67 
	#EXTI_P‹tSour˚GPIOJ
 ((
uöt8_t
)0x09)

	)

68 
	#EXTI_P‹tSour˚GPIOK
 ((
uöt8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
EXTI_P‹tSour˚GPIOA
Ë|| \

	)

71 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOB
) || \

72 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOC
) || \

73 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOD
) || \

74 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOE
) || \

75 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOF
) || \

76 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOG
) || \

77 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOH
) || \

78 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOI
) || \

79 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOJ
) || \

80 ((
PORTSOURCE
Ë=
EXTI_P‹tSour˚GPIOK
))

90 
	#EXTI_PöSour˚0
 ((
uöt8_t
)0x00)

	)

91 
	#EXTI_PöSour˚1
 ((
uöt8_t
)0x01)

	)

92 
	#EXTI_PöSour˚2
 ((
uöt8_t
)0x02)

	)

93 
	#EXTI_PöSour˚3
 ((
uöt8_t
)0x03)

	)

94 
	#EXTI_PöSour˚4
 ((
uöt8_t
)0x04)

	)

95 
	#EXTI_PöSour˚5
 ((
uöt8_t
)0x05)

	)

96 
	#EXTI_PöSour˚6
 ((
uöt8_t
)0x06)

	)

97 
	#EXTI_PöSour˚7
 ((
uöt8_t
)0x07)

	)

98 
	#EXTI_PöSour˚8
 ((
uöt8_t
)0x08)

	)

99 
	#EXTI_PöSour˚9
 ((
uöt8_t
)0x09)

	)

100 
	#EXTI_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

101 
	#EXTI_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

102 
	#EXTI_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

103 
	#EXTI_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

104 
	#EXTI_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

105 
	#EXTI_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
EXTI_PöSour˚0
Ë|| \

	)

107 ((
PINSOURCE
Ë=
EXTI_PöSour˚1
) || \

108 ((
PINSOURCE
Ë=
EXTI_PöSour˚2
) || \

109 ((
PINSOURCE
Ë=
EXTI_PöSour˚3
) || \

110 ((
PINSOURCE
Ë=
EXTI_PöSour˚4
) || \

111 ((
PINSOURCE
Ë=
EXTI_PöSour˚5
) || \

112 ((
PINSOURCE
Ë=
EXTI_PöSour˚6
) || \

113 ((
PINSOURCE
Ë=
EXTI_PöSour˚7
) || \

114 ((
PINSOURCE
Ë=
EXTI_PöSour˚8
) || \

115 ((
PINSOURCE
Ë=
EXTI_PöSour˚9
) || \

116 ((
PINSOURCE
Ë=
EXTI_PöSour˚10
) || \

117 ((
PINSOURCE
Ë=
EXTI_PöSour˚11
) || \

118 ((
PINSOURCE
Ë=
EXTI_PöSour˚12
) || \

119 ((
PINSOURCE
Ë=
EXTI_PöSour˚13
) || \

120 ((
PINSOURCE
Ë=
EXTI_PöSour˚14
) || \

121 ((
PINSOURCE
Ë=
EXTI_PöSour˚15
))

130 
	#SYSCFG_Mem‹yRem≠_Fœsh
 ((
uöt8_t
)0x00)

	)

131 
	#SYSCFG_Mem‹yRem≠_Sy°emFœsh
 ((
uöt8_t
)0x01)

	)

132 
	#SYSCFG_Mem‹yRem≠_SRAM
 ((
uöt8_t
)0x03)

	)

133 
	#SYSCFG_Mem‹yRem≠_SDRAM
 ((
uöt8_t
)0x04)

	)

135 #i‡
deföed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_Mem‹yRem≠_FSMC
 ((
uöt8_t
)0x02)

	)

139 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

140 
	#SYSCFG_Mem‹yRem≠_FMC
 ((
uöt8_t
)0x02)

	)

143 #i‡
deföed
 (
STM32F40_41xxx
)

144 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

145 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

146 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

147 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FSMC
))

150 #i‡
deföed
 (
STM32F401xx
)

151 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

152 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

153 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
))

156 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

157 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
Ë(((REMAPË=
SYSCFG_Mem‹yRem≠_Fœsh
Ë|| \

	)

158 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_Sy°emFœsh
) || \

159 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SRAM
) || \

160 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_SDRAM
) || \

161 ((
REMAP
Ë=
SYSCFG_Mem‹yRem≠_FMC
))

172 
	#SYSCFG_ETH_MedüI¡îÁ˚_MII
 ((
uöt32_t
)0x00000000)

	)

173 
	#SYSCFG_ETH_MedüI¡îÁ˚_RMII
 ((
uöt32_t
)0x00000001)

	)

175 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
SYSCFG_ETH_MedüI¡îÁ˚_MII
Ë|| \

	)

176 ((
INTERFACE
Ë=
SYSCFG_ETH_MedüI¡îÁ˚_RMII
))

188 
SYSCFG_DeInô
();

189 
SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
);

190 
SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
);

191 
SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
);

192 
SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
);

193 
SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

194 
FœgSètus
 
SYSCFG_GëCom≥nßti⁄CñlSètus
();

196 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h

30 #i‚de‡
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

57 
uöt16_t
 
TIM_PªsˇÀr
;

60 
uöt16_t
 
TIM_Cou¡îMode
;

63 
uöt32_t
 
TIM_Pîiod
;

67 
uöt16_t
 
TIM_ClockDivisi⁄
;

70 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

78 } 
	tTIM_TimeBa£InôTy≥Def
;

86 
uöt16_t
 
TIM_OCMode
;

89 
uöt16_t
 
TIM_OuçutSèã
;

92 
uöt16_t
 
TIM_OuçutNSèã
;

96 
uöt32_t
 
TIM_Pul£
;

99 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

102 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

106 
uöt16_t
 
TIM_OCIdÀSèã
;

110 
uöt16_t
 
TIM_OCNIdÀSèã
;

113 } 
	tTIM_OCInôTy≥Def
;

122 
uöt16_t
 
TIM_Ch™√l
;

125 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

128 
uöt16_t
 
TIM_ICSñe˘i⁄
;

131 
uöt16_t
 
TIM_ICPªsˇÀr
;

134 
uöt16_t
 
TIM_ICFûãr
;

136 } 
	tTIM_ICInôTy≥Def
;

146 
uöt16_t
 
TIM_OSSRSèã
;

149 
uöt16_t
 
TIM_OSSISèã
;

152 
uöt16_t
 
TIM_LOCKLevñ
;

155 
uöt16_t
 
TIM_DódTime
;

159 
uöt16_t
 
TIM_Bªak
;

162 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

165 
uöt16_t
 
TIM_Autom©icOuçut
;

167 } 
	tTIM_BDTRInôTy≥Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

176 ((
PERIPH
Ë=
TIM2
) || \

177 ((
PERIPH
Ë=
TIM3
) || \

178 ((
PERIPH
Ë=
TIM4
) || \

179 ((
PERIPH
Ë=
TIM5
) || \

180 ((
PERIPH
Ë=
TIM6
) || \

181 ((
PERIPH
Ë=
TIM7
) || \

182 ((
PERIPH
Ë=
TIM8
) || \

183 ((
PERIPH
Ë=
TIM9
) || \

184 ((
PERIPH
Ë=
TIM10
) || \

185 ((
PERIPH
Ë=
TIM11
) || \

186 ((
PERIPH
Ë=
TIM12
) || \

187 (((
PERIPH
Ë=
TIM13
) || \

188 ((
PERIPH
Ë=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

191 ((
PERIPH
Ë=
TIM2
) || \

192 ((
PERIPH
Ë=
TIM3
) || \

193 ((
PERIPH
Ë=
TIM4
) || \

194 ((
PERIPH
Ë=
TIM5
) || \

195 ((
PERIPH
Ë=
TIM8
) || \

196 ((
PERIPH
Ë=
TIM9
) || \

197 ((
PERIPH
Ë=
TIM10
) || \

198 ((
PERIPH
Ë=
TIM11
) || \

199 ((
PERIPH
Ë=
TIM12
) || \

200 ((
PERIPH
Ë=
TIM13
) || \

201 ((
PERIPH
Ë=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

205 ((
PERIPH
Ë=
TIM2
) || \

206 ((
PERIPH
Ë=
TIM3
) || \

207 ((
PERIPH
Ë=
TIM4
) || \

208 ((
PERIPH
Ë=
TIM5
) || \

209 ((
PERIPH
Ë=
TIM8
) || \

210 ((
PERIPH
Ë=
TIM9
) || \

211 ((
PERIPH
Ë=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

214 ((
PERIPH
Ë=
TIM2
) || \

215 ((
PERIPH
Ë=
TIM3
) || \

216 ((
PERIPH
Ë=
TIM4
) || \

217 ((
PERIPH
Ë=
TIM5
) || \

218 ((
PERIPH
Ë=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

221 ((
PERIPH
Ë=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
Ë|| \

	)

224 ((
PERIPH
Ë=
TIM2
) || \

225 ((
PERIPH
Ë=
TIM3
) || \

226 ((
PERIPH
Ë=
TIM4
) || \

227 ((
PERIPH
Ë=
TIM5
) || \

228 ((
PERIPH
Ë=
TIM6
) || \

229 ((
PERIPH
Ë=
TIM7
) || \

230 ((
PERIPH
Ë=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMxË=
TIM2
Ë|| \

	)

233 ((
TIMx
Ë=
TIM5
) || \

234 ((
TIMx
Ë=
TIM11
))

240 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

241 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

242 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

243 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
Ë|| \

	)

247 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

248 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

249 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

250 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

251 ((
MODE
Ë=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
Ë|| \

	)

253 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

254 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

255 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

256 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

257 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

258 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

259 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

268 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
Ë|| \

	)

271 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

280 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

281 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

282 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

283 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

286 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

287 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

288 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

291 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
Ë|| \

	)

293 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

294 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

303 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
Ë|| \

	)

307 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

308 ((
DIV
Ë=
TIM_CKD_DIV4
))

317 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

318 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

319 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

320 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

321 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
Ë|| \

	)

323 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

324 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

325 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

326 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

335 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

336 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
Ë|| \

	)

338 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

347 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

348 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
Ë|| \

	)

350 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

359 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

360 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
Ë|| \

	)

362 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

371 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

372 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
Ë|| \

	)

374 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

383 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

384 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
Ë|| \

	)

386 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

395 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

396 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
Ë|| \

	)

398 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

407 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

408 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
Ë|| \

	)

410 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

419 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

420 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
Ë|| \

	)

422 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

431 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

432 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
Ë|| \

	)

434 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

443 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

444 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

445 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

446 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
Ë|| \

	)

448 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

449 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

450 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

459 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

460 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
Ë|| \

	)

462 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

471 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

472 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
Ë|| \

	)

474 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

483 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

484 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
Ë|| \

	)

486 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

495 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

496 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
Ë|| \

	)

498 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

507 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

508 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

509 
	#TIM_ICPﬁ¨ôy_BŸhEdge
 ((
uöt16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
Ë|| \

	)

511 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
)|| \

512 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_BŸhEdge
))

521 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

523 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

525 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
Ë|| \

	)

527 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

528 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

538 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

539 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

540 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
Ë|| \

	)

542 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

559 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

560 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
Ë|| \

	)

564 ((
IT
Ë=
TIM_IT_CC1
) || \

565 ((
IT
Ë=
TIM_IT_CC2
) || \

566 ((
IT
Ë=
TIM_IT_CC3
) || \

567 ((
IT
Ë=
TIM_IT_CC4
) || \

568 ((
IT
Ë=
TIM_IT_COM
) || \

569 ((
IT
Ë=
TIM_IT_Triggî
) || \

570 ((
IT
Ë=
TIM_IT_Bªak
))

579 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

580 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

581 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

582 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

583 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

584 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

585 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

586 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

587 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

588 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

589 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

590 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

591 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

592 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

593 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

594 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

595 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

596 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

597 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

598 
	#TIM_DMABa£_OR
 ((
uöt16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
Ë|| \

	)

600 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

601 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

602 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

603 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

604 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

605 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

606 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

607 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

608 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

609 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

610 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

611 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

612 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

613 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

614 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

615 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

616 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

617 ((
BASE
Ë=
TIM_DMABa£_DCR
) || \

618 ((
BASE
Ë=
TIM_DMABa£_OR
))

627 
	#TIM_DMABur°Lígth_1Tøns„r
 ((
uöt16_t
)0x0000)

	)

628 
	#TIM_DMABur°Lígth_2Tøns„rs
 ((
uöt16_t
)0x0100)

	)

629 
	#TIM_DMABur°Lígth_3Tøns„rs
 ((
uöt16_t
)0x0200)

	)

630 
	#TIM_DMABur°Lígth_4Tøns„rs
 ((
uöt16_t
)0x0300)

	)

631 
	#TIM_DMABur°Lígth_5Tøns„rs
 ((
uöt16_t
)0x0400)

	)

632 
	#TIM_DMABur°Lígth_6Tøns„rs
 ((
uöt16_t
)0x0500)

	)

633 
	#TIM_DMABur°Lígth_7Tøns„rs
 ((
uöt16_t
)0x0600)

	)

634 
	#TIM_DMABur°Lígth_8Tøns„rs
 ((
uöt16_t
)0x0700)

	)

635 
	#TIM_DMABur°Lígth_9Tøns„rs
 ((
uöt16_t
)0x0800)

	)

636 
	#TIM_DMABur°Lígth_10Tøns„rs
 ((
uöt16_t
)0x0900)

	)

637 
	#TIM_DMABur°Lígth_11Tøns„rs
 ((
uöt16_t
)0x0A00)

	)

638 
	#TIM_DMABur°Lígth_12Tøns„rs
 ((
uöt16_t
)0x0B00)

	)

639 
	#TIM_DMABur°Lígth_13Tøns„rs
 ((
uöt16_t
)0x0C00)

	)

640 
	#TIM_DMABur°Lígth_14Tøns„rs
 ((
uöt16_t
)0x0D00)

	)

641 
	#TIM_DMABur°Lígth_15Tøns„rs
 ((
uöt16_t
)0x0E00)

	)

642 
	#TIM_DMABur°Lígth_16Tøns„rs
 ((
uöt16_t
)0x0F00)

	)

643 
	#TIM_DMABur°Lígth_17Tøns„rs
 ((
uöt16_t
)0x1000)

	)

644 
	#TIM_DMABur°Lígth_18Tøns„rs
 ((
uöt16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Tøns„r
Ë|| \

	)

646 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Tøns„rs
) || \

647 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Tøns„rs
) || \

648 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Tøns„rs
) || \

649 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Tøns„rs
) || \

650 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Tøns„rs
) || \

651 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Tøns„rs
) || \

652 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Tøns„rs
) || \

653 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Tøns„rs
) || \

654 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Tøns„rs
) || \

655 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Tøns„rs
) || \

656 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Tøns„rs
) || \

657 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Tøns„rs
) || \

658 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Tøns„rs
) || \

659 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Tøns„rs
) || \

660 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Tøns„rs
) || \

661 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Tøns„rs
) || \

662 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Tøns„rs
))

671 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

677 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
Ë|| \

	)

693 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
Ë|| \

	)

713 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

714 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

715 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

716 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
Ë=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
Ë|| \

	)

721 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

722 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

723 ((
SELECTION
Ë=
TIM_TS_ITR3
))

732 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

733 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

734 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
Ë|| \

	)

746 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

755 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

756 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
Ë|| \

	)

758 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

767 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

768 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
Ë|| \

	)

770 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

779 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

780 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

781 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
Ë|| \

	)

783 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

784 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

794 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

795 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

796 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

797 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

798 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

799 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

800 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

801 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

812 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

815 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
Ë|| \

	)

817 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

826 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

827 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
Ë|| \

	)

829 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

838 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

839 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
Ë|| \

	)

841 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

851 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

852 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
Ë|| \

	)

854 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

863 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

864 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

865 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

866 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

867 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

868 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

869 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

870 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
Ë|| \

	)

872 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

873 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

874 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

875 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

876 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

877 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

878 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

887 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

888 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

889 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

890 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
Ë|| \

	)

892 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

893 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

894 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

903 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

904 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
Ë|| \

	)

906 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

914 
	#TIM2_TIM8_TRGO
 ((
uöt16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
uöt16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
uöt16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
uöt16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
uöt16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
uöt16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
uöt16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
uöt16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
uöt16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
uöt16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
Ë(((TIM_REMAPË=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
Ë=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
Ë=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
Ë=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
Ë=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
Ë=
TIM5_LSI
)||\

933 ((
TIM_REMAP
Ë=
TIM5_LSE
)||\

934 ((
TIM_REMAP
Ë=
TIM5_RTC
)||\

935 ((
TIM_REMAP
Ë=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
Ë=
TIM11_HSE
))

945 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

951 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
Ë|| \

	)

958 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

959 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

960 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

961 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

962 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

963 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

964 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

965 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

996 
	#TIM_DMABur°Lígth_1Byã
 
TIM_DMABur°Lígth_1Tøns„r


	)

997 
	#TIM_DMABur°Lígth_2Byãs
 
TIM_DMABur°Lígth_2Tøns„rs


	)

998 
	#TIM_DMABur°Lígth_3Byãs
 
TIM_DMABur°Lígth_3Tøns„rs


	)

999 
	#TIM_DMABur°Lígth_4Byãs
 
TIM_DMABur°Lígth_4Tøns„rs


	)

1000 
	#TIM_DMABur°Lígth_5Byãs
 
TIM_DMABur°Lígth_5Tøns„rs


	)

1001 
	#TIM_DMABur°Lígth_6Byãs
 
TIM_DMABur°Lígth_6Tøns„rs


	)

1002 
	#TIM_DMABur°Lígth_7Byãs
 
TIM_DMABur°Lígth_7Tøns„rs


	)

1003 
	#TIM_DMABur°Lígth_8Byãs
 
TIM_DMABur°Lígth_8Tøns„rs


	)

1004 
	#TIM_DMABur°Lígth_9Byãs
 
TIM_DMABur°Lígth_9Tøns„rs


	)

1005 
	#TIM_DMABur°Lígth_10Byãs
 
TIM_DMABur°Lígth_10Tøns„rs


	)

1006 
	#TIM_DMABur°Lígth_11Byãs
 
TIM_DMABur°Lígth_11Tøns„rs


	)

1007 
	#TIM_DMABur°Lígth_12Byãs
 
TIM_DMABur°Lígth_12Tøns„rs


	)

1008 
	#TIM_DMABur°Lígth_13Byãs
 
TIM_DMABur°Lígth_13Tøns„rs


	)

1009 
	#TIM_DMABur°Lígth_14Byãs
 
TIM_DMABur°Lígth_14Tøns„rs


	)

1010 
	#TIM_DMABur°Lígth_15Byãs
 
TIM_DMABur°Lígth_15Tøns„rs


	)

1011 
	#TIM_DMABur°Lígth_16Byãs
 
TIM_DMABur°Lígth_16Tøns„rs


	)

1012 
	#TIM_DMABur°Lígth_17Byãs
 
TIM_DMABur°Lígth_17Tøns„rs


	)

1013 
	#TIM_DMABur°Lígth_18Byãs
 
TIM_DMABur°Lígth_18Tøns„rs


	)

1026 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

1027 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1028 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1029 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

1030 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

1031 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
);

1032 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
);

1033 
uöt32_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1034 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1035 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1036 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

1037 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1038 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

1039 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1043 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1044 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1045 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1046 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1047 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1048 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

1049 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
);

1050 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
);

1051 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
);

1052 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
);

1053 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1054 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1055 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1056 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1057 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1058 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1059 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1060 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1061 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1062 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1063 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1064 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1065 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1066 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1067 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1068 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1069 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1070 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1071 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1072 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1073 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1074 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1075 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1076 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

1080 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1081 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1082 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1083 
uöt32_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1084 
uöt32_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1085 
uöt32_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1086 
uöt32_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1087 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1088 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1089 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1090 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

1094 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

1095 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1096 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1097 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1101 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

1102 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1103 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1104 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1105 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1106 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

1107 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1108 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1111 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

1112 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1113 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1114 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

1115 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1116 
uöt16_t
 
ExtTRGFûãr
);

1117 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1118 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

1121 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1122 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

1123 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1124 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1125 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1126 
uöt16_t
 
ExtTRGFûãr
);

1129 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1130 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

1131 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1134 
TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
);

1136 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h

30 #i‚de‡
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

56 
uöt32_t
 
USART_BaudR©e
;

62 
uöt16_t
 
USART_W‹dLígth
;

65 
uöt16_t
 
USART_St›Bôs
;

68 
uöt16_t
 
USART_P¨ôy
;

75 
uöt16_t
 
USART_Mode
;

78 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

81 } 
	tUSART_InôTy≥Def
;

90 
uöt16_t
 
USART_Clock
;

93 
uöt16_t
 
USART_CPOL
;

96 
uöt16_t
 
USART_CPHA
;

99 
uöt16_t
 
USART_La°Bô
;

102 } 
	tUSART_ClockInôTy≥Def
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
Ë|| \

	)

111 ((
PERIPH
Ë=
USART2
) || \

112 ((
PERIPH
Ë=
USART3
) || \

113 ((
PERIPH
Ë=
UART4
) || \

114 ((
PERIPH
Ë=
UART5
) || \

115 ((
PERIPH
Ë=
USART6
) || \

116 ((
PERIPH
Ë=
UART7
) || \

117 ((
PERIPH
Ë=
UART8
))

119 
	#IS_USART_1236_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
Ë|| \

	)

120 ((
PERIPH
Ë=
USART2
) || \

121 ((
PERIPH
Ë=
USART3
) || \

122 ((
PERIPH
Ë=
USART6
))

128 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

129 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
Ë|| \

	)

132 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

141 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

142 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

143 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

144 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
Ë|| \

	)

146 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

147 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

148 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

157 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

158 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

159 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
Ë|| \

	)

161 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

162 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

171 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

181 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

182 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

183 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

184 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

186 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

187 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

188 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

189 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

197 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

198 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
Ë|| \

	)

200 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

209 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

233 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

234 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
Ë|| \

	)

236 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

245 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
uöt16_t
)0x0325Ë

	)

250 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
uöt16_t
)0x0360Ë

	)

255 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
Ë|| \

	)

267 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

268 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

269 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

270 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
Ë|| \

	)

271 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

272 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

273 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

274 ((
IT
Ë=
USART_IT_ORE_RX
Ë|| ((ITË=
USART_IT_ORE_ER
) || \

275 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

276 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
Ë|| \

	)

277 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

286 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

298 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
Ë|| \

	)

301 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

310 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

311 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
Ë\

	)

313 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

314 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

323 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

324 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
Ë|| \

	)

326 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

335 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
Ë|| \

	)

346 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

347 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

348 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

349 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

369 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

372 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

373 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

374 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

375 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

376 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

377 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

378 
USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

379 
USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

382 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

383 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

386 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

387 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

388 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

391 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

392 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

393 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

396 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

399 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

400 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

401 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

404 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

408 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

411 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

412 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

413 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

414 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

415 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

417 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h

30 #i‚de‡
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

59 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

60 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

61 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

62 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
Ë|| \

	)

64 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

65 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

66 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

82 
WWDG_DeInô
();

85 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

86 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

87 
WWDG_E«bÀIT
();

88 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

91 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

94 
FœgSètus
 
WWDG_GëFœgSètus
();

95 
WWDG_CÀ¨Fœg
();

97 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

118 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

121 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

125 
	}
}

136 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

138 
uöt8_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

142 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

143 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

145 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

148 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

149 
tmµª
 = (0x4 - 
tmµri‹ôy
);

150 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

152 
tmµri‹ôy
 = 
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

153 
tmµri‹ôy
 |(
uöt8_t
)(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
);

155 
tmµri‹ôy
 =Åmppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

160 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

161 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

167 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

183 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

184 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

186 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

202 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 i‡(
NewSèã
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowîMode
;

211 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

213 
	}
}

223 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

226 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

227 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

235 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c

106 
	~"°m32f4xx_adc.h
"

107 
	~"°m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
uöt32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
uöt32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
uöt32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
uöt32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
uöt32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
uöt32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
uöt32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
uöt32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
uöt32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
uöt32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
uöt32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
uöt32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
uöt8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
uöt32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeInô
()

216 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
ENABLE
);

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

237 
uöt32_t
 
tm¥eg1
 = 0;

238 
uöt8_t
 
tm¥eg2
 = 0;

240 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as£π_∑øm
(
	`IS_ADC_RESOLUTION
(
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
));

242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
));

243 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
));

244 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
));

245 
	`as£π_∑øm
(
	`IS_ADC_EXT_TRIG
(
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
));

246 
	`as£π_∑øm
(
	`IS_ADC_DATA_ALIGN
(
ADC_InôSåu˘
->
ADC_D©aAlign
));

247 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
));

251 
tm¥eg1
 = 
ADCx
->
CR1
;

254 
tm¥eg1
 &
CR1_CLEAR_MASK
;

259 
tm¥eg1
 |(
uöt32_t
)(((uöt32_t)
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 << 8) | \

260 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
);

262 
ADCx
->
CR1
 = 
tm¥eg1
;

265 
tm¥eg1
 = 
ADCx
->
CR2
;

268 
tm¥eg1
 &
CR2_CLEAR_MASK
;

276 
tm¥eg1
 |(
uöt32_t
)(
ADC_InôSåu˘
->
ADC_D©aAlign
 | \

277 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 |

278 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 | \

279 ((
uöt32_t
)
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 << 1));

282 
ADCx
->
CR2
 = 
tm¥eg1
;

285 
tm¥eg1
 = 
ADCx
->
SQR1
;

288 
tm¥eg1
 &
SQR1_L_RESET
;

292 
tm¥eg2
 |(
uöt8_t
)(
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 - (uint8_t)1);

293 
tm¥eg1
 |((
uöt32_t
)
tm¥eg2
 << 20);

296 
ADCx
->
SQR1
 = 
tm¥eg1
;

297 
	}
}

310 
	$ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
)

313 
ADC_InôSåu˘
->
ADC_Resﬁuti⁄
 = 
ADC_Resﬁuti⁄_12b
;

316 
ADC_InôSåu˘
->
ADC_SˇnC⁄vMode
 = 
DISABLE
;

319 
ADC_InôSåu˘
->
ADC_C⁄töuousC⁄vMode
 = 
DISABLE
;

322 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄vEdge
 = 
ADC_Exã∫ÆTrigC⁄vEdge_N⁄e
;

325 
ADC_InôSåu˘
->
ADC_Exã∫ÆTrigC⁄v
 = 
ADC_Exã∫ÆTrigC⁄v_T1_CC1
;

328 
ADC_InôSåu˘
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

331 
ADC_InôSåu˘
->
ADC_NbrOfC⁄vîsi⁄
 = 1;

332 
	}
}

341 
	$ADC_Comm⁄Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

343 
uöt32_t
 
tm¥eg1
 = 0;

345 
	`as£π_∑øm
(
	`IS_ADC_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
));

346 
	`as£π_∑øm
(
	`IS_ADC_PRESCALER
(
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
));

347 
	`as£π_∑øm
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
));

348 
	`as£π_∑øm
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
));

351 
tm¥eg1
 = 
ADC
->
CCR
;

354 
tm¥eg1
 &
CR_CLEAR_MASK
;

362 
tm¥eg1
 |(
uöt32_t
)(
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 |

363 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 |

364 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 |

365 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
);

368 
ADC
->
CCR
 = 
tm¥eg1
;

369 
	}
}

377 
	$ADC_Comm⁄Såu˘Inô
(
ADC_Comm⁄InôTy≥Def
* 
ADC_Comm⁄InôSåu˘
)

380 
ADC_Comm⁄InôSåu˘
->
ADC_Mode
 = 
ADC_Mode_Indïídít
;

383 
ADC_Comm⁄InôSåu˘
->
ADC_PªsˇÀr
 = 
ADC_PªsˇÀr_Div2
;

386 
ADC_Comm⁄InôSåu˘
->
ADC_DMAAc˚ssMode
 = 
ADC_DMAAc˚ssMode_DißbÀd
;

389 
ADC_Comm⁄InôSåu˘
->
ADC_TwoSam∂ögDñay
 = 
ADC_TwoSam∂ögDñay_5Cy˛es
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
)

457 
uöt32_t
 
tm¥eg
 = 0;

459 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as£π_∑øm
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_A«logW©chdog
));

463 
tm¥eg
 = 
ADCx
->
CR1
;

466 
tm¥eg
 &
CR1_AWDMode_RESET
;

469 
tm¥eg
 |
ADC_A«logW©chdog
;

472 
ADCx
->
CR1
 = 
tm¥eg
;

473 
	}
}

484 
	$ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
,

485 
uöt16_t
 
LowThªshﬁd
)

488 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
HighThªshﬁd
));

490 
	`as£π_∑øm
(
	`IS_ADC_THRESHOLD
(
LowThªshﬁd
));

493 
ADCx
->
HTR
 = 
HighThªshﬁd
;

496 
ADCx
->
LTR
 = 
LowThªshﬁd
;

497 
	}
}

525 
	$ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
)

527 
uöt32_t
 
tm¥eg
 = 0;

529 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

533 
tm¥eg
 = 
ADCx
->
CR1
;

536 
tm¥eg
 &
CR1_AWDCH_RESET
;

539 
tm¥eg
 |
ADC_Ch™√l
;

542 
ADCx
->
CR1
 = 
tm¥eg
;

543 
	}
}

589 
	$ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

592 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

593 i‡(
NewSèã
 !
DISABLE
)

596 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

618 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

619 i‡(
NewSèã
 !
DISABLE
)

622 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

717 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

719 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

721 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_RANK
(
R™k
));

722 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

725 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

728 
tm¥eg1
 = 
ADCx
->
SMPR1
;

731 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Ch™√l
 - 10));

734 
tm¥eg1
 &~
tm¥eg2
;

737 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * (
ADC_Ch™√l
 - 10));

740 
tm¥eg1
 |
tm¥eg2
;

743 
ADCx
->
SMPR1
 = 
tm¥eg1
;

748 
tm¥eg1
 = 
ADCx
->
SMPR2
;

751 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

754 
tm¥eg1
 &~
tm¥eg2
;

757 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

760 
tm¥eg1
 |
tm¥eg2
;

763 
ADCx
->
SMPR2
 = 
tm¥eg1
;

766 i‡(
R™k
 < 7)

769 
tm¥eg1
 = 
ADCx
->
SQR3
;

772 
tm¥eg2
 = 
SQR3_SQ_SET
 << (5 * (
R™k
 - 1));

775 
tm¥eg1
 &~
tm¥eg2
;

778 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 1));

781 
tm¥eg1
 |
tm¥eg2
;

784 
ADCx
->
SQR3
 = 
tm¥eg1
;

787 i‡(
R™k
 < 13)

790 
tm¥eg1
 = 
ADCx
->
SQR2
;

793 
tm¥eg2
 = 
SQR2_SQ_SET
 << (5 * (
R™k
 - 7));

796 
tm¥eg1
 &~
tm¥eg2
;

799 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 7));

802 
tm¥eg1
 |
tm¥eg2
;

805 
ADCx
->
SQR2
 = 
tm¥eg1
;

811 
tm¥eg1
 = 
ADCx
->
SQR1
;

814 
tm¥eg2
 = 
SQR1_SQ_SET
 << (5 * (
R™k
 - 13));

817 
tm¥eg1
 &~
tm¥eg2
;

820 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
R™k
 - 13));

823 
tm¥eg1
 |
tm¥eg2
;

826 
ADCx
->
SQR1
 = 
tm¥eg1
;

828 
	}
}

835 
	$ADC_So·w¨eSèπC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

838 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FœgSètus
 
	$ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
)

851 
FœgSètus
 
bô°©us
 = 
RESET
;

853 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i‡((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
Ë!(
uöt32_t
)
RESET
)

859 
bô°©us
 = 
SET
;

864 
bô°©us
 = 
RESET
;

868  
bô°©us
;

869 
	}
}

879 
	$ADC_EOCOnEachReguœrCh™√lCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

882 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

885 i‡(
NewSèã
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_C⁄töuousModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

907 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

910 i‡(
NewSèã
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
)

932 
uöt32_t
 
tm¥eg1
 = 0;

933 
uöt32_t
 
tm¥eg2
 = 0;

936 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as£π_∑øm
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numbî
));

940 
tm¥eg1
 = 
ADCx
->
CR1
;

943 
tm¥eg1
 &
CR1_DISCNUM_RESET
;

946 
tm¥eg2
 = 
Numbî
 - 1;

947 
tm¥eg1
 |
tm¥eg2
 << 13;

950 
ADCx
->
CR1
 = 
tm¥eg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

965 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

968 i‡(
NewSèã
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
uöt16_t
 
	$ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
)

988 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
uöt16_t
Ë
ADCx
->
DR
;

992 
	}
}

1006 
uöt32_t
 
	$ADC_GëMu…iModeC⁄vîsi⁄VÆue
()

1009  (*(
__IO
 
uöt32_t
 *Ë
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1055 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1057 i‡(
NewSèã
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMAReque°A·îLa°Tøns„rCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1079 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1081 i‡(
NewSèã
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
uöt32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_Mu…iModeDMAReque°A·îLa°Tøns„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1106 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1107 i‡(
NewSèã
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
uöt32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
uöt32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
)

1192 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0, 
tm¥eg3
 = 0;

1194 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as£π_∑øm
(
	`IS_ADC_CHANNEL
(
ADC_Ch™√l
));

1196 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_RANK
(
R™k
));

1197 
	`as£π_∑øm
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam∂eTime
));

1199 i‡(
ADC_Ch™√l
 > 
ADC_Ch™√l_9
)

1202 
tm¥eg1
 = 
ADCx
->
SMPR1
;

1204 
tm¥eg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Ch™√l
 - 10));

1206 
tm¥eg1
 &~
tm¥eg2
;

1208 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3*(
ADC_Ch™√l
 - 10));

1210 
tm¥eg1
 |
tm¥eg2
;

1212 
ADCx
->
SMPR1
 = 
tm¥eg1
;

1217 
tm¥eg1
 = 
ADCx
->
SMPR2
;

1219 
tm¥eg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Ch™√l
);

1221 
tm¥eg1
 &~
tm¥eg2
;

1223 
tm¥eg2
 = (
uöt32_t
)
ADC_Sam∂eTime
 << (3 * 
ADC_Ch™√l
);

1225 
tm¥eg1
 |
tm¥eg2
;

1227 
ADCx
->
SMPR2
 = 
tm¥eg1
;

1231 
tm¥eg1
 = 
ADCx
->
JSQR
;

1233 
tm¥eg3
 = (
tm¥eg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tm¥eg2
 = 
JSQR_JSQ_SET
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1237 
tm¥eg1
 &~
tm¥eg2
;

1239 
tm¥eg2
 = (
uöt32_t
)
ADC_Ch™√l
 << (5 * (
uöt8_t
)((
R™k
 + 3Ë- (
tm¥eg3
 + 1)));

1241 
tm¥eg1
 |
tm¥eg2
;

1243 
ADCx
->
JSQR
 = 
tm¥eg1
;

1244 
	}
}

1253 
	$ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
)

1255 
uöt32_t
 
tm¥eg1
 = 0;

1256 
uöt32_t
 
tm¥eg2
 = 0;

1258 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_LENGTH
(
Lígth
));

1262 
tm¥eg1
 = 
ADCx
->
JSQR
;

1265 
tm¥eg1
 &
JSQR_JL_RESET
;

1268 
tm¥eg2
 = 
Lígth
 - 1;

1269 
tm¥eg1
 |
tm¥eg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tm¥eg1
;

1273 
	}
}

1288 
	$ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
)

1290 
__IO
 
uöt32_t
 
tmp
 = 0;

1292 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1294 
	`as£π_∑øm
(
	`IS_ADC_OFFSET
(
Off£t
));

1296 
tmp
 = (
uöt32_t
)
ADCx
;

1297 
tmp
 +
ADC_Inje˘edCh™√l
;

1300 *(
__IO
 
uöt32_t
 *Ë
tmp
 = (uöt32_t)
Off£t
;

1301 
	}
}

1326 
	$ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
)

1328 
uöt32_t
 
tm¥eg
 = 0;

1330 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Exã∫ÆTrigInjecC⁄v
));

1334 
tm¥eg
 = 
ADCx
->
CR2
;

1337 
tm¥eg
 &
CR2_JEXTSEL_RESET
;

1340 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄v
;

1343 
ADCx
->
CR2
 = 
tm¥eg
;

1344 
	}
}

1360 
	$ADC_Exã∫ÆTrigInje˘edC⁄vEdgeC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄vEdge
)

1362 
uöt32_t
 
tm¥eg
 = 0;

1364 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as£π_∑øm
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_Exã∫ÆTrigInjecC⁄vEdge
));

1367 
tm¥eg
 = 
ADCx
->
CR2
;

1369 
tm¥eg
 &
CR2_JEXTEN_RESET
;

1371 
tm¥eg
 |
ADC_Exã∫ÆTrigInjecC⁄vEdge
;

1373 
ADCx
->
CR2
 = 
tm¥eg
;

1374 
	}
}

1381 
	$ADC_So·w¨eSèπInje˘edC⁄v
(
ADC_Ty≥Def
* 
ADCx
)

1384 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
uöt32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FœgSètus
 
	$ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
)

1396 
FœgSètus
 
bô°©us
 = 
RESET
;

1398 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i‡((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
Ë!(
uöt32_t
)
RESET
)

1404 
bô°©us
 = 
SET
;

1409 
bô°©us
 = 
RESET
;

1412  
bô°©us
;

1413 
	}
}

1423 
	$ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1426 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1428 i‡(
NewSèã
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1452 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1454 i‡(
NewSèã
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
uöt32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
uöt32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
uöt16_t
 
	$ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
)

1479 
__IO
 
uöt32_t
 
tmp
 = 0;

1482 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as£π_∑øm
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_Inje˘edCh™√l
));

1485 
tmp
 = (
uöt32_t
)
ADCx
;

1486 
tmp
 +
ADC_Inje˘edCh™√l
 + 
JDR_OFFSET
;

1489  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

1490 
	}
}

1584 
	$ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1586 
uöt32_t
 
ômask
 = 0;

1588 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1590 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
ômask
 = (
uöt8_t
)
ADC_IT
;

1594 
ômask
 = (
uöt32_t
)0x01 << itmask;

1596 i‡(
NewSèã
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
ômask
;

1604 
ADCx
->
CR1
 &(~(
uöt32_t
)
ômask
);

1606 
	}
}

1621 
FœgSètus
 
	$ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1623 
FœgSètus
 
bô°©us
 = 
RESET
;

1625 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as£π_∑øm
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i‡((
ADCx
->
SR
 & 
ADC_FLAG
Ë!(
uöt8_t
)
RESET
)

1632 
bô°©us
 = 
SET
;

1637 
bô°©us
 = 
RESET
;

1640  
bô°©us
;

1641 
	}
}

1656 
	$ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
)

1659 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as£π_∑øm
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
uöt32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITSètus
 
	$ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1679 
ITSètus
 
bô°©us
 = 
RESET
;

1680 
uöt32_t
 
ômask
 = 0, 
íabÀ°©us
 = 0;

1683 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
ômask
 = 
ADC_IT
 >> 8;

1690 
íabÀ°©us
 = (
ADCx
->
CR1
 & ((
uöt32_t
)0x01 << (
uöt8_t
)
ADC_IT
)) ;

1693 i‡(((
ADCx
->
SR
 & 
ômask
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1696 
bô°©us
 = 
SET
;

1701 
bô°©us
 = 
RESET
;

1704  
bô°©us
;

1705 
	}
}

1718 
	$ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
)

1720 
uöt8_t
 
ômask
 = 0;

1722 
	`as£π_∑øm
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as£π_∑øm
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
ômask
 = (
uöt8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
uöt32_t
)
ômask
;

1728 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c

85 
	~"°m32f4xx_ˇn.h
"

86 
	~"°m32f4xx_rcc.h
"

100 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

103 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

106 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

109 
	#INAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

111 
	#SLAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

114 
	#CAN_FLAGS_TSR
 ((
uöt32_t
)0x08000000)

	)

116 
	#CAN_FLAGS_RF1R
 ((
uöt32_t
)0x04000000)

	)

118 
	#CAN_FLAGS_RF0R
 ((
uöt32_t
)0x02000000)

	)

120 
	#CAN_FLAGS_MSR
 ((
uöt32_t
)0x01000000)

	)

122 
	#CAN_FLAGS_ESR
 ((
uöt32_t
)0x00F00000)

	)

125 
	#CAN_TXMAILBOX_0
 ((
uöt8_t
)0x00)

	)

126 
	#CAN_TXMAILBOX_1
 ((
uöt8_t
)0x01)

	)

127 
	#CAN_TXMAILBOX_2
 ((
uöt8_t
)0x02)

	)

129 
	#CAN_MODE_MASK
 ((
uöt32_t
Ë0x00000003)

	)

135 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

167 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

170 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

172 i‡(
CANx
 =
CAN1
)

175 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

177 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

182 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

184 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

186 
	}
}

197 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

199 
uöt8_t
 
InôSètus
 = 
CAN_InôSètus_Faûed
;

200 
uöt32_t
 
waô_ack
 = 0x00000000;

202 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

204 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

205 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

206 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

207 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

208 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

209 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

210 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

211 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

212 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

213 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

216 
CANx
->
MCR
 &(~(
uöt32_t
)
CAN_MCR_SLEEP
);

219 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

222 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë!CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

224 
waô_ack
++;

228 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

230 
InôSètus
 = 
CAN_InôSètus_Faûed
;

235 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

237 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

241 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TTCM
;

245 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

247 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

251 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_ABOM
;

255 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

257 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

261 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_AWUM
;

265 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

267 
CANx
->
MCR
 |
CAN_MCR_NART
;

271 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_NART
;

275 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

277 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

281 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_RFLM
;

285 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

287 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

291 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TXFP
;

295 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30) | \

296 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_SJW
 << 24) | \

297 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16) | \

298 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS2
 << 20) | \

299 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

302 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_INRQ
;

305 
waô_ack
 = 0;

307 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë=CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

309 
waô_ack
++;

313 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

315 
InôSètus
 = 
CAN_InôSètus_Faûed
;

319 
InôSètus
 = 
CAN_InôSètus_Suc˚ss
 ;

324  
InôSètus
;

325 
	}
}

334 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

336 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

338 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

339 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

340 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

341 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

342 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

344 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

347 
CAN1
->
FMR
 |
FMR_FINIT
;

350 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

353 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

356 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

360 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

361 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

362 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

366 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

367 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

368 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

371 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

374 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

376 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

377 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

378 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

380 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

381 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

382 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

386 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

389 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

394 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

398 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

401 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

404 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

407 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

411 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

413 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

417 
CAN1
->
FMR
 &~
FMR_FINIT
;

418 
	}
}

425 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

430 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

433 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

436 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

439 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

442 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

445 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

448 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

451 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

454 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

457 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

460 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

461 
	}
}

468 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

471 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

474 
CAN1
->
FMR
 |
FMR_FINIT
;

477 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

478 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

481 
CAN1
->
FMR
 &~
FMR_FINIT
;

482 
	}
}

493 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

496 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

497 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

499 i‡(
NewSèã
 !
DISABLE
)

502 
CANx
->
MCR
 |
MCR_DBF
;

507 
CANx
->
MCR
 &~
MCR_DBF
;

509 
	}
}

523 
	$CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

526 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

527 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

534 
CANx
->
sTxMaûBox
[0].
TDTR
 |((
uöt32_t
)
CAN_TDT0R_TGT
);

535 
CANx
->
sTxMaûBox
[1].
TDTR
 |((
uöt32_t
)
CAN_TDT1R_TGT
);

536 
CANx
->
sTxMaûBox
[2].
TDTR
 |((
uöt32_t
)
CAN_TDT2R_TGT
);

541 
CANx
->
MCR
 &(
uöt32_t
)(~(uöt32_t)
CAN_MCR_TTCM
);

544 
CANx
->
sTxMaûBox
[0].
TDTR
 &((
uöt32_t
)~
CAN_TDT0R_TGT
);

545 
CANx
->
sTxMaûBox
[1].
TDTR
 &((
uöt32_t
)~
CAN_TDT1R_TGT
);

546 
CANx
->
sTxMaûBox
[2].
TDTR
 &((
uöt32_t
)~
CAN_TDT2R_TGT
);

548 
	}
}

577 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

579 
uöt8_t
 
å™smô_maûbox
 = 0;

581 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

582 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

583 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

584 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

587 i‡((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

589 
å™smô_maûbox
 = 0;

591 i‡((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

593 
å™smô_maûbox
 = 1;

595 i‡((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

597 
å™smô_maûbox
 = 2;

601 
å™smô_maûbox
 = 
CAN_TxSètus_NoMaûBox
;

604 i‡(
å™smô_maûbox
 !
CAN_TxSètus_NoMaûBox
)

607 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

608 i‡(
TxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

610 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

611 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21) | \

612 
TxMesßge
->
RTR
);

616 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

617 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
 << 3) | \

618 
TxMesßge
->
IDE
 | \

619 
TxMesßge
->
RTR
);

623 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

624 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

625 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

628 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

629 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

630 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

631 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

632 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

633 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

634 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

635 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

637 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

639  
å™smô_maûbox
;

640 
	}
}

649 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

651 
uöt32_t
 
°©e
 = 0;

654 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

655 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

657 
TønsmôMaûbox
)

659 (
CAN_TXMAILBOX_0
):

660 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

662 (
CAN_TXMAILBOX_1
):

663 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

665 (
CAN_TXMAILBOX_2
):

666 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

669 
°©e
 = 
CAN_TxSètus_Faûed
;

672 
°©e
)

675 (0x0): 
°©e
 = 
CAN_TxSètus_Pídög
;

678 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
°©e
 = 
CAN_TxSètus_Faûed
;

680 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
°©e
 = 
CAN_TxSètus_Faûed
;

682 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
°©e
 = 
CAN_TxSètus_Faûed
;

685 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
°©e
 = 
CAN_TxSètus_Ok
;

687 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
°©e
 = 
CAN_TxSètus_Ok
;

689 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
°©e
 = 
CAN_TxSètus_Ok
;

691 : 
°©e
 = 
CAN_TxSètus_Faûed
;

694  (
uöt8_t
Ë
°©e
;

695 
	}
}

703 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

706 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

707 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

709 
Maûbox
)

711 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

713 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

715 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

720 
	}
}

750 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

753 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

754 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

756 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

757 i‡(
RxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

759 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

763 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

766 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

768 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

770 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

772 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

773 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

774 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

775 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

776 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

777 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

778 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

779 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

782 i‡(
FIFONumbî
 =
CAN_FIFO0
)

784 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

789 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

791 
	}
}

799 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

802 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

803 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

805 i‡(
FIFONumbî
 =
CAN_FIFO0
)

807 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

812 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

814 
	}
}

822 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

824 
uöt8_t
 
mesßge_≥ndög
=0;

826 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

827 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

828 i‡(
FIFONumbî
 =
CAN_FIFO0
)

830 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

832 i‡(
FIFONumbî
 =
CAN_FIFO1
)

834 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

838 
mesßge_≥ndög
 = 0;

840  
mesßge_≥ndög
;

841 
	}
}

872 
uöt8_t
 
	$CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_O≥øtögMode
)

874 
uöt8_t
 
°©us
 = 
CAN_ModeSètus_Faûed
;

877 
uöt32_t
 
timeout
 = 
INAK_TIMEOUT
;

880 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

881 
	`as£π_∑øm
(
	`IS_CAN_OPERATING_MODE
(
CAN_O≥øtögMode
));

883 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_Inôüliz©i⁄
)

886 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_SLEEP
)Ë| 
CAN_MCR_INRQ
);

889 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
Ë&& (
timeout
 != 0))

891 
timeout
--;

893 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
)

895 
°©us
 = 
CAN_ModeSètus_Faûed
;

899 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

902 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_N‹mÆ
)

905 
CANx
->
MCR
 &(
uöt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

908 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!0Ë&& (
timeout
!=0))

910 
timeout
--;

912 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

914 
°©us
 = 
CAN_ModeSètus_Faûed
;

918 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

921 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_SÀï
)

924 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

927 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
Ë&& (
timeout
!=0))

929 
timeout
--;

931 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
)

933 
°©us
 = 
CAN_ModeSètus_Faûed
;

937 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

942 
°©us
 = 
CAN_ModeSètus_Faûed
;

945  (
uöt8_t
Ë
°©us
;

946 
	}
}

953 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

955 
uöt8_t
 
¶ìp°©us
 = 
CAN_SÀï_Faûed
;

958 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

961 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

964 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

967 
¶ìp°©us
 = 
CAN_SÀï_Ok
;

970  (
uöt8_t
)
¶ìp°©us
;

971 
	}
}

978 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

980 
uöt32_t
 
waô_¶ak
 = 
SLAK_TIMEOUT
;

981 
uöt8_t
 
wakeup°©us
 = 
CAN_WakeUp_Faûed
;

984 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

987 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_SLEEP
;

990 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

992 
waô_¶ak
--;

994 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

997 
wakeup°©us
 = 
CAN_WakeUp_Ok
;

1000  (
uöt8_t
)
wakeup°©us
;

1001 
	}
}

1040 
uöt8_t
 
	$CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
)

1042 
uöt8_t
 
îr‹code
=0;

1045 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1048 
îr‹code
 = (((
uöt8_t
)
CANx
->
ESR
Ë& (uöt8_t)
CAN_ESR_LEC
);

1051  
îr‹code
;

1052 
	}
}

1065 
uöt8_t
 
	$CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1067 
uöt8_t
 
cou¡î
=0;

1070 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1073 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1076  
cou¡î
;

1077 
	}
}

1085 
uöt8_t
 
	$CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

1087 
uöt8_t
 
cou¡î
=0;

1090 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1093 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1096  
cou¡î
;

1097 
	}
}

1290 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1293 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1294 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1295 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1297 i‡(
NewSèã
 !
DISABLE
)

1300 
CANx
->
IER
 |
CAN_IT
;

1305 
CANx
->
IER
 &~
CAN_IT
;

1307 
	}
}

1330 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1332 
FœgSètus
 
bô°©us
 = 
RESET
;

1335 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1336 
	`as£π_∑øm
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1339 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
Ë!(
uöt32_t
)
RESET
)

1342 i‡((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1345 
bô°©us
 = 
SET
;

1350 
bô°©us
 = 
RESET
;

1353 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
Ë!(
uöt32_t
)
RESET
)

1356 i‡((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1359 
bô°©us
 = 
SET
;

1364 
bô°©us
 = 
RESET
;

1367 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
Ë!(
uöt32_t
)
RESET
)

1370 i‡((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1373 
bô°©us
 = 
SET
;

1378 
bô°©us
 = 
RESET
;

1381 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
Ë!(
uöt32_t
)
RESET
)

1384 i‡((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1387 
bô°©us
 = 
SET
;

1392 
bô°©us
 = 
RESET
;

1398 i‡((
uöt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(uöt32_t)
RESET
)

1401 
bô°©us
 = 
SET
;

1406 
bô°©us
 = 
RESET
;

1410  
bô°©us
;

1411 
	}
}

1430 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1432 
uöt32_t
 
Êagtmp
=0;

1434 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1435 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1437 i‡(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1440 
CANx
->
ESR
 = (
uöt32_t
)
RESET
;

1444 
Êagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1446 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
uöt32_t
)
RESET
)

1449 
CANx
->
RF0R
 = (
uöt32_t
)(
Êagtmp
);

1451 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
uöt32_t
)
RESET
)

1454 
CANx
->
RF1R
 = (
uöt32_t
)(
Êagtmp
);

1456 i‡((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
uöt32_t
)
RESET
)

1459 
CANx
->
TSR
 = (
uöt32_t
)(
Êagtmp
);

1464 
CANx
->
MSR
 = (
uöt32_t
)(
Êagtmp
);

1467 
	}
}

1490 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1492 
ITSètus
 
ô°©us
 = 
RESET
;

1494 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1495 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1498 if((
CANx
->
IER
 & 
CAN_IT
Ë!
RESET
)

1501 
CAN_IT
)

1503 
CAN_IT_TME
:

1505 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1507 
CAN_IT_FMP0
:

1509 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1511 
CAN_IT_FF0
:

1513 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1515 
CAN_IT_FOV0
:

1517 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1519 
CAN_IT_FMP1
:

1521 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1523 
CAN_IT_FF1
:

1525 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1527 
CAN_IT_FOV1
:

1529 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1531 
CAN_IT_WKU
:

1533 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1535 
CAN_IT_SLK
:

1537 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1539 
CAN_IT_EWG
:

1541 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1543 
CAN_IT_EPV
:

1545 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1547 
CAN_IT_BOF
:

1549 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1551 
CAN_IT_LEC
:

1553 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1555 
CAN_IT_ERR
:

1557 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1561 
ô°©us
 = 
RESET
;

1568 
ô°©us
 = 
RESET
;

1572  
ô°©us
;

1573 
	}
}

1594 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1597 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1598 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1600 
CAN_IT
)

1602 
CAN_IT_TME
:

1604 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1606 
CAN_IT_FF0
:

1608 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1610 
CAN_IT_FOV0
:

1612 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1614 
CAN_IT_FF1
:

1616 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1618 
CAN_IT_FOV1
:

1620 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1622 
CAN_IT_WKU
:

1624 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1626 
CAN_IT_SLK
:

1628 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1630 
CAN_IT_EWG
:

1632 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1635 
CAN_IT_EPV
:

1637 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1640 
CAN_IT_BOF
:

1642 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1645 
CAN_IT_LEC
:

1647 
CANx
->
ESR
 = 
RESET
;

1649 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1651 
CAN_IT_ERR
:

1653 
CANx
->
ESR
 = 
RESET
;

1655 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1661 
	}
}

1672 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

1674 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

1676 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

1679 
≥ndögbô°©us
 = 
SET
;

1684 
≥ndögbô°©us
 = 
RESET
;

1686  
≥ndögbô°©us
;

1687 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c

29 
	~"°m32f4xx_¸c.h
"

56 
	$CRC_Re£tDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
uöt32_t
 
	$CRC_CÆcCRC
(
uöt32_t
 
D©a
)

69 
CRC
->
DR
 = 
D©a
;

71  (
CRC
->
DR
);

72 
	}
}

80 
uöt32_t
 
	$CRC_CÆcBlockCRC
(
uöt32_t
 
pBuf„r
[], uöt32_à
Buf„rLígth
)

82 
uöt32_t
 
ödex
 = 0;

84 
ödex
 = 0; index < 
Buf„rLígth
; index++)

86 
CRC
->
DR
 = 
pBuf„r
[
ödex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
uöt32_t
 
	$CRC_GëCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
)

108 
CRC
->
IDR
 = 
IDVÆue
;

109 
	}
}

116 
uöt8_t
 
	$CRC_GëIDRegi°î
()

118  (
CRC
->
IDR
);

119 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c

164 
	~"°m32f4xx_¸yp.h
"

165 
	~"°m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
uöt8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
uöt16_t
)0xFFFF)

	)

219 
	$CRYP_DeInô
()

222 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

238 
	`as£π_∑øm
(
	`IS_CRYP_ALGOMODE
(
CRYP_InôSåu˘
->
CRYP_AlgoMode
));

239 
	`as£π_∑øm
(
	`IS_CRYP_DATATYPE
(
CRYP_InôSåu˘
->
CRYP_D©aTy≥
));

240 
	`as£π_∑øm
(
	`IS_CRYP_ALGODIR
(
CRYP_InôSåu˘
->
CRYP_AlgoDú
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_D©aTy≥
;

251 i‡((
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InôSåu˘
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as£π_∑øm
(
	`IS_CRYP_KEYSIZE
(
CRYP_InôSåu˘
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InôSåu˘
->
CRYP_AlgoDú
;

266 
	}
}

274 
	$CRYP_Såu˘Inô
(
CRYP_InôTy≥Def
* 
CRYP_InôSåu˘
)

277 
CRYP_InôSåu˘
->
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

280 
CRYP_InôSåu˘
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InôSåu˘
->
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

286 
CRYP_InôSåu˘
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyInô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySåu˘Inô
(
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

317 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
 = 0;

318 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
 = 0;

320 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
 = 0;

322 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
 = 0;

324 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVInô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSåu˘Inô
(
CRYP_IVInôTy≥Def
* 
CRYP_IVInôSåu˘
)

349 
CRYP_IVInôSåu˘
->
CRYP_IV0Le·
 = 0;

350 
CRYP_IVInôSåu˘
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInôSåu˘
->
CRYP_IV1Le·
 = 0;

352 
CRYP_IVInôSåu˘
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_Pha£C⁄fig
(
uöt32_t
 
CRYP_Pha£
)

367 { 
uöt32_t
 
ãmp¸
 = 0;

370 
	`as£π_∑øm
(
	`IS_CRYP_PHASE
(
CRYP_Pha£
));

373 
ãmp¸
 = 
CRYP
->
CR
;

376 
ãmp¸
 &(
uöt32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
ãmp¸
 |(
uöt32_t
)
CRYP_Pha£
;

381 
CRYP
->
CR
 = 
ãmp¸
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

406 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

408 i‡(
NewSèã
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_D©aIn
(
uöt32_t
 
D©a
)

448 
CRYP
->
DR
 = 
D©a
;

449 
	}
}

456 
uöt32_t
 
	$CRYP_D©aOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
Eº‹Sètus
 
	$CRYP_SaveC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtSave
,

498 
CRYP_KeyInôTy≥Def
* 
CRYP_KeyInôSåu˘
)

500 
__IO
 
uöt32_t
 
timeout
 = 0;

501 
uöt32_t
 
ckeckmask
 = 0, 
bô°©us
;

502 
Eº‹Sètus
 
°©us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DIEN
;

511 i‡((
CRYP
->
CR
 & (
uöt32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bô°©us
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
Ë&& (
bô°©us
 !
CRYP_SR_IFEM
));

527 i‡((
CRYP
->
SR
 & 
ckeckmask
Ë!
CRYP_SR_IFEM
)

529 
°©us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
uöt32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
uöt32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_C⁄ãxtSave
->
CR_CuºítC⁄fig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_C⁄ãxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_C⁄ãxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_C⁄ãxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_C⁄ãxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_C⁄ãxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Le·
;

555 
CRYP_C⁄ãxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key0Right
;

556 
CRYP_C⁄ãxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Le·
;

557 
CRYP_C⁄ãxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key1Right
;

558 
CRYP_C⁄ãxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Le·
;

559 
CRYP_C⁄ãxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key2Right
;

560 
CRYP_C⁄ãxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Le·
;

561 
CRYP_C⁄ãxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInôSåu˘
->
CRYP_Key3Right
;

564 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_C⁄ãxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
°©us
 = 
SUCCESS
;

588  
°©us
;

589 
	}
}

602 
	$CRYP_Re°‹eC⁄ãxt
(
CRYP_C⁄ãxt
* 
CRYP_C⁄ãxtRe°‹e
)

606 
CRYP
->
CR
 = 
CRYP_C⁄ãxtRe°‹e
->
CR_CuºítC⁄fig
;

609 
CRYP
->
K0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_C⁄ãxtRe°‹e
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
uöt8_t
 
CRYP_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

684 
	`as£π_∑øm
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

687 i‡(
NewSèã
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
uöt8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITC⁄fig
(
uöt8_t
 
CRYP_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

802 
	`as£π_∑øm
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
uöt8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITSètus
 
	$CRYP_GëITSètus
(
uöt8_t
 
CRYP_IT
)

829 
ITSètus
 
bô°©us
 = 
RESET
;

831 
	`as£π_∑øm
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i‡((
CRYP
->
MISR
 & 
CRYP_IT
Ë!(
uöt8_t
)
RESET
)

837 
bô°©us
 = 
SET
;

842 
bô°©us
 = 
RESET
;

845  
bô°©us
;

846 
	}
}

853 
Fun˘i⁄ÆSèã
 
	$CRYP_GëCmdSètus
()

855 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

857 i‡((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
°©e
 = 
ENABLE
;

865 
°©e
 = 
DISABLE
;

867  
°©e
;

868 
	}
}

883 
FœgSètus
 
	$CRYP_GëFœgSètus
(
uöt8_t
 
CRYP_FLAG
)

885 
FœgSètus
 
bô°©us
 = 
RESET
;

886 
uöt32_t
 
ãm¥eg
 = 0;

889 
	`as£π_∑øm
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i‡((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
ãm¥eg
 = 
CRYP
->
RISR
;

898 
ãm¥eg
 = 
CRYP
->
SR
;

903 i‡((
ãm¥eg
 & 
CRYP_FLAG
 ) !(
uöt8_t
)
RESET
)

906 
bô°©us
 = 
SET
;

911 
bô°©us
 = 
RESET
;

915  
bô°©us
;

916 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c

55 
	~"°m32f4xx_¸yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

106 
Eº‹Sètus
 
	$CRYP_AES_ECB
(
uöt8_t
 
Mode
, uöt8_t* 
Key
, 
uöt16_t
 
Keysize
,

107 
uöt8_t
* 
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_t* 
Ouçut
)

109 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

110 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

111 
__IO
 
uöt32_t
 
cou¡î
 = 0;

112 
uöt32_t
 
busy°©us
 = 0;

113 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

114 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

115 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

116 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

117 
uöt32_t
 
i
 = 0;

120 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

122 
Keysize
)

125 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

135 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

149 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

178 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

180 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

183 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

192 
cou¡î
++;

193 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

195 i‡(
busy°©us
 !
RESET
)

197 
°©us
 = 
ERROR
;

202 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

209 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

212 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

215 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

217 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

236 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

237 
öpuèddr
+=4;

238 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

239 
öpuèddr
+=4;

240 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

241 
öpuèddr
+=4;

242 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

243 
öpuèddr
+=4;

246 
cou¡î
 = 0;

249 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

250 
cou¡î
++;

251 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

253 i‡(
busy°©us
 !
RESET
)

255 
°©us
 = 
ERROR
;

261 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

262 
ouçuèddr
+=4;

263 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

264 
ouçuèddr
+=4;

265 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

266 
ouçuèddr
+=4;

267 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

268 
ouçuèddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
°©us
;

276 
	}
}

294 
Eº‹Sètus
 
	$CRYP_AES_CBC
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

295 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

296 
uöt8_t
 *
Ouçut
)

298 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

299 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

300 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

301 
__IO
 
uöt32_t
 
cou¡î
 = 0;

302 
uöt32_t
 
busy°©us
 = 0;

303 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

304 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

305 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

306 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

307 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

308 
uöt32_t
 
i
 = 0;

311 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

313 
Keysize
)

316 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

326 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

340 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

379 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_32b
;

382 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

385 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

394 
cou¡î
++;

395 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

397 i‡(
busy°©us
 !
RESET
)

399 
°©us
 = 
ERROR
;

404 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

410 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

413 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

415 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

417 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

420 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

439 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

440 
öpuèddr
+=4;

441 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

442 
öpuèddr
+=4;

443 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

444 
öpuèddr
+=4;

445 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

446 
öpuèddr
+=4;

448 
cou¡î
 = 0;

451 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

452 
cou¡î
++;

453 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

455 i‡(
busy°©us
 !
RESET
)

457 
°©us
 = 
ERROR
;

463 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

464 
ouçuèddr
+=4;

465 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

466 
ouçuèddr
+=4;

467 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

468 
ouçuèddr
+=4;

469 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

470 
ouçuèddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
°©us
;

478 
	}
}

496 
Eº‹Sètus
 
	$CRYP_AES_CTR
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16], uöt8_à*
Key
,

497 
uöt16_t
 
Keysize
, 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
,

498 
uöt8_t
 *
Ouçut
)

500 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

501 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

502 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

503 
__IO
 
uöt32_t
 
cou¡î
 = 0;

504 
uöt32_t
 
busy°©us
 = 0;

505 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

506 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

507 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

508 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

509 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

510 
uöt32_t
 
i
 = 0;

513 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

515 
Keysize
)

518 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

528 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

542 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

572 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

584 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

586 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

588 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

591 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=16)

610 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

611 
öpuèddr
+=4;

612 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

613 
öpuèddr
+=4;

614 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

615 
öpuèddr
+=4;

616 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

617 
öpuèddr
+=4;

619 
cou¡î
 = 0;

622 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

623 
cou¡î
++;

624 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

626 i‡(
busy°©us
 !
RESET
)

628 
°©us
 = 
ERROR
;

634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

635 
ouçuèddr
+=4;

636 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

637 
ouçuèddr
+=4;

638 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

639 
ouçuèddr
+=4;

640 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

641 
ouçuèddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
°©us
;

648 
	}
}

670 
Eº‹Sètus
 
	$CRYP_AES_GCM
(
uöt8_t
 
Mode
, uöt8_à
InôVe˘‹s
[16],

671 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

672 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

673 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
,

674 
uöt8_t
 *
Ouçut
, uöt8_à*
AuthTAG
)

676 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

677 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

678 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

679 
__IO
 
uöt32_t
 
cou¡î
 = 0;

680 
uöt32_t
 
busy°©us
 = 0;

681 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

682 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

683 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

684 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

685 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

686 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

687 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

688 
uöt64_t
 
hódîÀngth
 = 
HLígth
 * 8;

689 
uöt64_t
 
öpuéígth
 = 
ILígth
 * 8;

690 
uöt32_t
 
lo›cou¡î
 = 0;

693 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

695 
Keysize
)

698 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

708 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

722 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

762 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

765 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

766 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

768 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

772 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

783 if(
HLígth
 != 0)

786 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

795 (
ERROR
);

798 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

801 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

806 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

807 
hódîaddr
+=4;

808 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

809 
hódîaddr
+=4;

810 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

811 
hódîaddr
+=4;

812 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

813 
hódîaddr
+=4;

817 
cou¡î
 = 0;

820 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

821 
cou¡î
++;

822 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

824 i‡(
busy°©us
 !
RESET
)

826 
°©us
 = 
ERROR
;

831 if(
ILígth
 != 0)

834 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

843 (
ERROR
);

846 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

849 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

853 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

854 
öpuèddr
+=4;

855 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

856 
öpuèddr
+=4;

857 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

858 
öpuèddr
+=4;

859 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

860 
öpuèddr
+=4;

863 
cou¡î
 = 0;

866 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

867 
cou¡î
++;

868 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

870 i‡(
busy°©us
 !
RESET
)

872 
°©us
 = 
ERROR
;

877 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

882 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

883 
ouçuèddr
+=4;

884 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

885 
ouçuèddr
+=4;

886 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

887 
ouçuèddr
+=4;

888 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

889 
ouçuèddr
+=4;

896 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

910 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

911 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

912 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

914 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

918 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

920 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

921 
ègaddr
+=4;

922 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

923 
ègaddr
+=4;

924 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

925 
ègaddr
+=4;

926 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

927 
ègaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

939 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

942 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

943 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

945 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

949 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

960 if(
HLígth
 != 0)

963 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

972 (
ERROR
);

975 
lo›cou¡î
 = 0; (lo›cou¡î < 
HLígth
);Üoopcounter+=16)

978 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

983 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

984 
hódîaddr
+=4;

985 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

986 
hódîaddr
+=4;

987 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

988 
hódîaddr
+=4;

989 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

990 
hódîaddr
+=4;

994 
cou¡î
 = 0;

997 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

998 
cou¡î
++;

999 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1001 i‡(
busy°©us
 !
RESET
)

1003 
°©us
 = 
ERROR
;

1008 if(
ILígth
 != 0)

1011 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1020 (
ERROR
);

1023 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1026 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1030 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1031 
öpuèddr
+=4;

1032 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1033 
öpuèddr
+=4;

1034 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1035 
öpuèddr
+=4;

1036 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1037 
öpuèddr
+=4;

1040 
cou¡î
 = 0;

1043 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1044 
cou¡î
++;

1045 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1047 i‡(
busy°©us
 !
RESET
)

1049 
°©us
 = 
ERROR
;

1054 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1059 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1060 
ouçuèddr
+=4;

1061 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1062 
ouçuèddr
+=4;

1063 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1064 
ouçuèddr
+=4;

1065 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1066 
ouçuèddr
+=4;

1073 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
>>32));

1087 
	`CRYP_D©aIn
(
	`__REV
(
hódîÀngth
));

1088 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
>>32));

1089 
	`CRYP_D©aIn
(
	`__REV
(
öpuéígth
));

1091 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1095 
ègaddr
 = (
uöt32_t
)
AuthTAG
;

1097 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1098 
ègaddr
+=4;

1099 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1100 
ègaddr
+=4;

1101 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1102 
ègaddr
+=4;

1103 *(
uöt32_t
*)(
ègaddr
Ë
	`CRYP_D©aOut
();

1104 
ègaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
°©us
;

1110 
	}
}

1135 
Eº‹Sètus
 
	$CRYP_AES_CCM
(
uöt8_t
 
Mode
,

1136 
uöt8_t
* 
N⁄˚
, 
uöt32_t
 
N⁄˚Size
,

1137 
uöt8_t
 *
Key
, 
uöt16_t
 
Keysize
,

1138 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
ILígth
,

1139 
uöt8_t
 *
Hódî
, 
uöt32_t
 
HLígth
, uöt8_à*
HBuf„r
,

1140 
uöt8_t
 *
Ouçut
,

1141 
uöt8_t
 *
AuthTAG
, 
uöt32_t
 
TAGSize
)

1143 
CRYP_InôTy≥Def
 
AES_CRYP_InôSåu˘uª
;

1144 
CRYP_KeyInôTy≥Def
 
AES_CRYP_KeyInôSåu˘uª
;

1145 
CRYP_IVInôTy≥Def
 
AES_CRYP_IVInôSåu˘uª
;

1146 
__IO
 
uöt32_t
 
cou¡î
 = 0;

1147 
uöt32_t
 
busy°©us
 = 0;

1148 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

1149 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

1150 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

1151 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

1152 
uöt32_t
 
hódîaddr
 = (uöt32_t)
Hódî
;

1153 
uöt32_t
 
ègaddr
 = (uöt32_t)
AuthTAG
;

1154 
uöt32_t
 
hódîsize
 = 
HLígth
;

1155 
uöt32_t
 
lo›cou¡î
 = 0;

1156 
uöt32_t
 
buf„ridx
 = 0;

1157 
uöt8_t
 
blockb0
[16] = {0};

1158 
uöt8_t
 
˘r
[16] = {0};

1159 
uöt32_t
 
ãm±ag
[4] = {0};

1160 
uöt32_t
 
˘øddr
 = (uöt32_t)
˘r
;

1161 
uöt32_t
 
b0addr
 = (uöt32_t)
blockb0
;

1164 if(
hódîsize
 != 0)

1167 if(
hódîsize
 < 65280)

1169 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
 >> 8) & 0xFF);

1170 
HBuf„r
[
buf„ridx
++] = (
uöt8_t
Ë((
hódîsize
) & 0xFF);

1171 
hódîsize
 += 2;

1176 
HBuf„r
[
buf„ridx
++] = 0xFF;

1177 
HBuf„r
[
buf„ridx
++] = 0xFE;

1178 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0xff000000;

1179 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x00ff0000;

1180 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x0000ff00;

1181 
HBuf„r
[
buf„ridx
++] = 
hódîsize
 & 0x000000ff;

1182 
hódîsize
 += 6;

1185 
lo›cou¡î
 = 0;Üo›cou¡î < 
hódîsize
;Üoopcounter++)

1187 
HBuf„r
[
buf„ridx
++] = 
Hódî
[
lo›cou¡î
];

1190 i‡((
hódîsize
 % 16) != 0)

1193 
lo›cou¡î
 = 
hódîsize
;Üoopcounter <= ((headersize/16) + 1) * 16;Üoopcounter++)

1195 
HBuf„r
[
lo›cou¡î
] = 0;

1198 
hódîsize
 = ((headersize/16) + 1) * 16;

1201 
hódîaddr
 = (
uöt32_t
)
HBuf„r
;

1204 if(
hódîsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | (((–(
uöt8_t
Ë
TAGSize
 - 2Ë/ 2Ë& 0x07 ) << 3 ) | ( ( (uöt8_tË(15 - 
N⁄˚Size
) - 1) & 0x07);

1211 
lo›cou¡î
 = 0;Üo›cou¡î < 
N⁄˚Size
;Üoopcounter++)

1213 
blockb0
[
lo›cou¡î
+1] = 
N⁄˚
[loopcounter];

1215  ; 
lo›cou¡î
 < 13;Üoopcounter++)

1217 
blockb0
[
lo›cou¡î
+1] = 0;

1220 
blockb0
[14] = ((
ILígth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILígth
 & 0xFF);

1230 
˘r
[0] = 
blockb0
[0] & 0x07;

1232 
lo›cou¡î
 = 1;Üo›cou¡î < 
N⁄˚Size
 + 1;Üoopcounter++)

1234 
˘r
[
lo›cou¡î
] = 
blockb0
[loopcounter];

1237 
˘r
[15] |= 0x01;

1240 
	`CRYP_KeySåu˘Inô
(&
AES_CRYP_KeyInôSåu˘uª
);

1242 
Keysize
)

1245 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1255 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1269 
AES_CRYP_InôSåu˘uª
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key0Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1292 
˘øddr
+=4;

1293 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1294 
˘øddr
+=4;

1295 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Le·
 = (
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1296 
˘øddr
+=4;

1297 
AES_CRYP_IVInôSåu˘uª
.
CRYP_IV1Right
(
	`__REV
(*(
uöt32_t
*)(
˘øddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1309 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1312 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

1313 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1315 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1319 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1321 
b0addr
 = (
uöt32_t
)
blockb0
;

1323 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1339 if(
hódîsize
 != 0)

1342 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1351 (
ERROR
);

1354 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1357 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1362 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1363 
hódîaddr
+=4;

1364 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1365 
hódîaddr
+=4;

1366 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1367 
hódîaddr
+=4;

1368 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1369 
hódîaddr
+=4;

1373 
cou¡î
 = 0;

1376 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1377 
cou¡î
++;

1378 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1380 i‡(
busy°©us
 !
RESET
)

1382 
°©us
 = 
ERROR
;

1387 if(
ILígth
 != 0)

1390 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1399 (
ERROR
);

1402 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1405 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1410 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1411 
öpuèddr
+=4;

1412 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1413 
öpuèddr
+=4;

1414 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1415 
öpuèddr
+=4;

1416 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1417 
öpuèddr
+=4;

1420 
cou¡î
 = 0;

1423 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1424 
cou¡î
++;

1425 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1427 i‡(
busy°©us
 !
RESET
)

1429 
°©us
 = 
ERROR
;

1434 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1439 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1440 
ouçuèddr
+=4;

1441 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1442 
ouçuèddr
+=4;

1443 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1444 
ouçuèddr
+=4;

1445 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1446 
ouçuèddr
+=4;

1453 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1462 (
ERROR
);

1465 
˘øddr
 = (
uöt32_t
)
˘r
;

1467 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1468 
˘øddr
+=4;

1469 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1470 
˘øddr
+=4;

1471 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1472 
˘øddr
+=4;

1474 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1477 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1482 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1483 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1484 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1485 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyInô
(&
AES_CRYP_KeyInôSåu˘uª
);

1497 
	`CRYP_IVInô
(&
AES_CRYP_IVInôSåu˘uª
);

1500 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

1501 
AES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

1503 
	`CRYP_Inô
(&
AES_CRYP_InôSåu˘uª
);

1507 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Inô
);

1509 
b0addr
 = (
uöt32_t
)
blockb0
;

1511 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_D©aIn
((*(
uöt32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GëCmdSètus
(Ë=
ENABLE
)

1528 if(
hódîsize
 != 0)

1531 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Hódî
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1540 (
ERROR
);

1543 
lo›cou¡î
 = 0; (lo›cou¡î < 
hódîsize
);Üoopcounter+=16)

1546 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1551 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1552 
hódîaddr
+=4;

1553 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1554 
hódîaddr
+=4;

1555 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1556 
hódîaddr
+=4;

1557 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
hódîaddr
));

1558 
hódîaddr
+=4;

1562 
cou¡î
 = 0;

1565 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1566 
cou¡î
++;

1567 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1569 i‡(
busy°©us
 !
RESET
)

1571 
°©us
 = 
ERROR
;

1576 if(
ILígth
 != 0)

1579 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_Paylﬂd
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1588 (
ERROR
);

1591 
lo›cou¡î
 = 0; (÷o›cou¡î < 
ILígth
Ë&& (
°©us
 !
ERROR
));Üoopcounter+=16)

1594 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_IFEM
Ë=
RESET
)

1599 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1600 
öpuèddr
+=4;

1601 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1602 
öpuèddr
+=4;

1603 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1604 
öpuèddr
+=4;

1605 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

1606 
öpuèddr
+=4;

1609 
cou¡î
 = 0;

1612 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

1613 
cou¡î
++;

1614 }(
cou¡î
 !
AESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

1616 i‡(
busy°©us
 !
RESET
)

1618 
°©us
 = 
ERROR
;

1623 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1628 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1629 
ouçuèddr
+=4;

1630 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1631 
ouçuèddr
+=4;

1632 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1633 
ouçuèddr
+=4;

1634 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

1635 
ouçuèddr
+=4;

1642 
	`CRYP_Pha£C⁄fig
(
CRYP_Pha£_FöÆ
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

1651 (
ERROR
);

1654 
˘øddr
 = (
uöt32_t
)
˘r
;

1656 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1657 
˘øddr
+=4;

1658 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1659 
˘øddr
+=4;

1660 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
));

1661 
˘øddr
+=4;

1663 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
˘øddr
) & 0xfeffffff);

1666 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_OFNE
Ë=
RESET
)

1671 
ãm±ag
[0] = 
	`CRYP_D©aOut
();

1672 
ãm±ag
[1] = 
	`CRYP_D©aOut
();

1673 
ãm±ag
[2] = 
	`CRYP_D©aOut
();

1674 
ãm±ag
[3] = 
	`CRYP_D©aOut
();

1678 
lo›cou¡î
 = 0; (lo›cou¡î < 
TAGSize
);Üoopcounter++)

1681 *((
uöt8_t
*)
ègaddr
+
lo›cou¡î
Ë*((uöt8_t*)
ãm±ag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
°©us
;

1688 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c

48 
	~"°m32f4xx_¸yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

99 
Eº‹Sètus
 
	$CRYP_DES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à*
I≈ut
,

100 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

102 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

103 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

104 
__IO
 
uöt32_t
 
cou¡î
 = 0;

105 
uöt32_t
 
busy°©us
 = 0;

106 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

107 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

108 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

109 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

110 
uöt32_t
 
i
 = 0;

113 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

116 if–
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

122 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

125 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

127 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

130 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

133 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

151 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

152 
öpuèddr
+=4;

153 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

154 
öpuèddr
+=4;

157 
cou¡î
 = 0;

160 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

161 
cou¡î
++;

162 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

164 i‡(
busy°©us
 !
RESET
)

166 
°©us
 = 
ERROR
;

172 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

173 
ouçuèddr
+=4;

174 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

175 
ouçuèddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
°©us
;

183 
	}
}

200 
Eº‹Sètus
 
	$CRYP_DES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[8], uöt8_à
InôVe˘‹s
[8],

201 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

203 
CRYP_InôTy≥Def
 
DES_CRYP_InôSåu˘uª
;

204 
CRYP_KeyInôTy≥Def
 
DES_CRYP_KeyInôSåu˘uª
;

205 
CRYP_IVInôTy≥Def
 
DES_CRYP_IVInôSåu˘uª
;

206 
__IO
 
uöt32_t
 
cou¡î
 = 0;

207 
uöt32_t
 
busy°©us
 = 0;

208 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

209 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

210 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

211 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

212 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

213 
uöt32_t
 
i
 = 0;

216 
	`CRYP_KeySåu˘Inô
(&
DES_CRYP_KeyInôSåu˘uª
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

225 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

228 
DES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

230 
	`CRYP_Inô
(&
DES_CRYP_InôSåu˘uª
);

233 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

236 
	`CRYP_KeyInô
(& 
DES_CRYP_KeyInôSåu˘uª
);

239 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

242 
	`CRYP_IVInô
(&
DES_CRYP_IVInôSåu˘uª
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

259 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

260 
öpuèddr
+=4;

261 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

262 
öpuèddr
+=4;

265 
cou¡î
 = 0;

268 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

269 
cou¡î
++;

270 }(
cou¡î
 !
DESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

272 i‡(
busy°©us
 !
RESET
)

274 
°©us
 = 
ERROR
;

279 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

280 
ouçuèddr
+=4;

281 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

282 
ouçuèddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
°©us
;

290 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c

48 
	~"°m32f4xx_¸yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

100 
Eº‹Sètus
 
	$CRYP_TDES_ECB
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à*
I≈ut
,

101 
uöt32_t
 
IÀngth
, 
uöt8_t
 *
Ouçut
)

103 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

104 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

105 
__IO
 
uöt32_t
 
cou¡î
 = 0;

106 
uöt32_t
 
busy°©us
 = 0;

107 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

108 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

109 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

110 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

111 
uöt32_t
 
i
 = 0;

114 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

123 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

126 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

128 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

131 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

142 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

159 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

160 
öpuèddr
+=4;

161 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

162 
öpuèddr
+=4;

165 
cou¡î
 = 0;

168 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

169 
cou¡î
++;

170 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

172 i‡(
busy°©us
 !
RESET
)

174 
°©us
 = 
ERROR
;

180 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

181 
ouçuèddr
+=4;

182 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

183 
ouçuèddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
°©us
;

191 
	}
}

208 
Eº‹Sètus
 
	$CRYP_TDES_CBC
(
uöt8_t
 
Mode
, uöt8_à
Key
[24], uöt8_à
InôVe˘‹s
[8],

209 
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀngth
, uöt8_à*
Ouçut
)

211 
CRYP_InôTy≥Def
 
TDES_CRYP_InôSåu˘uª
;

212 
CRYP_KeyInôTy≥Def
 
TDES_CRYP_KeyInôSåu˘uª
;

213 
CRYP_IVInôTy≥Def
 
TDES_CRYP_IVInôSåu˘uª
;

214 
__IO
 
uöt32_t
 
cou¡î
 = 0;

215 
uöt32_t
 
busy°©us
 = 0;

216 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

217 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

218 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

219 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

220 
uöt32_t
 
ivaddr
 = (uöt32_t)
InôVe˘‹s
;

221 
uöt32_t
 
i
 = 0;

224 
	`CRYP_KeySåu˘Inô
(&
TDES_CRYP_KeyInôSåu˘uª
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_En¸y±
;

233 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoDú
 = 
CRYP_AlgoDú_De¸y±
;

235 
TDES_CRYP_InôSåu˘uª
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InôSåu˘uª
.
CRYP_D©aTy≥
 = 
CRYP_D©aTy≥_8b
;

238 
	`CRYP_Inô
(&
TDES_CRYP_InôSåu˘uª
);

241 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key1Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key2Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Le·
 = 
	`__REV
(*(
uöt32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInôSåu˘uª
.
CRYP_Key3Right

	`__REV
(*(
uöt32_t
*)(
keyaddr
));

252 
	`CRYP_KeyInô
(& 
TDES_CRYP_KeyInôSåu˘uª
);

255 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Le·
 = 
	`__REV
(*(
uöt32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInôSåu˘uª
.
CRYP_IV0Right

	`__REV
(*(
uöt32_t
*)(
ivaddr
));

258 
	`CRYP_IVInô
(&
TDES_CRYP_IVInôSåu˘uª
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GëCmdSètus
(Ë=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
IÀngth
Ë&& (
°©us
 !
ERROR
)); i+=8)

276 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

277 
öpuèddr
+=4;

278 
	`CRYP_D©aIn
(*(
uöt32_t
*)(
öpuèddr
));

279 
öpuèddr
+=4;

282 
cou¡î
 = 0;

285 
busy°©us
 = 
	`CRYP_GëFœgSètus
(
CRYP_FLAG_BUSY
);

286 
cou¡î
++;

287 }(
cou¡î
 !
TDESBUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

289 i‡(
busy°©us
 !
RESET
)

291 
°©us
 = 
ERROR
;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`CRYP_D©aOut
();

300 
ouçuèddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
°©us
;

308 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c

131 
	~"°m32f4xx_dac.h
"

132 
	~"°m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
uöt32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
uöt32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
uöt32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
uöt32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
uöt32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
uöt32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
uöt32_t
)0x0000002C)

	)

187 
	$DAC_DeInô
()

190 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
ENABLE
);

192 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

208 
uöt32_t
 
tm¥eg1
 = 0, 
tm¥eg2
 = 0;

211 
	`as£π_∑øm
(
	`IS_DAC_TRIGGER
(
DAC_InôSåu˘
->
DAC_Triggî
));

212 
	`as£π_∑øm
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
));

213 
	`as£π_∑øm
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
));

214 
	`as£π_∑øm
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InôSåu˘
->
DAC_OuçutBuf„r
));

218 
tm¥eg1
 = 
DAC
->
CR
;

220 
tm¥eg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Ch™√l
);

227 
tm¥eg2
 = (
DAC_InôSåu˘
->
DAC_Triggî
 | DAC_InôSåu˘->
DAC_WaveGíî©i⁄
 |

228 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 | \

229 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
);

231 
tm¥eg1
 |
tm¥eg2
 << 
DAC_Ch™√l
;

233 
DAC
->
CR
 = 
tm¥eg1
;

234 
	}
}

242 
	$DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
)

246 
DAC_InôSåu˘
->
DAC_Triggî
 = 
DAC_Triggî_N⁄e
;

248 
DAC_InôSåu˘
->
DAC_WaveGíî©i⁄
 = 
DAC_WaveGíî©i⁄_N⁄e
;

250 
DAC_InôSåu˘
->
DAC_LFSRUnmask_TrüngÀAm∂ôude
 = 
DAC_LFSRUnmask_Bô0
;

252 
DAC_InôSåu˘
->
DAC_OuçutBuf„r
 = 
DAC_OuçutBuf„r_E«bÀ
;

253 
	}
}

266 
	$DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

269 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

270 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

272 i‡(
NewSèã
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Ch™√l
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Ch™√l
));

282 
	}
}

294 
	$DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

297 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

298 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

300 i‡(
NewSèã
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
uöt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Ch™√l
 >> 4));

310 
	}
}

318 
	$DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

321 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

323 i‡(
NewSèã
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

352 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

353 
	`as£π_∑øm
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

356 i‡(
NewSèã
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Ch™√l
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Ch™√l
);

366 
	}
}

378 
	$DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

380 
__IO
 
uöt32_t
 
tmp
 = 0;

383 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

386 
tmp
 = (
uöt32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
uöt32_t
 *Ë
tmp
 = 
D©a
;

391 
	}
}

403 
	$DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
)

405 
__IO
 
uöt32_t
 
tmp
 = 0;

408 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a
));

411 
tmp
 = (
uöt32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
uöt32_t
 *)
tmp
 = 
D©a
;

416 
	}
}

431 
	$DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
)

433 
uöt32_t
 
d©a
 = 0, 
tmp
 = 0;

436 
	`as£π_∑øm
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a1
));

438 
	`as£π_∑øm
(
	`IS_DAC_DATA
(
D©a2
));

441 i‡(
DAC_Align
 =
DAC_Align_8b_R
)

443 
d©a
 = ((
uöt32_t
)
D©a2
 << 8Ë| 
D©a1
;

447 
d©a
 = ((
uöt32_t
)
D©a2
 << 16Ë| 
D©a1
;

450 
tmp
 = (
uöt32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
uöt32_t
 *)
tmp
 = 
d©a
;

455 
	}
}

465 
uöt16_t
 
	$DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

472 
tmp
 = (
uöt32_t
Ë
DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
uöt32_t
)
DAC_Ch™√l
 >> 2);

476  (
uöt16_t
Ë(*(
__IO
 
uöt32_t
*Ë
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

513 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

514 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

516 i‡(
NewSèã
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Ch™√l
));

526 
	}
}

558 
	$DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

561 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

562 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

563 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

565 i‡(
NewSèã
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Ch™√l
);

573 
DAC
->
CR
 &(~(
uöt32_t
)(
DAC_IT
 << 
DAC_Ch™√l
));

575 
	}
}

590 
FœgSètus
 
	$DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

592 
FœgSètus
 
bô°©us
 = 
RESET
;

594 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

595 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i‡((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Ch™√l
)Ë!(
uöt8_t
)
RESET
)

601 
bô°©us
 = 
SET
;

606 
bô°©us
 = 
RESET
;

609  
bô°©us
;

610 
	}
}

625 
	$DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
)

628 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

629 
	`as£π_∑øm
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Ch™√l
);

633 
	}
}

648 
ITSètus
 
	$DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

650 
ITSètus
 
bô°©us
 = 
RESET
;

651 
uöt32_t
 
íabÀ°©us
 = 0;

654 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

655 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

658 
íabÀ°©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Ch™√l
)) ;

661 i‡(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Ch™√l
)Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

664 
bô°©us
 = 
SET
;

669 
bô°©us
 = 
RESET
;

672  
bô°©us
;

673 
	}
}

688 
	$DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
)

691 
	`as£π_∑øm
(
	`IS_DAC_CHANNEL
(
DAC_Ch™√l
));

692 
	`as£π_∑øm
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Ch™√l
);

696 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c

29 
	~"°m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
uöt32_t
)0x00000FFF)

	)

58 
uöt32_t
 
	$DBGMCU_GëREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
uöt32_t
 
	$DBGMCU_GëDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

87 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Pîùh
));

88 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

89 i‡(
NewSèã
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Pîùh
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Pîùh
;

97 
	}
}

123 
	$DBGMCU_APB1PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

126 
	`as£π_∑øm
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Pîùh
));

127 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

129 i‡(
NewSèã
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Pîùh
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Pîùh
;

137 
	}
}

152 
	$DBGMCU_APB2PîùhC⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

155 
	`as£π_∑øm
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Pîùh
));

156 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

158 i‡(
NewSèã
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Pîùh
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Pîùh
;

166 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c

86 
	~"°m32f4xx_dcmi.h
"

87 
	~"°m32f4xx_rcc.h
"

126 
	$DCMI_DeInô
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

145 
uöt32_t
 
ãmp
 = 0x0;

148 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
));

149 
	`as£π_∑øm
(
	`IS_DCMI_SYNCHRO
(
DCMI_InôSåu˘
->
DCMI_SynchroMode
));

150 
	`as£π_∑øm
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
));

151 
	`as£π_∑øm
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
));

152 
	`as£π_∑øm
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
));

153 
	`as£π_∑øm
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
));

154 
	`as£π_∑øm
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
ãmp
 = 
DCMI
->
CR
;

163 
ãmp
 &~((
uöt32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
ãmp
 |((
uöt32_t
)
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 |

169 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 |

170 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 |

171 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 |

172 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 |

173 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 |

174 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
);

176 
DCMI
->
CR
 = 
ãmp
;

177 
	}
}

185 
	$DCMI_Såu˘Inô
(
DCMI_InôTy≥Def
* 
DCMI_InôSåu˘
)

188 
DCMI_InôSåu˘
->
DCMI_C≠tuªMode
 = 
DCMI_C≠tuªMode_C⁄töuous
;

189 
DCMI_InôSåu˘
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_H¨dw¨e
;

190 
DCMI_InôSåu˘
->
DCMI_PCKPﬁ¨ôy
 = 
DCMI_PCKPﬁ¨ôy_FÆlög
;

191 
DCMI_InôSåu˘
->
DCMI_VSPﬁ¨ôy
 = 
DCMI_VSPﬁ¨ôy_Low
;

192 
DCMI_InôSåu˘
->
DCMI_HSPﬁ¨ôy
 = 
DCMI_HSPﬁ¨ôy_Low
;

193 
DCMI_InôSåu˘
->
DCMI_C≠tuªR©e
 = 
DCMI_C≠tuªR©e_AŒ_Føme
;

194 
DCMI_InôSåu˘
->
DCMI_ExãndedD©aMode
 = 
DCMI_ExãndedD©aMode_8b
;

195 
	}
}

205 
	$DCMI_CROPC⁄fig
(
DCMI_CROPInôTy≥Def
* 
DCMI_CROPInôSåu˘
)

208 
DCMI
->
CWSTRTR
 = (
uöt32_t
)((uöt32_t)
DCMI_CROPInôSåu˘
->
DCMI_H‹iz⁄èlOff£tCou¡
 |

209 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlSèπLöe
 << 16));

212 
DCMI
->
CWSIZER
 = (
uöt32_t
)(
DCMI_CROPInôSåu˘
->
DCMI_C≠tuªCou¡
 |

213 ((
uöt32_t
)
DCMI_CROPInôSåu˘
->
DCMI_VîtiˇlLöeCou¡
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

226 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

228 i‡(
NewSèã
 !
DISABLE
)

231 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SëEmbeddedSynchroCodes
(
DCMI_CodesInôTy≥Def
* 
DCMI_CodesInôSåu˘
)

248 
DCMI
->
ESCR
 = (
uöt32_t
)(
DCMI_CodesInôSåu˘
->
DCMI_FømeSèπCode
 |

249 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeSèπCode
 << 8)|

250 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_LöeEndCode
 << 16)|

251 ((
uöt32_t
)
DCMI_CodesInôSåu˘
->
DCMI_FømeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

264 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

266 i‡(
NewSèã
 !
DISABLE
)

269 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

302 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

304 i‡(
NewSèã
 !
DISABLE
)

307 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_C≠tuªCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

325 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

327 i‡(
NewSèã
 !
DISABLE
)

330 
DCMI
->
CR
 |(
uöt32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
uöt32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
uöt32_t
 
	$DCMI_RódD©a
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITC⁄fig
(
uöt16_t
 
DCMI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

380 
	`as£π_∑øm
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

383 i‡(
NewSèã
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
uöt16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FœgSètus
 
	$DCMI_GëFœgSètus
(
uöt16_t
 
DCMI_FLAG
)

416 
FœgSètus
 
bô°©us
 = 
RESET
;

417 
uöt32_t
 
dcmúeg
, 
ãm¥eg
 = 0;

420 
	`as£π_∑øm
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmúeg
 = (((
uöt16_t
)
DCMI_FLAG
) >> 12);

425 i‡(
dcmúeg
 == 0x00)

427 
ãm¥eg

DCMI
->
RISR
;

429 i‡(
dcmúeg
 == 0x02)

431 
ãm¥eg
 = 
DCMI
->
SR
;

435 
ãm¥eg
 = 
DCMI
->
MISR
;

438 i‡((
ãm¥eg
 & 
DCMI_FLAG
Ë!(
uöt16_t
)
RESET
 )

440 
bô°©us
 = 
SET
;

444 
bô°©us
 = 
RESET
;

447  
bô°©us
;

448 
	}
}

461 
	$DCMI_CÀ¨Fœg
(
uöt16_t
 
DCMI_FLAG
)

464 
	`as£π_∑øm
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITSètus
 
	$DCMI_GëITSètus
(
uöt16_t
 
DCMI_IT
)

485 
ITSètus
 
bô°©us
 = 
RESET
;

486 
uöt32_t
 
ô°©us
 = 0;

489 
	`as£π_∑øm
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
ô°©us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i‡((
ô°©us
 !(
uöt16_t
)
RESET
))

495 
bô°©us
 = 
SET
;

499 
bô°©us
 = 
RESET
;

501  
bô°©us
;

502 
	}
}

515 
	$DCMI_CÀ¨ITPídögBô
(
uöt16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c

124 
	~"°m32f4xx_dma.h
"

125 
	~"°m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
uöt32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

141 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

143 
	#DMA_Såóm0_IT_MASK
 (
uöt32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

144 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

145 
	gDMA_LISR_TCIF0
)

147 
	#DMA_Såóm1_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 6)

	)

148 
	#DMA_Såóm2_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 16)

	)

149 
	#DMA_Såóm3_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 << 22)

	)

150 
	#DMA_Såóm4_IT_MASK
 (
uöt32_t
)(
DMA_Såóm0_IT_MASK
 | (uöt32_t)0x20000000)

	)

151 
	#DMA_Såóm5_IT_MASK
 (
uöt32_t
)(
DMA_Såóm1_IT_MASK
 | (uöt32_t)0x20000000)

	)

152 
	#DMA_Såóm6_IT_MASK
 (
uöt32_t
)(
DMA_Såóm2_IT_MASK
 | (uöt32_t)0x20000000)

	)

153 
	#DMA_Såóm7_IT_MASK
 (
uöt32_t
)(
DMA_Såóm3_IT_MASK
 | (uöt32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
uöt32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
uöt32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
uöt32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeInô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

199 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

202 
DMAy_Såómx
->
CR
 &~((
uöt32_t
)
DMA_SxCR_EN
);

205 
DMAy_Såómx
->
CR
 = 0;

208 
DMAy_Såómx
->
NDTR
 = 0;

211 
DMAy_Såómx
->
PAR
 = 0;

214 
DMAy_Såómx
->
M0AR
 = 0;

217 
DMAy_Såómx
->
M1AR
 = 0;

220 
DMAy_Såómx
->
FCR
 = (
uöt32_t
)0x00000021;

223 i‡(
DMAy_Såómx
 =
DMA1_Såóm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

228 i‡(
DMAy_Såómx
 =
DMA1_Såóm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

233 i‡(
DMAy_Såómx
 =
DMA1_Såóm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

238 i‡(
DMAy_Såómx
 =
DMA1_Såóm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

243 i‡(
DMAy_Såómx
 =
DMA1_Såóm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

248 i‡(
DMAy_Såómx
 =
DMA1_Såóm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

253 i‡(
DMAy_Såómx
 =
DMA1_Såóm6
)

256 
DMA1
->
HIFCR
 = (
uöt32_t
)
DMA_Såóm6_IT_MASK
;

258 i‡(
DMAy_Såómx
 =
DMA1_Såóm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

263 i‡(
DMAy_Såómx
 =
DMA2_Såóm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Såóm0_IT_MASK
;

268 i‡(
DMAy_Såómx
 =
DMA2_Såóm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Såóm1_IT_MASK
;

273 i‡(
DMAy_Såómx
 =
DMA2_Såóm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Såóm2_IT_MASK
;

278 i‡(
DMAy_Såómx
 =
DMA2_Såóm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Såóm3_IT_MASK
;

283 i‡(
DMAy_Såómx
 =
DMA2_Såóm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Såóm4_IT_MASK
;

288 i‡(
DMAy_Såómx
 =
DMA2_Såóm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Såóm5_IT_MASK
;

293 i‡(
DMAy_Såómx
 =
DMA2_Såóm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Såóm6_IT_MASK
;

300 i‡(
DMAy_Såómx
 =
DMA2_Såóm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Såóm7_IT_MASK
;

306 
	}
}

319 
	$DMA_Inô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

321 
uöt32_t
 
tm¥eg
 = 0;

324 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

325 
	`as£π_∑øm
(
	`IS_DMA_CHANNEL
(
DMA_InôSåu˘
->
DMA_Ch™√l
));

326 
	`as£π_∑øm
(
	`IS_DMA_DIRECTION
(
DMA_InôSåu˘
->
DMA_DIR
));

327 
	`as£π_∑øm
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InôSåu˘
->
DMA_Buf„rSize
));

328 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InôSåu˘
->
DMA_PîùhîÆInc
));

329 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InôSåu˘
->
DMA_Mem‹yInc
));

330 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
));

331 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
));

332 
	`as£π_∑øm
(
	`IS_DMA_MODE
(
DMA_InôSåu˘
->
DMA_Mode
));

333 
	`as£π_∑øm
(
	`IS_DMA_PRIORITY
(
DMA_InôSåu˘
->
DMA_Pri‹ôy
));

334 
	`as£π_∑øm
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InôSåu˘
->
DMA_FIFOMode
));

335 
	`as£π_∑øm
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
));

336 
	`as£π_∑øm
(
	`IS_DMA_MEMORY_BURST
(
DMA_InôSåu˘
->
DMA_Mem‹yBur°
));

337 
	`as£π_∑øm
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
));

341 
tm¥eg
 = 
DMAy_Såómx
->
CR
;

344 
tm¥eg
 &((
uöt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_Ch™√l
 | DMA_InôSåu˘->
DMA_DIR
 |

361 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 | DMA_InôSåu˘->
DMA_Mem‹yInc
 |

362 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 | DMA_InôSåu˘->
DMA_Mem‹yD©aSize
 |

363 
DMA_InôSåu˘
->
DMA_Mode
 | DMA_InôSåu˘->
DMA_Pri‹ôy
 |

364 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 | DMA_InôSåu˘->
DMA_PîùhîÆBur°
;

367 
DMAy_Såómx
->
CR
 = 
tm¥eg
;

371 
tm¥eg
 = 
DMAy_Såómx
->
FCR
;

374 
tm¥eg
 &(
uöt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tm¥eg
 |
DMA_InôSåu˘
->
DMA_FIFOMode
 | DMA_InôSåu˘->
DMA_FIFOThªshﬁd
;

382 
DMAy_Såómx
->
FCR
 = 
tm¥eg
;

386 
DMAy_Såómx
->
NDTR
 = 
DMA_InôSåu˘
->
DMA_Buf„rSize
;

390 
DMAy_Såómx
->
PAR
 = 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
;

394 
DMAy_Såómx
->
M0AR
 = 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
;

395 
	}
}

403 
	$DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
)

407 
DMA_InôSåu˘
->
DMA_Ch™√l
 = 0;

410 
DMA_InôSåu˘
->
DMA_PîùhîÆBa£Addr
 = 0;

413 
DMA_InôSåu˘
->
DMA_Mem‹y0Ba£Addr
 = 0;

416 
DMA_InôSåu˘
->
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

419 
DMA_InôSåu˘
->
DMA_Buf„rSize
 = 0;

422 
DMA_InôSåu˘
->
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

425 
DMA_InôSåu˘
->
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_DißbÀ
;

428 
DMA_InôSåu˘
->
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

431 
DMA_InôSåu˘
->
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

434 
DMA_InôSåu˘
->
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

437 
DMA_InôSåu˘
->
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

440 
DMA_InôSåu˘
->
DMA_FIFOMode
 = 
DMA_FIFOMode_DißbÀ
;

443 
DMA_InôSåu˘
->
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

446 
DMA_InôSåu˘
->
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

449 
DMA_InôSåu˘
->
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

484 i‡(
NewSèã
 !
DISABLE
)

487 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_EN
;

492 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PîùhIncOff£tSizeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_Pöcos
)

517 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

518 
	`as£π_∑øm
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pöcos
));

521 if(
DMA_Pöcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowC⁄åﬁÀrC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FlowCål
)

553 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

554 
	`as£π_∑øm
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCål
));

557 if(
DMA_FlowCål
 !
DMA_FlowCål_Mem‹y
)

560 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt16_t
 
Cou¡î
)

635 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

638 
DMAy_Såómx
->
NDTR
 = (
uöt16_t
)
Cou¡î
;

639 
	}
}

647 
uöt16_t
 
	$DMA_GëCuºD©aCou¡î
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

650 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

653  ((
uöt16_t
)(
DMAy_Såómx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubÀBuf„rModeC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹y1Ba£Addr
,

731 
uöt32_t
 
DMA_CuºítMem‹y
)

734 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

735 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_CuºítMem‹y
));

737 i‡(
DMA_CuºítMem‹y
 !
DMA_Mem‹y_0
)

740 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Såómx
->
M1AR
 = 
Mem‹y1Ba£Addr
;

750 
	}
}

761 
	$DMA_DoubÀBuf„rModeCmd
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

764 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

765 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

768 i‡(
NewSèã
 !
DISABLE
)

771 
DMAy_Såómx
->
CR
 |(
uöt32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_Mem‹yT¨gëC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
Mem‹yBa£Addr
,

803 
uöt32_t
 
DMA_Mem‹yT¨gë
)

806 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

807 
	`as£π_∑øm
(
	`IS_DMA_CURRENT_MEM
(
DMA_Mem‹yT¨gë
));

810 i‡(
DMA_Mem‹yT¨gë
 !
DMA_Mem‹y_0
)

813 
DMAy_Såómx
->
M1AR
 = 
Mem‹yBa£Addr
;

818 
DMAy_Såómx
->
M0AR
 = 
Mem‹yBa£Addr
;

820 
	}
}

828 
uöt32_t
 
	$DMA_GëCuºítMem‹yT¨gë
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

830 
uöt32_t
 
tmp
 = 0;

833 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

836 i‡((
DMAy_Såómx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
Fun˘i⁄ÆSèã
 
	$DMA_GëCmdSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

945 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

948 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

950 i‡((
DMAy_Såómx
->
CR
 & (
uöt32_t
)
DMA_SxCR_EN
) != 0)

953 
°©e
 = 
ENABLE
;

959 
°©e
 = 
DISABLE
;

961  
°©e
;

962 
	}
}

977 
uöt32_t
 
	$DMA_GëFIFOSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
)

979 
uöt32_t
 
tm¥eg
 = 0;

982 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

985 
tm¥eg
 = (
uöt32_t
)((
DMAy_Såómx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tm¥eg
;

988 
	}
}

1004 
FœgSètus
 
	$DMA_GëFœgSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1006 
FœgSètus
 
bô°©us
 = 
RESET
;

1007 
DMA_Ty≥Def
* 
DMAy
;

1008 
uöt32_t
 
tm¥eg
 = 0;

1011 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1012 
	`as£π_∑øm
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1030 
tm¥eg
 = 
DMAy
->
HISR
;

1035 
tm¥eg
 = 
DMAy
->
LISR
;

1039 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1042 i‡((
tm¥eg
 & 
DMA_FLAG
Ë!(
uöt32_t
)
RESET
)

1045 
bô°©us
 = 
SET
;

1050 
bô°©us
 = 
RESET
;

1054  
bô°©us
;

1055 
	}
}

1071 
	$DMA_CÀ¨Fœg
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_FLAG
)

1073 
DMA_Ty≥Def
* 
DMAy
;

1076 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1077 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i‡((
DMA_FLAG
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITC⁄fig
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1121 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1122 
	`as£π_∑øm
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1126 i‡((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i‡(
NewSèã
 !
DISABLE
)

1131 
DMAy_Såómx
->
FCR
 |(
uöt32_t
)
DMA_IT_FE
;

1136 
DMAy_Såómx
->
FCR
 &~(
uöt32_t
)
DMA_IT_FE
;

1141 i‡(
DMA_IT
 !
DMA_IT_FE
)

1143 i‡(
NewSèã
 !
DISABLE
)

1146 
DMAy_Såómx
->
CR
 |(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Såómx
->
CR
 &~(
uöt32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITSètus
 
	$DMA_GëITSètus
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1172 
ITSètus
 
bô°©us
 = 
RESET
;

1173 
DMA_Ty≥Def
* 
DMAy
;

1174 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

1177 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1178 
	`as£π_∑øm
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i‡((
DMA_IT
 & 
TRANSFER_IT_MASK
Ë!(
uöt32_t
)
RESET
)

1196 
tm¥eg
 = (
uöt32_t
)((
DMA_IT
 >> 11Ë& 
TRANSFER_IT_ENABLE_MASK
);

1199 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
CR
 & 
tm¥eg
);

1204 
íabÀ°©us
 = (
uöt32_t
)(
DMAy_Såómx
->
FCR
 & 
DMA_IT_FE
);

1208 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1211 
tm¥eg
 = 
DMAy
->
HISR
 ;

1216 
tm¥eg
 = 
DMAy
->
LISR
 ;

1220 
tm¥eg
 &(
uöt32_t
)
RESERVED_MASK
;

1223 i‡(((
tm¥eg
 & 
DMA_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

1226 
bô°©us
 = 
SET
;

1231 
bô°©us
 = 
RESET
;

1235  
bô°©us
;

1236 
	}
}

1252 
	$DMA_CÀ¨ITPídögBô
(
DMA_Såóm_Ty≥Def
* 
DMAy_Såómx
, 
uöt32_t
 
DMA_IT
)

1254 
DMA_Ty≥Def
* 
DMAy
;

1257 
	`as£π_∑øm
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Såómx
));

1258 
	`as£π_∑øm
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i‡(
DMAy_Såómx
 < 
DMA2_Såóm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i‡((
DMA_IT
 & 
HIGH_ISR_MASK
Ë!(
uöt32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
uöt32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c

52 
	~"°m32f4xx_dma2d.h
"

53 
	~"°m32f4xx_rcc.h
"

71 
	#CR_MASK
 ((
uöt32_t
)0xFFFCE0FCË

	)

72 
	#PFCCR_MASK
 ((
uöt32_t
)0x00FC00C0Ë

	)

73 
	#DEAD_MASK
 ((
uöt32_t
)0xFFFF00FEË

	)

105 
	$DMA2D_DeInô
()

108 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
ENABLE
);

110 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_DMA2D
, 
DISABLE
);

111 
	}
}

122 
	$DMA2D_Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

125 
uöt32_t
 
outgªí
 = 0;

126 
uöt32_t
 
ouåed
 = 0;

127 
uöt32_t
 
ouèÕha
 = 0;

128 
uöt32_t
 
pixlöe
 = 0;

131 
	`as£π_∑øm
(
	`IS_DMA2D_MODE
(
DMA2D_InôSåu˘
->
DMA2D_Mode
));

132 
	`as£π_∑øm
(
	`IS_DMA2D_CMODE
(
DMA2D_InôSåu˘
->
DMA2D_CMode
));

133 
	`as£π_∑øm
(
	`IS_DMA2D_OGREEN
(
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
));

134 
	`as£π_∑øm
(
	`IS_DMA2D_ORED
(
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
));

135 
	`as£π_∑øm
(
	`IS_DMA2D_OBLUE
(
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
));

136 
	`as£π_∑øm
(
	`IS_DMA2D_OALPHA
(
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
));

137 
	`as£π_∑øm
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
));

138 
	`as£π_∑øm
(
	`IS_DMA2D_LINE
(
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
));

139 
	`as£π_∑øm
(
	`IS_DMA2D_PIXEL
(
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
));

142 
DMA2D
->
CR
 &(
uöt32_t
)
CR_MASK
;

143 
DMA2D
->
CR
 |(
DMA2D_InôSåu˘
->
DMA2D_Mode
);

146 
DMA2D
->
OPFCCR
 &~(
uöt32_t
)
DMA2D_OPFCCR_CM
;

147 
DMA2D
->
OPFCCR
 |(
DMA2D_InôSåu˘
->
DMA2D_CMode
);

151 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

153 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

154 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

155 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 24;

159 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB888
)

161 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 8;

162 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 16;

163 
ouèÕha
 = (
uöt32_t
)0x00000000;

168 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_RGB565
)

170 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

171 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 11;

172 
ouèÕha
 = (
uöt32_t
)0x00000000;

177 i‡(
DMA2D_InôSåu˘
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

179 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 5;

180 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 10;

181 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 15;

186 
outgªí
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 << 4;

187 
ouåed
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 << 8;

188 
ouèÕha
 = 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 << 12;

190 
DMA2D
->
OCOLR
 |((
outgªí
Ë| (
ouåed
Ë| (
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
Ë| (
ouèÕha
));

193 
DMA2D
->
OMAR
 = (
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
);

196 
DMA2D
->
OOR
 &~(
uöt32_t
)
DMA2D_OOR_LO
;

197 
DMA2D
->
OOR
 |(
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
);

200 
pixlöe
 = 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 << 16;

201 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

202 
DMA2D
->
NLR
 |((
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
Ë| (
pixlöe
));

210 
	}
}

211 
	$DMA2D_Såu˘Inô
(
DMA2D_InôTy≥Def
* 
DMA2D_InôSåu˘
)

214 
DMA2D_InôSåu˘
->
DMA2D_Mode
 = 
DMA2D_M2M
;

217 
DMA2D_InôSåu˘
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

220 
DMA2D_InôSåu˘
->
DMA2D_OuçutGªí
 = 0x00;

221 
DMA2D_InôSåu˘
->
DMA2D_OuçutBlue
 = 0x00;

222 
DMA2D_InôSåu˘
->
DMA2D_OuçutRed
 = 0x00;

223 
DMA2D_InôSåu˘
->
DMA2D_OuçutAÕha
 = 0x00;

226 
DMA2D_InôSåu˘
->
DMA2D_OuçutMem‹yAdd
 = 0x00;

229 
DMA2D_InôSåu˘
->
DMA2D_OuçutOff£t
 = 0x00;

232 
DMA2D_InôSåu˘
->
DMA2D_NumbîOfLöe
 = 0x00;

233 
DMA2D_InôSåu˘
->
DMA2D_PixñPîLöe
 = 0x00;

234 
	}
}

242 
	$DMA2D_SèπTøns„r
()

245 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_START
;

246 
	}
}

254 
	$DMA2D_Ab‹tTøns„r
()

257 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_ABORT
;

259 
	}
}

267 
	$DMA2D_Su•íd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

270 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

272 i‡(
NewSèã
 !
DISABLE
)

275 
DMA2D
->
CR
 |(
uöt32_t
)
DMA2D_CR_SUSP
;

280 
DMA2D
->
CR
 &~(
uöt32_t
)
DMA2D_CR_SUSP
;

282 
	}
}

292 
	$DMA2D_FGC⁄fig
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

295 
uöt32_t
 
fg_˛utcﬁ‹mode
 = 0;

296 
uöt32_t
 
fg_˛utsize
 = 0;

297 
uöt32_t
 
fg_Æpha_mode
 = 0;

298 
uöt32_t
 
fg_ÆphavÆue
 = 0;

299 
uöt32_t
 
fg_cﬁ‹gªí
 = 0;

300 
uöt32_t
 
fg_cﬁ‹ªd
 = 0;

302 
	`as£π_∑øm
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
));

303 
	`as£π_∑øm
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
));

304 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
));

305 
	`as£π_∑øm
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
));

306 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
));

307 
	`as£π_∑øm
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
));

308 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
));

309 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
));

310 
	`as£π_∑øm
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
));

313 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
);

316 
DMA2D
->
FGOR
 &~(
uöt32_t
)
DMA2D_FGOR_LO
;

317 
DMA2D
->
FGOR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
);

320 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

321 
fg_˛utcﬁ‹mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 << 4;

322 
fg_˛utsize
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 << 8;

323 
fg_Æpha_mode
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

324 
fg_ÆphavÆue
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

325 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 | 
fg_˛utcﬁ‹mode
 | 
fg_˛utsize
 | \

326 
fg_Æpha_mode
 | 
fg_ÆphavÆue
);

329 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

330 
fg_cﬁ‹gªí
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 << 8;

331 
fg_cﬁ‹ªd
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 << 16;

332 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 | 
fg_cﬁ‹gªí
 | 
fg_cﬁ‹ªd
);

335 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
;

336 
	}
}

344 
	$DMA2D_FG_Såu˘Inô
(
DMA2D_FG_InôTy≥Def
* 
DMA2D_FG_InôSåu˘
)

347 
DMA2D_FG_InôSåu˘
->
DMA2D_FGMA
 = 0x00;

350 
DMA2D_FG_InôSåu˘
->
DMA2D_FGO
 = 0x00;

353 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

356 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

359 
DMA2D_FG_InôSåu˘
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

362 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

365 
DMA2D_FG_InôSåu˘
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

368 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_BLUE
 = 0x00;

371 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_GREEN
 = 0x00;

374 
DMA2D_FG_InôSåu˘
->
DMA2D_FGC_RED
 = 0x00;

377 
DMA2D_FG_InôSåu˘
->
DMA2D_FGCMAR
 = 0x00;

378 
	}
}

389 
	$DMA2D_BGC⁄fig
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

392 
uöt32_t
 
bg_˛utcﬁ‹mode
 = 0;

393 
uöt32_t
 
bg_˛utsize
 = 0;

394 
uöt32_t
 
bg_Æpha_mode
 = 0;

395 
uöt32_t
 
bg_ÆphavÆue
 = 0;

396 
uöt32_t
 
bg_cﬁ‹gªí
 = 0;

397 
uöt32_t
 
bg_cﬁ‹ªd
 = 0;

399 
	`as£π_∑øm
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
));

400 
	`as£π_∑øm
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
));

401 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
));

402 
	`as£π_∑øm
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
));

403 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
));

404 
	`as£π_∑øm
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
));

405 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
));

406 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
));

407 
	`as£π_∑øm
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
));

410 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
);

413 
DMA2D
->
BGOR
 &~(
uöt32_t
)
DMA2D_BGOR_LO
;

414 
DMA2D
->
BGOR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
);

417 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)
PFCCR_MASK
;

418 
bg_˛utcﬁ‹mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 << 4;

419 
bg_˛utsize
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 << 8;

420 
bg_Æpha_mode
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

421 
bg_ÆphavÆue
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

422 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 | 
bg_˛utcﬁ‹mode
 | 
bg_˛utsize
 | \

423 
bg_Æpha_mode
 | 
bg_ÆphavÆue
);

426 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

427 
bg_cﬁ‹gªí
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 << 8;

428 
bg_cﬁ‹ªd
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 << 16;

429 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 | 
bg_cﬁ‹gªí
 | 
bg_cﬁ‹ªd
);

432 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
;

434 
	}
}

442 
	$DMA2D_BG_Såu˘Inô
(
DMA2D_BG_InôTy≥Def
* 
DMA2D_BG_InôSåu˘
)

445 
DMA2D_BG_InôSåu˘
->
DMA2D_BGMA
 = 0x00;

448 
DMA2D_BG_InôSåu˘
->
DMA2D_BGO
 = 0x00;

451 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

454 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

457 
DMA2D_BG_InôSåu˘
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

460 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

463 
DMA2D_BG_InôSåu˘
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

466 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_BLUE
 = 0x00;

469 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_GREEN
 = 0x00;

472 
DMA2D_BG_InôSåu˘
->
DMA2D_BGC_RED
 = 0x00;

475 
DMA2D_BG_InôSåu˘
->
DMA2D_BGCMAR
 = 0x00;

476 
	}
}

485 
	$DMA2D_FGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

488 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

490 i‡(
NewSèã
 !
DISABLE
)

493 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

498 
DMA2D
->
FGPFCCR
 &(
uöt32_t
)~
DMA2D_FGPFCCR_START
;

500 
	}
}

509 
	$DMA2D_BGSèπ
(
Fun˘i⁄ÆSèã
 
NewSèã
)

512 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

514 i‡(
NewSèã
 !
DISABLE
)

517 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

522 
DMA2D
->
BGPFCCR
 &(
uöt32_t
)~
DMA2D_BGPFCCR_START
;

524 
	}
}

532 
	$DMA2D_DódTimeC⁄fig
(
uöt32_t
 
DMA2D_DódTime
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

534 
uöt32_t
 
DódTime
;

537 
	`as£π_∑øm
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DódTime
));

538 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

540 i‡(
NewSèã
 !
DISABLE
)

543 
DMA2D
->
AMTCR
 &(
uöt32_t
)
DEAD_MASK
;

544 
DódTime
 = 
DMA2D_DódTime
 << 8;

545 
DMA2D
->
AMTCR
 |(
DódTime
 | 
DMA2D_AMTCR_EN
);

549 
DMA2D
->
AMTCR
 &~(
uöt32_t
)
DMA2D_AMTCR_EN
;

551 
	}
}

559 
	$DMA2D_LöeW©îm¨kC⁄fig
(
uöt32_t
 
DMA2D_LW©îm¨kC⁄fig
)

562 
	`as£π_∑øm
(
	`IS_DMA2D_LöeW©îm¨k
(
DMA2D_LW©îm¨kC⁄fig
));

565 
DMA2D
->
LWR
 = (
uöt32_t
)
DMA2D_LW©îm¨kC⁄fig
;

566 
	}
}

626 
	$DMA2D_ITC⁄fig
(
uöt32_t
 
DMA2D_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

629 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

630 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

632 i‡(
NewSèã
 !
DISABLE
)

635 
DMA2D
->
CR
 |
DMA2D_IT
;

640 
DMA2D
->
CR
 &(
uöt32_t
)~
DMA2D_IT
;

642 
	}
}

657 
FœgSètus
 
	$DMA2D_GëFœgSètus
(
uöt32_t
 
DMA2D_FLAG
)

659 
FœgSètus
 
bô°©us
 = 
RESET
;

662 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

665 i‡(((
DMA2D
->
ISR
Ë& 
DMA2D_FLAG
Ë!(
uöt32_t
)
RESET
)

668 
bô°©us
 = 
SET
;

673 
bô°©us
 = 
RESET
;

676  
bô°©us
;

677 
	}
}

691 
	$DMA2D_CÀ¨Fœg
(
uöt32_t
 
DMA2D_FLAG
)

694 
	`as£π_∑øm
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

697 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_FLAG
;

698 
	}
}

712 
ITSètus
 
	$DMA2D_GëITSètus
(
uöt32_t
 
DMA2D_IT
)

714 
ITSètus
 
bô°©us
 = 
RESET
;

715 
uöt32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

718 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

720 i‡((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
Ë!(
uöt32_t
)
RESET
)

722 
bô°©us
 = 
SET
;

726 
bô°©us
 = 
RESET
;

729 i‡(((
DMA2D
->
CR
 & 
DMA2D_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

731 
bô°©us
 = 
SET
;

735 
bô°©us
 = 
RESET
;

737  
bô°©us
;

738 
	}
}

752 
	$DMA2D_CÀ¨ITPídögBô
(
uöt32_t
 
DMA2D_IT
)

755 
	`as£π_∑øm
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

756 
DMA2D_IT
 = DMA2D_IT >> 8;

759 
DMA2D
->
IFCR
 = (
uöt32_t
)
DMA2D_IT
;

760 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c

68 
	~"°m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
uöt32_t
)0x00000Ë

	)

110 
	$EXTI_DeInô
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

128 
uöt32_t
 
tmp
 = 0;

131 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

132 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

133 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

134 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

136 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

138 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

142 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

144 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

146 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

149 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

150 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

153 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

156 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

157 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

161 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

164 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

169 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

172 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

174 
	}
}

182 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

184 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LINENONE
;

185 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

186 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

187 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

200 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

202 
EXTI
->
SWIER
 |
EXTI_Löe
;

203 
	}
}

227 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

229 
FœgSètus
 
bô°©us
 = 
RESET
;

231 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

233 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

235 
bô°©us
 = 
SET
;

239 
bô°©us
 = 
RESET
;

241  
bô°©us
;

242 
	}
}

250 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

253 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

255 
EXTI
->
PR
 = 
EXTI_Löe
;

256 
	}
}

264 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

266 
FœgSètus
 
bô°©us
 = 
RESET
;

268 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

270 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

280 
	}
}

288 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

291 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

293 
EXTI
->
PR
 = 
EXTI_Löe
;

294 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c

72 
	~"°m32f4xx_Êash.h
"

85 
	#SECTOR_MASK
 ((
uöt32_t
)0xFFFFFF07)

	)

248 
	$FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
)

251 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FLASH_L©ícy
));

254 *(
__IO
 
uöt8_t
 *)
ACR_BYTE0_ADDRESS
 = (uöt8_t)
FLASH_L©ícy
;

255 
	}
}

263 
	$FLASH_Pª„tchBuf„rCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

266 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

269 if(
NewSèã
 !
DISABLE
)

271 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

275 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

277 
	}
}

285 
	$FLASH_In°ru˘i⁄CacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

288 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

290 if(
NewSèã
 !
DISABLE
)

292 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

296 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

298 
	}
}

306 
	$FLASH_D©aCacheCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

309 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

311 if(
NewSèã
 !
DISABLE
)

313 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

317 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

319 
	}
}

327 
	$FLASH_In°ru˘i⁄CacheRe£t
()

329 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

330 
	}
}

338 
	$FLASH_D©aCacheRe£t
()

340 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

341 
	}
}

385 
	$FLASH_U∆ock
()

387 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
Ë!
RESET
)

390 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

391 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

393 
	}
}

400 
	$FLASH_Lock
()

403 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

404 
	}
}

437 
FLASH_Sètus
 
	$FLASH_Eø£Se˘‹
(
uöt32_t
 
FLASH_Se˘‹
, 
uöt8_t
 
VﬁègeR™ge
)

439 
uöt32_t
 
tmp_psize
 = 0x0;

440 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

443 
	`as£π_∑øm
(
	`IS_FLASH_SECTOR
(
FLASH_Se˘‹
));

444 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

446 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

448 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

450 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

452 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

454 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

456 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

460 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

463 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

465 if(
°©us
 =
FLASH_COMPLETE
)

468 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

469 
FLASH
->
CR
 |
tmp_psize
;

470 
FLASH
->
CR
 &
SECTOR_MASK
;

471 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se˘‹
;

472 
FLASH
->
CR
 |
FLASH_CR_STRT
;

475 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

478 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

479 
FLASH
->
CR
 &
SECTOR_MASK
;

482  
°©us
;

483 
	}
}

505 
FLASH_Sètus
 
	$FLASH_Eø£AŒSe˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

507 
uöt32_t
 
tmp_psize
 = 0x0;

508 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

511 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

512 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

514 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

516 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

518 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

520 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

522 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

524 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

528 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

530 if(
°©us
 =
FLASH_COMPLETE
)

533 #i‡
	`deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

534 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

535 
FLASH
->
CR
 |
tmp_psize
;

536 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

537 
FLASH
->
CR
 |
FLASH_CR_STRT
;

540 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

543 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

546 #i‡
	`deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
)

547 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

548 
FLASH
->
CR
 |
tmp_psize
;

549 
FLASH
->
CR
 |
FLASH_CR_MER
;

550 
FLASH
->
CR
 |
FLASH_CR_STRT
;

553 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

556 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

561  
°©us
;

562 
	}
}

586 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k1Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

588 
uöt32_t
 
tmp_psize
 = 0x0;

589 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

592 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

593 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

595 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

597 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

599 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

601 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

603 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

605 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

609 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

611 if(
°©us
 =
FLASH_COMPLETE
)

614 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

615 
FLASH
->
CR
 |
tmp_psize
;

616 
FLASH
->
CR
 |
FLASH_CR_MER1
;

617 
FLASH
->
CR
 |
FLASH_CR_STRT
;

620 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

623 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

627  
°©us
;

628 
	}
}

653 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k2Se˘‹s
(
uöt8_t
 
VﬁègeR™ge
)

655 
uöt32_t
 
tmp_psize
 = 0x0;

656 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

659 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

660 
	`as£π_∑øm
(
	`IS_VOLTAGERANGE
(
VﬁègeR™ge
));

662 if(
VﬁègeR™ge
 =
VﬁègeR™ge_1
)

664 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

666 if(
VﬁègeR™ge
 =
VﬁègeR™ge_2
)

668 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

670 if(
VﬁègeR™ge
 =
VﬁègeR™ge_3
)

672 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

676 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

678 if(
°©us
 =
FLASH_COMPLETE
)

681 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

682 
FLASH
->
CR
 |
tmp_psize
;

683 
FLASH
->
CR
 |
FLASH_CR_MER2
;

684 
FLASH
->
CR
 |
FLASH_CR_STRT
;

687 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

690 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

694  
°©us
;

695 
	}
}

710 
FLASH_Sètus
 
	$FLASH_ProgømDoubÀW‹d
(
uöt32_t
 
Addªss
, 
uöt64_t
 
D©a
)

712 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

715 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

718 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

720 if(
°©us
 =
FLASH_COMPLETE
)

723 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

724 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

725 
FLASH
->
CR
 |
FLASH_CR_PG
;

727 *(
__IO
 
uöt64_t
*)
Addªss
 = 
D©a
;

730 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

733 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

736  
°©us
;

737 
	}
}

753 
FLASH_Sètus
 
	$FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
)

755 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

758 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

761 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

763 if(
°©us
 =
FLASH_COMPLETE
)

766 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

767 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

768 
FLASH
->
CR
 |
FLASH_CR_PG
;

770 *(
__IO
 
uöt32_t
*)
Addªss
 = 
D©a
;

773 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

776 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

779  
°©us
;

780 
	}
}

795 
FLASH_Sètus
 
	$FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
)

797 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

800 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

803 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

805 if(
°©us
 =
FLASH_COMPLETE
)

808 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

809 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

810 
FLASH
->
CR
 |
FLASH_CR_PG
;

812 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

815 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

818 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

821  
°©us
;

822 
	}
}

837 
FLASH_Sètus
 
	$FLASH_ProgømByã
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
)

839 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

842 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

845 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

847 if(
°©us
 =
FLASH_COMPLETE
)

850 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

851 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

852 
FLASH
->
CR
 |
FLASH_CR_PG
;

854 *(
__IO
 
uöt8_t
*)
Addªss
 = 
D©a
;

857 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

860 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

864  
°©us
;

865 
	}
}

936 
	$FLASH_OB_U∆ock
()

938 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
Ë!
RESET
)

941 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

942 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

944 
	}
}

951 
	$FLASH_OB_Lock
()

954 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

955 
	}
}

974 
	$FLASH_OB_WRPC⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

976 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

979 
	`as£π_∑øm
(
	`IS_OB_WRP
(
OB_WRP
));

980 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

982 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

984 if(
°©us
 =
FLASH_COMPLETE
)

986 if(
NewSèã
 !
DISABLE
)

988 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

992 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 |(uöt16_t)
OB_WRP
;

995 
	}
}

1016 
	$FLASH_OB_WRP1C⁄fig
(
uöt32_t
 
OB_WRP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1018 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1021 
	`as£π_∑øm
(
	`IS_OB_WRP
(
OB_WRP
));

1022 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1024 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1026 if(
°©us
 =
FLASH_COMPLETE
)

1028 if(
NewSèã
 !
DISABLE
)

1030 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1034 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(uöt16_t)
OB_WRP
;

1037 
	}
}

1066 
	$FLASH_OB_PCROPSñe˘i⁄C⁄fig
(
uöt8_t
 
OB_PcROP
)

1068 
uöt8_t
 
›ti⁄tmp
 = 0xFF;

1071 
	`as£π_∑øm
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1074 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1076 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (uöt8_t)(
OB_PcROP
 | 
›ti⁄tmp
);

1078 
	}
}

1096 
	$FLASH_OB_PCROPC⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1098 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1101 
	`as£π_∑øm
(
	`IS_OB_PCROP
(
OB_PCROP
));

1102 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1106 if(
°©us
 =
FLASH_COMPLETE
)

1108 if(
NewSèã
 !
DISABLE
)

1110 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 |(uöt16_t)
OB_PCROP
;

1114 *(
__IO
 
uöt16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1117 
	}
}

1133 
	$FLASH_OB_PCROP1C⁄fig
(
uöt32_t
 
OB_PCROP
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1135 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1138 
	`as£π_∑øm
(
	`IS_OB_PCROP
(
OB_PCROP
));

1139 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1141 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1143 if(
°©us
 =
FLASH_COMPLETE
)

1145 if(
NewSèã
 !
DISABLE
)

1147 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(uöt16_t)
OB_PCROP
;

1151 *(
__IO
 
uöt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1154 
	}
}

1169 
	$FLASH_OB_RDPC⁄fig
(
uöt8_t
 
OB_RDP
)

1171 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1174 
	`as£π_∑øm
(
	`IS_OB_RDP
(
OB_RDP
));

1176 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1178 if(
°©us
 =
FLASH_COMPLETE
)

1180 *(
__IO
 
uöt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1183 
	}
}

1201 
	$FLASH_OB_U£rC⁄fig
(
uöt8_t
 
OB_IWDG
, uöt8_à
OB_STOP
, uöt8_à
OB_STDBY
)

1203 
uöt8_t
 
›ti⁄tmp
 = 0xFF;

1204 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1207 
	`as£π_∑øm
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1208 
	`as£π_∑øm
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1209 
	`as£π_∑øm
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1212 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1214 if(
°©us
 =
FLASH_COMPLETE
)

1216 #i‡
	`deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

1218 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1221 #i‡
	`deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
)

1223 
›ti⁄tmp
 = (
uöt8_t
)((*(
__IO
 uöt8_à*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1227 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (uöt8_t)(
OB_STDBY
 | (uöt8_t)(
OB_STOP
 | ((uöt8_t)
›ti⁄tmp
)));

1229 
	}
}

1242 
	$FLASH_OB_BoŸC⁄fig
(
uöt8_t
 
OB_BOOT
)

1245 
	`as£π_∑øm
(
	`IS_OB_BOOT
(
OB_BOOT
));

1248 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1249 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1251 
	}
}

1263 
	$FLASH_OB_BORC⁄fig
(
uöt8_t
 
OB_BOR
)

1266 
	`as£π_∑øm
(
	`IS_OB_BOR
(
OB_BOR
));

1269 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1270 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1272 
	}
}

1280 
FLASH_Sètus
 
	$FLASH_OB_Launch
()

1282 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1285 *(
__IO
 
uöt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1288 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
();

1290  
°©us
;

1291 
	}
}

1299 
uöt8_t
 
	$FLASH_OB_GëU£r
()

1302  (
uöt8_t
)(
FLASH
->
OPTCR
 >> 5);

1303 
	}
}

1310 
uöt16_t
 
	$FLASH_OB_GëWRP
()

1313  (*(
__IO
 
uöt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1314 
	}
}

1324 
uöt16_t
 
	$FLASH_OB_GëWRP1
()

1327  (*(
__IO
 
uöt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1328 
	}
}

1338 
uöt16_t
 
	$FLASH_OB_GëPCROP
()

1341  (*(
__IO
 
uöt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1342 
	}
}

1352 
uöt16_t
 
	$FLASH_OB_GëPCROP1
()

1355  (*(
__IO
 
uöt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1356 
	}
}

1365 
FœgSètus
 
	$FLASH_OB_GëRDP
()

1367 
FœgSètus
 
ªad°©us
 = 
RESET
;

1369 i‡((*(
__IO
 
uöt8_t
*)(
OPTCR_BYTE1_ADDRESS
Ë!(uöt8_t)
OB_RDP_Levñ_0
))

1371 
ªad°©us
 = 
SET
;

1375 
ªad°©us
 = 
RESET
;

1377  
ªad°©us
;

1378 
	}
}

1389 
uöt8_t
 
	$FLASH_OB_GëBOR
()

1392  (
uöt8_t
)(*(
__IO
 uöt8_à*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1393 
	}
}

1418 
	$FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1421 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

1422 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1424 if(
NewSèã
 !
DISABLE
)

1427 
FLASH
->
CR
 |
FLASH_IT
;

1432 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

1434 
	}
}

1450 
FœgSètus
 
	$FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
)

1452 
FœgSètus
 
bô°©us
 = 
RESET
;

1454 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1456 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

1458 
bô°©us
 = 
SET
;

1462 
bô°©us
 = 
RESET
;

1465  
bô°©us
;

1466 
	}
}

1481 
	$FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
)

1484 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1487 
FLASH
->
SR
 = 
FLASH_FLAG
;

1488 
	}
}

1496 
FLASH_Sètus
 
	$FLASH_GëSètus
()

1498 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

1500 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1502 
Êash°©us
 = 
FLASH_BUSY
;

1506 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
Ë!(
uöt32_t
)0x00)

1508 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1512 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
Ë!(
uöt32_t
)0x00)

1514 
Êash°©us
 = 
FLASH_ERROR_RD
;

1518 if((
FLASH
->
SR
 & (
uöt32_t
)0xEF) != (uint32_t)0x00)

1520 
Êash°©us
 = 
FLASH_ERROR_PROGRAM
;

1524 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
Ë!(
uöt32_t
)0x00)

1526 
Êash°©us
 = 
FLASH_ERROR_OPERATION
;

1530 
Êash°©us
 = 
FLASH_COMPLETE
;

1537  
Êash°©us
;

1538 
	}
}

1546 
FLASH_Sètus
 
	$FLASH_WaôF‹La°O≥øti⁄
()

1548 
__IO
 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1551 
°©us
 = 
	`FLASH_GëSètus
();

1556 
°©us
 =
FLASH_BUSY
)

1558 
°©us
 = 
	`FLASH_GëSètus
();

1561  
°©us
;

1562 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c

36 
	~"°m32f4xx_fmc.h
"

37 
	~"°m32f4xx_rcc.h
"

53 
	#BCR_MBKEN_SET
 ((
uöt32_t
)0x00000001)

	)

54 
	#BCR_MBKEN_RESET
 ((
uöt32_t
)0x000FFFFE)

	)

55 
	#BCR_FACCEN_SET
 ((
uöt32_t
)0x00000040)

	)

58 
	#PCR_PBKEN_SET
 ((
uöt32_t
)0x00000004)

	)

59 
	#PCR_PBKEN_RESET
 ((
uöt32_t
)0x000FFFFB)

	)

60 
	#PCR_ECCEN_SET
 ((
uöt32_t
)0x00000040)

	)

61 
	#PCR_ECCEN_RESET
 ((
uöt32_t
)0x000FFFBF)

	)

62 
	#PCR_MEMORYTYPE_NAND
 ((
uöt32_t
)0x00000008)

	)

65 
	#SDCR_WrôePrŸe˘i⁄_RESET
 ((
uöt32_t
)0x00007DFF)

	)

68 
	#SDCMR_CTB1_RESET
 ((
uöt32_t
)0x003FFFEF)

	)

69 
	#SDCMR_CTB2_RESET
 ((
uöt32_t
)0x003FFFF7)

	)

70 
	#SDCMR_CTB1_2_RESET
 ((
uöt32_t
)0x003FFFE7)

	)

130 
	$FMC_NORSRAMDeInô
(
uöt32_t
 
FMC_B™k
)

133 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_B™k
));

136 if(
FMC_B™k
 =
FMC_B™k1_NORSRAM1
)

138 
FMC_B™k1
->
BTCR
[
FMC_B™k
] = 0x000030DB;

143 
FMC_B™k1
->
BTCR
[
FMC_B™k
] = 0x000030D2;

145 
FMC_B™k1
->
BTCR
[
FMC_B™k
 + 1] = 0x0FFFFFFF;

146 
FMC_B™k1E
->
BWTR
[
FMC_B™k
] = 0x0FFFFFFF;

147 
	}
}

157 
	$FMC_NORSRAMInô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
)

159 
uöt32_t
 
tm¥
 = 0;

162 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInôSåu˘
->
FMC_B™k
));

163 
	`as£π_∑øm
(
	`IS_FMC_MUX
(
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
));

164 
	`as£π_∑øm
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
));

165 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
));

166 
	`as£π_∑øm
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
));

167 
	`as£π_∑øm
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
));

168 
	`as£π_∑øm
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
));

169 
	`as£π_∑øm
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
));

170 
	`as£π_∑øm
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
));

171 
	`as£π_∑øm
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
));

172 
	`as£π_∑øm
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
));

173 
	`as£π_∑øm
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
));

174 
	`as£π_∑øm
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
));

175 
	`as£π_∑øm
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
));

176 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssSëupTime
));

177 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
));

178 
	`as£π_∑øm
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aSëupTime
));

179 
	`as£π_∑øm
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
));

180 
	`as£π_∑øm
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
));

181 
	`as£π_∑øm
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aL©ícy
));

182 
	`as£π_∑øm
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_Ac˚ssMode
));

185 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] =

186 (
uöt32_t
)
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
 |

187 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 |

188 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
 |

189 
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
 |

190 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
 |

191 
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
 |

192 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
 |

193 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
 |

194 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
 |

195 
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 |

196 
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
 |

197 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
 |

198 
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
;

201 if(
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 =
FMC_Mem‹yTy≥_NOR
)

203 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_SET
;

207 if((
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
 =
FMC_CClock_SyncAsync
Ë&& (FMC_NORSRAMInôSåu˘->
FMC_B™k
 !
FMC_B™k1_NORSRAM1
))

209 
tm¥
 = (
uöt32_t
)((
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

211 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
] |
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
;

212 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
] |
FMC_Bur°Ac˚ssMode_E«bÀ
;

213 
FMC_B™k1
->
BTCR
[
FMC_B™k1_NORSRAM1
+1] = (
uöt32_t
)(
tm¥
 | (((
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
)-1) << 20));

217 
FMC_B™k1
->
BTCR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
+1] =

218 (
uöt32_t
)
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssSëupTime
 |

219 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 << 4) |

220 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aSëupTime
 << 8) |

221 (
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
 << 16) |

222 ((
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
) << 20) |

223 ((
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aL©ícy
) << 24) |

224 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_Ac˚ssMode
;

227 if(
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 =
FMC_ExãndedMode_E«bÀ
)

229 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssSëupTime
));

230 
	`as£π_∑øm
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
));

231 
	`as£π_∑øm
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aSëupTime
));

232 
	`as£π_∑øm
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_CLKDivisi⁄
));

233 
	`as£π_∑øm
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aL©ícy
));

234 
	`as£π_∑øm
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_Ac˚ssMode
));

236 
FMC_B™k1E
->
BWTR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] =

237 (
uöt32_t
)
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssSëupTime
 |

238 (
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 << 4 )|

239 (
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aSëupTime
 << 8) |

240 ((
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_CLKDivisi⁄
) << 20) |

241 ((
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aL©ícy
) << 24) |

242 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_Ac˚ssMode
;

246 
FMC_B™k1E
->
BWTR
[
FMC_NORSRAMInôSåu˘
->
FMC_B™k
] = 0x0FFFFFFF;

249 
	}
}

257 
	$FMC_NORSRAMSåu˘Inô
(
FMC_NORSRAMInôTy≥Def
* 
FMC_NORSRAMInôSåu˘
)

260 
FMC_NORSRAMInôSåu˘
->
FMC_B™k
 = 
FMC_B™k1_NORSRAM1
;

261 
FMC_NORSRAMInôSåu˘
->
FMC_D©aAddªssMux
 = 
FMC_D©aAddªssMux_E«bÀ
;

262 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yTy≥
 = 
FMC_Mem‹yTy≥_SRAM
;

263 
FMC_NORSRAMInôSåu˘
->
FMC_Mem‹yD©aWidth
 = 
FMC_NORSRAM_Mem‹yD©aWidth_16b
;

264 
FMC_NORSRAMInôSåu˘
->
FMC_Bur°Ac˚ssMode
 = 
FMC_Bur°Ac˚ssMode_DißbÀ
;

265 
FMC_NORSRAMInôSåu˘
->
FMC_Asynchr⁄ousWaô
 = 
FMC_Asynchr⁄ousWaô_DißbÀ
;

266 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lPﬁ¨ôy
 = 
FMC_WaôSig«lPﬁ¨ôy_Low
;

267 
FMC_NORSRAMInôSåu˘
->
FMC_WøpMode
 = 
FMC_WøpMode_DißbÀ
;

268 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«lA˘ive
 = 
FMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

269 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeO≥øti⁄
 = 
FMC_WrôeO≥øti⁄_E«bÀ
;

270 
FMC_NORSRAMInôSåu˘
->
FMC_WaôSig«l
 = 
FMC_WaôSig«l_E«bÀ
;

271 
FMC_NORSRAMInôSåu˘
->
FMC_ExãndedMode
 = 
FMC_ExãndedMode_DißbÀ
;

272 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeBur°
 = 
FMC_WrôeBur°_DißbÀ
;

273 
FMC_NORSRAMInôSåu˘
->
FMC_C⁄töousClock
 = 
FMC_CClock_SyncO∆y
;

275 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssSëupTime
 = 15;

276 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 = 15;

277 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aSëupTime
 = 255;

278 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
 = 15;

279 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_CLKDivisi⁄
 = 15;

280 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_D©aL©ícy
 = 15;

281 
FMC_NORSRAMInôSåu˘
->
FMC_RódWrôeTimögSåu˘
->
FMC_Ac˚ssMode
 = 
FMC_Ac˚ssMode_A
;

282 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssSëupTime
 = 15;

283 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_AddªssHﬁdTime
 = 15;

284 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aSëupTime
 = 255;

285 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_BusTu∫AroundDuøti⁄
 = 15;

286 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_CLKDivisi⁄
 = 15;

287 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_D©aL©ícy
 = 15;

288 
FMC_NORSRAMInôSåu˘
->
FMC_WrôeTimögSåu˘
->
FMC_Ac˚ssMode
 = 
FMC_Ac˚ssMode_A
;

289 
	}
}

302 
	$FMC_NORSRAMCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

304 
	`as£π_∑øm
(
	`IS_FMC_NORSRAM_BANK
(
FMC_B™k
));

305 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

307 i‡(
NewSèã
 !
DISABLE
)

310 
FMC_B™k1
->
BTCR
[
FMC_B™k
] |
BCR_MBKEN_SET
;

315 
FMC_B™k1
->
BTCR
[
FMC_B™k
] &
BCR_MBKEN_RESET
;

317 
	}
}

375 
	$FMC_NANDDeInô
(
uöt32_t
 
FMC_B™k
)

378 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

380 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

383 
FMC_B™k2
->
PCR2
 = 0x00000018;

384 
FMC_B™k2
->
SR2
 = 0x00000040;

385 
FMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

386 
FMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

392 
FMC_B™k3
->
PCR3
 = 0x00000018;

393 
FMC_B™k3
->
SR3
 = 0x00000040;

394 
FMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

395 
FMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

397 
	}
}

406 
	$FMC_NANDInô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
)

408 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

411 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInôSåu˘
->
FMC_B™k
));

412 
	`as£π_∑øm
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
));

413 
	`as£π_∑øm
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
));

414 
	`as£π_∑øm
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInôSåu˘
->
FMC_ECC
));

415 
	`as£π_∑øm
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
));

416 
	`as£π_∑øm
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
));

417 
	`as£π_∑øm
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
));

418 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
));

419 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

420 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

421 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

422 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
));

423 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

424 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

425 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

428 
tmµ¸
 = (
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
 |

429 
PCR_MEMORYTYPE_NAND
 |

430 
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
 |

431 
FMC_NANDInôSåu˘
->
FMC_ECC
 |

432 
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
 |

433 (
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
 << 9 )|

434 (
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
 << 13);

437 
tmµmem
 = (
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 |

438 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

439 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

440 (
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

443 
tmµ©t
 = (
uöt32_t
)
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 |

444 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

445 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

446 (
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

448 if(
FMC_NANDInôSåu˘
->
FMC_B™k
 =
FMC_B™k2_NAND
)

451 
FMC_B™k2
->
PCR2
 = 
tmµ¸
;

452 
FMC_B™k2
->
PMEM2
 = 
tmµmem
;

453 
FMC_B™k2
->
PATT2
 = 
tmµ©t
;

458 
FMC_B™k3
->
PCR3
 = 
tmµ¸
;

459 
FMC_B™k3
->
PMEM3
 = 
tmµmem
;

460 
FMC_B™k3
->
PATT3
 = 
tmµ©t
;

462 
	}
}

471 
	$FMC_NANDSåu˘Inô
(
FMC_NANDInôTy≥Def
* 
FMC_NANDInôSåu˘
)

474 
FMC_NANDInôSåu˘
->
FMC_B™k
 = 
FMC_B™k2_NAND
;

475 
FMC_NANDInôSåu˘
->
FMC_Waô„©uª
 = 
FMC_Waô„©uª_DißbÀ
;

476 
FMC_NANDInôSåu˘
->
FMC_Mem‹yD©aWidth
 = 
FMC_NAND_Mem‹yD©aWidth_16b
;

477 
FMC_NANDInôSåu˘
->
FMC_ECC
 = 
FMC_ECC_DißbÀ
;

478 
FMC_NANDInôSåu˘
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Byãs
;

479 
FMC_NANDInôSåu˘
->
FMC_TCLRSëupTime
 = 0x0;

480 
FMC_NANDInôSåu˘
->
FMC_TARSëupTime
 = 0x0;

481 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

482 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

483 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

484 
FMC_NANDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

485 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

486 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

487 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

488 
FMC_NANDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

489 
	}
}

500 
	$FMC_NANDCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

502 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

503 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

505 i‡(
NewSèã
 !
DISABLE
)

508 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

510 
FMC_B™k2
->
PCR2
 |
PCR_PBKEN_SET
;

514 
FMC_B™k3
->
PCR3
 |
PCR_PBKEN_SET
;

520 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

522 
FMC_B™k2
->
PCR2
 &
PCR_PBKEN_RESET
;

526 
FMC_B™k3
->
PCR3
 &
PCR_PBKEN_RESET
;

529 
	}
}

540 
	$FMC_NANDECCCmd
(
uöt32_t
 
FMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

542 
	`as£π_∑øm
(
	`IS_FMC_NAND_BANK
(
FMC_B™k
));

543 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

545 i‡(
NewSèã
 !
DISABLE
)

548 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

550 
FMC_B™k2
->
PCR2
 |
PCR_ECCEN_SET
;

554 
FMC_B™k3
->
PCR3
 |
PCR_ECCEN_SET
;

560 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

562 
FMC_B™k2
->
PCR2
 &
PCR_ECCEN_RESET
;

566 
FMC_B™k3
->
PCR3
 &
PCR_ECCEN_RESET
;

569 
	}
}

579 
uöt32_t
 
	$FMC_GëECC
(
uöt32_t
 
FMC_B™k
)

581 
uöt32_t
 
eccvÆ
 = 0x00000000;

583 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

586 
eccvÆ
 = 
FMC_B™k2
->
ECCR2
;

591 
eccvÆ
 = 
FMC_B™k3
->
ECCR3
;

594 (
eccvÆ
);

595 
	}
}

643 
	$FMC_PCCARDDeInô
()

646 
FMC_B™k4
->
PCR4
 = 0x00000018;

647 
FMC_B™k4
->
SR4
 = 0x00000000;

648 
FMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

649 
FMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

650 
FMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

651 
	}
}

660 
	$FMC_PCCARDInô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
)

663 
	`as£π_∑øm
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
));

664 
	`as£π_∑øm
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
));

665 
	`as£π_∑øm
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
));

667 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
));

668 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

669 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

670 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

672 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
));

673 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

674 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

675 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

676 
	`as£π_∑øm
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
));

677 
	`as£π_∑øm
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
));

678 
	`as£π_∑øm
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
));

679 
	`as£π_∑øm
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
));

682 
FMC_B™k4
->
PCR4
 = (
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
 |

683 
FMC_NAND_Mem‹yD©aWidth_16b
 |

684 (
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
 << 9) |

685 (
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
 << 13);

688 
FMC_B™k4
->
PMEM4
 = (
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 |

689 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

690 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

691 (
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

694 
FMC_B™k4
->
PATT4
 = (
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 |

695 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

696 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

697 (
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

700 
FMC_B™k4
->
PIO4
 = (
uöt32_t
)
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
 |

701 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 << 8) |

702 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 << 16)|

703 (
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 << 24);

704 
	}
}

712 
	$FMC_PCCARDSåu˘Inô
(
FMC_PCCARDInôTy≥Def
* 
FMC_PCCARDInôSåu˘
)

715 
FMC_PCCARDInôSåu˘
->
FMC_Waô„©uª
 = 
FMC_Waô„©uª_DißbÀ
;

716 
FMC_PCCARDInôSåu˘
->
FMC_TCLRSëupTime
 = 0;

717 
FMC_PCCARDInôSåu˘
->
FMC_TARSëupTime
 = 0;

718 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

719 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

720 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

721 
FMC_PCCARDInôSåu˘
->
FMC_Comm⁄S∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

722 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

723 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

724 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

725 
FMC_PCCARDInôSåu˘
->
FMC_AâribuãS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

726 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_SëupTime
 = 252;

727 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_WaôSëupTime
 = 252;

728 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HﬁdSëupTime
 = 252;

729 
FMC_PCCARDInôSåu˘
->
FMC_IOS∑˚TimögSåu˘
->
FMC_HiZSëupTime
 = 252;

730 
	}
}

738 
	$FMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

740 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

742 i‡(
NewSèã
 !
DISABLE
)

745 
FMC_B™k4
->
PCR4
 |
PCR_PBKEN_SET
;

750 
FMC_B™k4
->
PCR4
 &
PCR_PBKEN_RESET
;

752 
	}
}

810 
	$FMC_SDRAMDeInô
(
uöt32_t
 
FMC_B™k
)

813 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
FMC_B™k
));

815 
FMC_B™k5_6
->
SDCR
[
FMC_B™k
] = 0x000002D0;

816 
FMC_B™k5_6
->
SDTR
[
FMC_B™k
] = 0x0FFFFFFF;

817 
FMC_B™k5_6
->
SDCMR
 = 0x00000000;

818 
FMC_B™k5_6
->
SDRTR
 = 0x00000000;

819 
FMC_B™k5_6
->
SDSR
 = 0x00000000;

820 
	}
}

830 
	$FMC_SDRAMInô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
)

833 
uöt32_t
 
tm¥1
 = 0;

834 
uöt32_t
 
tm¥2
 = 0;

835 
uöt32_t
 
tm¥3
 = 0;

836 
uöt32_t
 
tm¥4
 = 0;

841 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInôSåu˘
->
FMC_B™k
));

842 
	`as£π_∑øm
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
));

843 
	`as£π_∑øm
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
));

844 
	`as£π_∑øm
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
));

845 
	`as£π_∑øm
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
));

846 
	`as£π_∑øm
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
));

847 
	`as£π_∑øm
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
));

848 
	`as£π_∑øm
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
));

849 
	`as£π_∑øm
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
));

850 
	`as£π_∑øm
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
));

853 
	`as£π_∑øm
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
));

854 
	`as£π_∑øm
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
));

855 
	`as£π_∑øm
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
));

856 
	`as£π_∑øm
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
));

857 
	`as£π_∑øm
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
));

858 
	`as£π_∑øm
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
));

859 
	`as£π_∑øm
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
));

862 
tm¥1
 = (
uöt32_t
)
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
 |

863 
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
 |

864 
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
 |

865 
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
 |

866 
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
 |

867 
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
 |

868 
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 |

869 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 |

870 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
;

872 if(
FMC_SDRAMInôSåu˘
->
FMC_B™k
 =
FMC_B™k1_SDRAM
 )

874 
FMC_B™k5_6
->
SDCR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥1
;

878 
tm¥3
 = (
uöt32_t
)
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 |

879 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 |

880 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
;

882 
FMC_B™k5_6
->
SDCR
[
FMC_B™k1_SDRAM
] = 
tm¥3
;

883 
FMC_B™k5_6
->
SDCR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥1
;

886 if(
FMC_SDRAMInôSåu˘
->
FMC_B™k
 =
FMC_B™k1_SDRAM
 )

888 
tm¥2
 = (
uöt32_t
)((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
)-1) |

889 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
)-1) << 4) |

890 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
)-1) << 8) |

891 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
)-1) << 12) |

892 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
)-1) << 16) |

893 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
)-1) << 20) |

894 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
)-1) << 24);

896 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥2
;

900 
tm¥2
 = (
uöt32_t
)((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
)-1) |

901 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
)-1) << 4) |

902 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
)-1) << 8) |

903 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
)-1) << 16);

905 
tm¥4
 = (
uöt32_t
)(((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
)-1) << 12) |

906 (((
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
)-1) << 20);

908 
FMC_B™k5_6
->
SDTR
[
FMC_B™k1_SDRAM
] = 
tm¥4
;

909 
FMC_B™k5_6
->
SDTR
[
FMC_SDRAMInôSåu˘
->
FMC_B™k
] = 
tm¥2
;

912 
	}
}

920 
	$FMC_SDRAMSåu˘Inô
(
FMC_SDRAMInôTy≥Def
* 
FMC_SDRAMInôSåu˘
)

923 
FMC_SDRAMInôSåu˘
->
FMC_B™k
 = 
FMC_B™k1_SDRAM
;

924 
FMC_SDRAMInôSåu˘
->
FMC_CﬁumnBôsNumbî
 = 
FMC_CﬁumnBôs_Numbî_8b
;

925 
FMC_SDRAMInôSåu˘
->
FMC_RowBôsNumbî
 = 
FMC_RowBôs_Numbî_11b
;

926 
FMC_SDRAMInôSåu˘
->
FMC_SDMem‹yD©aWidth
 = 
FMC_SDMem‹y_Width_16b
;

927 
FMC_SDRAMInôSåu˘
->
FMC_I¡î«lB™kNumbî
 = 
FMC_I¡î«lB™k_Numbî_4
;

928 
FMC_SDRAMInôSåu˘
->
FMC_CASL©ícy
 = 
FMC_CAS_L©ícy_1
;

929 
FMC_SDRAMInôSåu˘
->
FMC_WrôePrŸe˘i⁄
 = 
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
;

930 
FMC_SDRAMInôSåu˘
->
FMC_SDClockPîiod
 = 
FMC_SDClock_DißbÀ
;

931 
FMC_SDRAMInôSåu˘
->
FMC_RódBur°
 = 
FMC_Ród_Bur°_DißbÀ
;

932 
FMC_SDRAMInôSåu˘
->
FMC_RódPùeDñay
 = 
FMC_RódPùe_Dñay_0
;

934 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_LﬂdToA˘iveDñay
 = 16;

935 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_ExôSñfRe‰eshDñay
 = 16;

936 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_SñfRe‰eshTime
 = 16;

937 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RowCy˛eDñay
 = 16;

938 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_WrôeRecovîyTime
 = 16;

939 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RPDñay
 = 16;

940 
FMC_SDRAMInôSåu˘
->
FMC_SDRAMTimögSåu˘
->
FMC_RCDDñay
 = 16;

942 
	}
}

950 
	$FMC_SDRAMCmdC⁄fig
(
FMC_SDRAMComm™dTy≥Def
* 
FMC_SDRAMComm™dSåu˘
)

952 
uöt32_t
 
tm¥
 = 0x0;

955 
	`as£π_∑øm
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dMode
));

956 
	`as£π_∑øm
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dT¨gë
));

957 
	`as£π_∑øm
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMComm™dSåu˘
->
FMC_AutoRe‰eshNumbî
));

958 
	`as£π_∑øm
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMComm™dSåu˘
->
FMC_ModeRegi°îDeföôi⁄
));

960 
tm¥
 = (
uöt32_t
)(
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dMode
 |

961 
FMC_SDRAMComm™dSåu˘
->
FMC_Comm™dT¨gë
 |

962 (((
FMC_SDRAMComm™dSåu˘
->
FMC_AutoRe‰eshNumbî
)-1)<<5) |

963 ((
FMC_SDRAMComm™dSåu˘
->
FMC_ModeRegi°îDeföôi⁄
)<<9));

965 
FMC_B™k5_6
->
SDCMR
 = 
tm¥
;

967 
	}
}

976 
uöt32_t
 
	$FMC_GëModeSètus
(
uöt32_t
 
SDRAM_B™k
)

978 
uöt32_t
 
tm¥eg
 = 0;

981 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_B™k
));

984 if(
SDRAM_B™k
 =
FMC_B™k1_SDRAM
)

986 
tm¥eg
 = (
uöt32_t
)(
FMC_B™k5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

990 
tm¥eg
 = ((
uöt32_t
)(
FMC_B™k5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

994  
tm¥eg
;

995 
	}
}

1002 
	$FMC_SëRe‰eshCou¡
(
uöt32_t
 
FMC_Cou¡
)

1005 
	`as£π_∑øm
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou¡
));

1007 
FMC_B™k5_6
->
SDRTR
 |(
FMC_Cou¡
<<1);

1009 
	}
}

1016 
	$FMC_SëAutoRe‰esh_Numbî
(
uöt32_t
 
FMC_Numbî
)

1019 
	`as£π_∑øm
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numbî
));

1021 
FMC_B™k5_6
->
SDCMR
 |(
FMC_Numbî
 << 5);

1022 
	}
}

1032 
	$FMC_SDRAMWrôePrŸe˘i⁄C⁄fig
(
uöt32_t
 
SDRAM_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1035 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1036 
	`as£π_∑øm
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_B™k
));

1038 i‡(
NewSèã
 !
DISABLE
)

1040 
FMC_B™k5_6
->
SDCR
[
SDRAM_B™k
] |
FMC_Wrôe_PrŸe˘i⁄_E«bÀ
;

1044 
FMC_B™k5_6
->
SDCR
[
SDRAM_B™k
] &
SDCR_WrôePrŸe˘i⁄_RESET
;

1047 
	}
}

1084 
	$FMC_ITC⁄fig
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1086 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1087 
	`as£π_∑øm
(
	`IS_FMC_IT
(
FMC_IT
));

1088 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1090 i‡(
NewSèã
 !
DISABLE
)

1093 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1095 
FMC_B™k2
->
SR2
 |
FMC_IT
;

1098 i‡(
FMC_B™k
 =
FMC_B™k3_NAND
)

1100 
FMC_B™k3
->
SR3
 |
FMC_IT
;

1103 i‡(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1105 
FMC_B™k4
->
SR4
 |
FMC_IT
;

1111 
FMC_B™k5_6
->
SDRTR
 |
FMC_IT
;

1117 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1120 
FMC_B™k2
->
SR2
 &(
uöt32_t
)~
FMC_IT
;

1123 i‡(
FMC_B™k
 =
FMC_B™k3_NAND
)

1125 
FMC_B™k3
->
SR3
 &(
uöt32_t
)~
FMC_IT
;

1128 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1130 
FMC_B™k4
->
SR4
 &(
uöt32_t
)~
FMC_IT
;

1136 
FMC_B™k5_6
->
SDRTR
 &(
uöt32_t
)~
FMC_IT
;

1139 
	}
}

1161 
FœgSètus
 
	$FMC_GëFœgSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
)

1163 
FœgSètus
 
bô°©us
 = 
RESET
;

1164 
uöt32_t
 
tmp§
 = 0x00000000;

1167 
	`as£π_∑øm
(
	`IS_FMC_GETFLAG_BANK
(
FMC_B™k
));

1168 
	`as£π_∑øm
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1170 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1172 
tmp§
 = 
FMC_B™k2
->
SR2
;

1174 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1176 
tmp§
 = 
FMC_B™k3
->
SR3
;

1178 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1180 
tmp§
 = 
FMC_B™k4
->
SR4
;

1184 
tmp§
 = 
FMC_B™k5_6
->
SDSR
;

1188 i‡((
tmp§
 & 
FMC_FLAG
) != FMC_FLAG )

1190 
bô°©us
 = 
RESET
;

1194 
bô°©us
 = 
SET
;

1197  
bô°©us
;

1198 
	}
}

1217 
	$FMC_CÀ¨Fœg
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_FLAG
)

1220 
	`as£π_∑øm
(
	`IS_FMC_GETFLAG_BANK
(
FMC_B™k
));

1221 
	`as£π_∑øm
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1223 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1225 
FMC_B™k2
->
SR2
 &(~
FMC_FLAG
);

1227 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1229 
FMC_B™k3
->
SR3
 &(~
FMC_FLAG
);

1231 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1233 
FMC_B™k4
->
SR4
 &(~
FMC_FLAG
);

1238 
FMC_B™k5_6
->
SDRTR
 &(~
FMC_FLAG
);

1241 
	}
}

1260 
ITSètus
 
	$FMC_GëITSètus
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
)

1262 
ITSètus
 
bô°©us
 = 
RESET
;

1263 
uöt32_t
 
tmp§
 = 0x0;

1264 
uöt32_t
 
tmp§2
 = 0x0;

1265 
uöt32_t
 
ô°©us
 = 0x0;

1266 
uöt32_t
 
ôíabÀ
 = 0x0;

1269 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1270 
	`as£π_∑øm
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1272 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1274 
tmp§
 = 
FMC_B™k2
->
SR2
;

1276 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1278 
tmp§
 = 
FMC_B™k3
->
SR3
;

1280 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1282 
tmp§
 = 
FMC_B™k4
->
SR4
;

1287 
tmp§
 = 
FMC_B™k5_6
->
SDRTR
;

1288 
tmp§2
 = 
FMC_B™k5_6
->
SDSR
;

1292 
ôíabÀ
 = 
tmp§
 & 
FMC_IT
;

1295 if((
FMC_B™k
 =
FMC_B™k1_SDRAM
Ë|| (FMC_B™k =
FMC_B™k2_SDRAM
))

1297 
ô°©us
 = 
tmp§2
 & 
FMC_SDSR_RE
;

1301 
ô°©us
 = 
tmp§
 & (
FMC_IT
 >> 3);

1304 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

1306 
bô°©us
 = 
SET
;

1310 
bô°©us
 = 
RESET
;

1312  
bô°©us
;

1313 
	}
}

1332 
	$FMC_CÀ¨ITPídögBô
(
uöt32_t
 
FMC_B™k
, uöt32_à
FMC_IT
)

1335 
	`as£π_∑øm
(
	`IS_FMC_IT_BANK
(
FMC_B™k
));

1336 
	`as£π_∑øm
(
	`IS_FMC_IT
(
FMC_IT
));

1338 if(
FMC_B™k
 =
FMC_B™k2_NAND
)

1340 
FMC_B™k2
->
SR2
 &~(
FMC_IT
 >> 3);

1342 if(
FMC_B™k
 =
FMC_B™k3_NAND
)

1344 
FMC_B™k3
->
SR3
 &~(
FMC_IT
 >> 3);

1346 if(
FMC_B™k
 =
FMC_B™k4_PCCARD
)

1348 
FMC_B™k4
->
SR4
 &~(
FMC_IT
 >> 3);

1353 
FMC_B™k5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1355 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c

35 
	~"°m32f4xx_fsmc.h
"

36 
	~"°m32f4xx_rcc.h
"

52 
	#BCR_MBKEN_SET
 ((
uöt32_t
)0x00000001)

	)

53 
	#BCR_MBKEN_RESET
 ((
uöt32_t
)0x000FFFFE)

	)

54 
	#BCR_FACCEN_SET
 ((
uöt32_t
)0x00000040)

	)

57 
	#PCR_PBKEN_SET
 ((
uöt32_t
)0x00000004)

	)

58 
	#PCR_PBKEN_RESET
 ((
uöt32_t
)0x000FFFFB)

	)

59 
	#PCR_ECCEN_SET
 ((
uöt32_t
)0x00000040)

	)

60 
	#PCR_ECCEN_RESET
 ((
uöt32_t
)0x000FFFBF)

	)

61 
	#PCR_MEMORYTYPE_NAND
 ((
uöt32_t
)0x00000008)

	)

121 
	$FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
)

124 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

127 if(
FSMC_B™k
 =
FSMC_B™k1_NORSRAM1
)

129 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030DB;

134 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] = 0x000030D2;

136 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
 + 1] = 0x0FFFFFFF;

137 
FSMC_B™k1E
->
BWTR
[
FSMC_B™k
] = 0x0FFFFFFF;

138 
	}
}

148 
	$FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

151 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
));

152 
	`as£π_∑øm
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
));

153 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
));

154 
	`as£π_∑øm
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

155 
	`as£π_∑øm
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
));

156 
	`as£π_∑øm
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
));

157 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
));

158 
	`as£π_∑øm
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
));

159 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
));

160 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
));

161 
	`as£π_∑øm
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
));

162 
	`as£π_∑øm
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
));

163 
	`as£π_∑øm
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
));

164 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

165 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

166 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

167 
	`as£π_∑øm
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
));

168 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

169 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

170 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

173 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

174 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 |

175 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 |

176 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

177 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 |

178 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 |

179 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 |

180 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 |

181 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 |

182 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 |

183 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 |

184 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 |

185 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
;

186 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 =
FSMC_Mem‹yTy≥_NOR
)

188 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] |(
uöt32_t
)
BCR_FACCEN_SET
;

191 
FSMC_B™k1
->
BTCR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
+1] =

192 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

193 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4) |

194 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

195 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 << 16) |

196 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

197 (
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

198 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

202 if(
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 =
FSMC_ExãndedMode_E«bÀ
)

204 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
));

205 
	`as£π_∑øm
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
));

206 
	`as£π_∑øm
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
));

207 
	`as£π_∑øm
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
));

208 
	`as£π_∑øm
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
));

209 
	`as£π_∑øm
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
));

210 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] =

211 (
uöt32_t
)
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 |

212 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 << 4 )|

213 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 << 8) |

214 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 << 20) |

215 (
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 << 24) |

216 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
;

220 
FSMC_B™k1E
->
BWTR
[
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
] = 0x0FFFFFFF;

222 
	}
}

230 
	$FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
)

233 
FSMC_NORSRAMInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k1_NORSRAM1
;

234 
FSMC_NORSRAMInôSåu˘
->
FSMC_D©aAddªssMux
 = 
FSMC_D©aAddªssMux_E«bÀ
;

235 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yTy≥
 = 
FSMC_Mem‹yTy≥_SRAM
;

236 
FSMC_NORSRAMInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

237 
FSMC_NORSRAMInôSåu˘
->
FSMC_Bur°Ac˚ssMode
 = 
FSMC_Bur°Ac˚ssMode_DißbÀ
;

238 
FSMC_NORSRAMInôSåu˘
->
FSMC_Asynchr⁄ousWaô
 = 
FSMC_Asynchr⁄ousWaô_DißbÀ
;

239 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lPﬁ¨ôy
 = 
FSMC_WaôSig«lPﬁ¨ôy_Low
;

240 
FSMC_NORSRAMInôSåu˘
->
FSMC_WøpMode
 = 
FSMC_WøpMode_DißbÀ
;

241 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«lA˘ive
 = 
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
;

242 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeO≥øti⁄
 = 
FSMC_WrôeO≥øti⁄_E«bÀ
;

243 
FSMC_NORSRAMInôSåu˘
->
FSMC_WaôSig«l
 = 
FSMC_WaôSig«l_E«bÀ
;

244 
FSMC_NORSRAMInôSåu˘
->
FSMC_ExãndedMode
 = 
FSMC_ExãndedMode_DißbÀ
;

245 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeBur°
 = 
FSMC_WrôeBur°_DißbÀ
;

246 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

247 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

248 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

249 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

250 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

251 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

252 
FSMC_NORSRAMInôSåu˘
->
FSMC_RódWrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

253 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssSëupTime
 = 0xF;

254 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_AddªssHﬁdTime
 = 0xF;

255 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aSëupTime
 = 0xFF;

256 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_BusTu∫AroundDuøti⁄
 = 0xF;

257 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_CLKDivisi⁄
 = 0xF;

258 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_D©aL©ícy
 = 0xF;

259 
FSMC_NORSRAMInôSåu˘
->
FSMC_WrôeTimögSåu˘
->
FSMC_Ac˚ssMode
 = 
FSMC_Ac˚ssMode_A
;

260 
	}
}

273 
	$FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

275 
	`as£π_∑øm
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_B™k
));

276 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

278 i‡(
NewSèã
 !
DISABLE
)

281 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] |
BCR_MBKEN_SET
;

286 
FSMC_B™k1
->
BTCR
[
FSMC_B™k
] &
BCR_MBKEN_RESET
;

288 
	}
}

346 
	$FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
)

349 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

351 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

354 
FSMC_B™k2
->
PCR2
 = 0x00000018;

355 
FSMC_B™k2
->
SR2
 = 0x00000040;

356 
FSMC_B™k2
->
PMEM2
 = 0xFCFCFCFC;

357 
FSMC_B™k2
->
PATT2
 = 0xFCFCFCFC;

363 
FSMC_B™k3
->
PCR3
 = 0x00000018;

364 
FSMC_B™k3
->
SR3
 = 0x00000040;

365 
FSMC_B™k3
->
PMEM3
 = 0xFCFCFCFC;

366 
FSMC_B™k3
->
PATT3
 = 0xFCFCFCFC;

368 
	}
}

377 
	$FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

379 
uöt32_t
 
tmµ¸
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

382 
	`as£π_∑øm
–
	`IS_FSMC_NAND_BANK
(
FSMC_NANDInôSåu˘
->
FSMC_B™k
));

383 
	`as£π_∑øm
–
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
));

384 
	`as£π_∑øm
–
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
));

385 
	`as£π_∑øm
–
	`IS_FSMC_ECC_STATE
(
FSMC_NANDInôSåu˘
->
FSMC_ECC
));

386 
	`as£π_∑øm
–
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
));

387 
	`as£π_∑øm
–
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
));

388 
	`as£π_∑øm
–
	`IS_FSMC_TAR_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
));

389 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

390 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

391 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

392 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

393 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

394 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

395 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

396 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

399 
tmµ¸
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 |

400 
PCR_MEMORYTYPE_NAND
 |

401 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 |

402 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 |

403 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 |

404 (
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9 )|

405 (
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

408 
tmµmem
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

409 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

410 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

411 (
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

414 
tmµ©t
 = (
uöt32_t
)
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

415 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

416 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

417 (
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

419 if(
FSMC_NANDInôSåu˘
->
FSMC_B™k
 =
FSMC_B™k2_NAND
)

422 
FSMC_B™k2
->
PCR2
 = 
tmµ¸
;

423 
FSMC_B™k2
->
PMEM2
 = 
tmµmem
;

424 
FSMC_B™k2
->
PATT2
 = 
tmµ©t
;

429 
FSMC_B™k3
->
PCR3
 = 
tmµ¸
;

430 
FSMC_B™k3
->
PMEM3
 = 
tmµmem
;

431 
FSMC_B™k3
->
PATT3
 = 
tmµ©t
;

433 
	}
}

442 
	$FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
)

445 
FSMC_NANDInôSåu˘
->
FSMC_B™k
 = 
FSMC_B™k2_NAND
;

446 
FSMC_NANDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

447 
FSMC_NANDInôSåu˘
->
FSMC_Mem‹yD©aWidth
 = 
FSMC_Mem‹yD©aWidth_8b
;

448 
FSMC_NANDInôSåu˘
->
FSMC_ECC
 = 
FSMC_ECC_DißbÀ
;

449 
FSMC_NANDInôSåu˘
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Byãs
;

450 
FSMC_NANDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

451 
FSMC_NANDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

452 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

453 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

454 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

455 
FSMC_NANDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

456 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

457 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

458 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

459 
FSMC_NANDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

460 
	}
}

471 
	$FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

473 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

474 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

476 i‡(
NewSèã
 !
DISABLE
)

479 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

481 
FSMC_B™k2
->
PCR2
 |
PCR_PBKEN_SET
;

485 
FSMC_B™k3
->
PCR3
 |
PCR_PBKEN_SET
;

491 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

493 
FSMC_B™k2
->
PCR2
 &
PCR_PBKEN_RESET
;

497 
FSMC_B™k3
->
PCR3
 &
PCR_PBKEN_RESET
;

500 
	}
}

511 
	$FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

513 
	`as£π_∑øm
(
	`IS_FSMC_NAND_BANK
(
FSMC_B™k
));

514 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

516 i‡(
NewSèã
 !
DISABLE
)

519 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

521 
FSMC_B™k2
->
PCR2
 |
PCR_ECCEN_SET
;

525 
FSMC_B™k3
->
PCR3
 |
PCR_ECCEN_SET
;

531 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

533 
FSMC_B™k2
->
PCR2
 &
PCR_ECCEN_RESET
;

537 
FSMC_B™k3
->
PCR3
 &
PCR_ECCEN_RESET
;

540 
	}
}

550 
uöt32_t
 
	$FSMC_GëECC
(
uöt32_t
 
FSMC_B™k
)

552 
uöt32_t
 
eccvÆ
 = 0x00000000;

554 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

557 
eccvÆ
 = 
FSMC_B™k2
->
ECCR2
;

562 
eccvÆ
 = 
FSMC_B™k3
->
ECCR3
;

565 (
eccvÆ
);

566 
	}
}

614 
	$FSMC_PCCARDDeInô
()

617 
FSMC_B™k4
->
PCR4
 = 0x00000018;

618 
FSMC_B™k4
->
SR4
 = 0x00000000;

619 
FSMC_B™k4
->
PMEM4
 = 0xFCFCFCFC;

620 
FSMC_B™k4
->
PATT4
 = 0xFCFCFCFC;

621 
FSMC_B™k4
->
PIO4
 = 0xFCFCFCFC;

622 
	}
}

631 
	$FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

634 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
));

635 
	`as£π_∑øm
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
));

636 
	`as£π_∑øm
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
));

638 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
));

639 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

640 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

641 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

643 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
));

644 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

645 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

646 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

647 
	`as£π_∑øm
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
));

648 
	`as£π_∑øm
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
));

649 
	`as£π_∑øm
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
));

650 
	`as£π_∑øm
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
));

653 
FSMC_B™k4
->
PCR4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 |

654 
FSMC_Mem‹yD©aWidth_16b
 |

655 (
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 << 9) |

656 (
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 << 13);

659 
FSMC_B™k4
->
PMEM4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 |

660 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

661 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

662 (
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

665 
FSMC_B™k4
->
PATT4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

666 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

667 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

668 (
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

671 
FSMC_B™k4
->
PIO4
 = (
uöt32_t
)
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 |

672 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 << 8) |

673 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 << 16)|

674 (
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 << 24);

675 
	}
}

683 
	$FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
)

686 
FSMC_PCCARDInôSåu˘
->
FSMC_Waô„©uª
 = 
FSMC_Waô„©uª_DißbÀ
;

687 
FSMC_PCCARDInôSåu˘
->
FSMC_TCLRSëupTime
 = 0x0;

688 
FSMC_PCCARDInôSåu˘
->
FSMC_TARSëupTime
 = 0x0;

689 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

690 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

691 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

692 
FSMC_PCCARDInôSåu˘
->
FSMC_Comm⁄S∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

693 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

694 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

695 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

696 
FSMC_PCCARDInôSåu˘
->
FSMC_AâribuãS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

697 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_SëupTime
 = 0xFC;

698 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_WaôSëupTime
 = 0xFC;

699 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HﬁdSëupTime
 = 0xFC;

700 
FSMC_PCCARDInôSåu˘
->
FSMC_IOS∑˚TimögSåu˘
->
FSMC_HiZSëupTime
 = 0xFC;

701 
	}
}

709 
	$FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

711 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

713 i‡(
NewSèã
 !
DISABLE
)

716 
FSMC_B™k4
->
PCR4
 |
PCR_PBKEN_SET
;

721 
FSMC_B™k4
->
PCR4
 &
PCR_PBKEN_RESET
;

723 
	}
}

756 
	$FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

758 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

759 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

760 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

762 i‡(
NewSèã
 !
DISABLE
)

765 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

767 
FSMC_B™k2
->
SR2
 |
FSMC_IT
;

770 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

772 
FSMC_B™k3
->
SR3
 |
FSMC_IT
;

777 
FSMC_B™k4
->
SR4
 |
FSMC_IT
;

783 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

786 
FSMC_B™k2
->
SR2
 &(
uöt32_t
)~
FSMC_IT
;

789 i‡(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

791 
FSMC_B™k3
->
SR3
 &(
uöt32_t
)~
FSMC_IT
;

796 
FSMC_B™k4
->
SR4
 &(
uöt32_t
)~
FSMC_IT
;

799 
	}
}

816 
FœgSètus
 
	$FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

818 
FœgSètus
 
bô°©us
 = 
RESET
;

819 
uöt32_t
 
tmp§
 = 0x00000000;

822 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

823 
	`as£π_∑øm
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

825 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

827 
tmp§
 = 
FSMC_B™k2
->
SR2
;

829 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

831 
tmp§
 = 
FSMC_B™k3
->
SR3
;

836 
tmp§
 = 
FSMC_B™k4
->
SR4
;

840 i‡((
tmp§
 & 
FSMC_FLAG
Ë!(
uöt16_t
)
RESET
 )

842 
bô°©us
 = 
SET
;

846 
bô°©us
 = 
RESET
;

849  
bô°©us
;

850 
	}
}

866 
	$FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
)

869 
	`as£π_∑øm
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_B™k
));

870 
	`as£π_∑øm
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

872 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

874 
FSMC_B™k2
->
SR2
 &~
FSMC_FLAG
;

876 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

878 
FSMC_B™k3
->
SR3
 &~
FSMC_FLAG
;

883 
FSMC_B™k4
->
SR4
 &~
FSMC_FLAG
;

885 
	}
}

901 
ITSètus
 
	$FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

903 
ITSètus
 
bô°©us
 = 
RESET
;

904 
uöt32_t
 
tmp§
 = 0x0, 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

907 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

908 
	`as£π_∑øm
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

910 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

912 
tmp§
 = 
FSMC_B™k2
->
SR2
;

914 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

916 
tmp§
 = 
FSMC_B™k3
->
SR3
;

921 
tmp§
 = 
FSMC_B™k4
->
SR4
;

924 
ô°©us
 = 
tmp§
 & 
FSMC_IT
;

926 
ôíabÀ
 = 
tmp§
 & (
FSMC_IT
 >> 3);

927 i‡((
ô°©us
 !(
uöt32_t
)
RESET
Ë&& (
ôíabÀ
 != (uint32_t)RESET))

929 
bô°©us
 = 
SET
;

933 
bô°©us
 = 
RESET
;

935  
bô°©us
;

936 
	}
}

952 
	$FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
)

955 
	`as£π_∑øm
(
	`IS_FSMC_IT_BANK
(
FSMC_B™k
));

956 
	`as£π_∑øm
(
	`IS_FSMC_IT
(
FSMC_IT
));

958 if(
FSMC_B™k
 =
FSMC_B™k2_NAND
)

960 
FSMC_B™k2
->
SR2
 &~(
FSMC_IT
 >> 3);

962 if(
FSMC_B™k
 =
FSMC_B™k3_NAND
)

964 
FSMC_B™k3
->
SR3
 &~(
FSMC_IT
 >> 3);

969 
FSMC_B™k4
->
SR4
 &~(
FSMC_IT
 >> 3);

971 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c

84 
	~"°m32f4xx_gpio.h
"

85 
	~"°m32f4xx_rcc.h
"

127 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

130 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i‡(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOA
, 
DISABLE
);

137 i‡(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOB
, 
DISABLE
);

142 i‡(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOC
, 
DISABLE
);

147 i‡(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOD
, 
DISABLE
);

152 i‡(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOE
, 
DISABLE
);

157 i‡(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOF
, 
DISABLE
);

162 i‡(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOG
, 
DISABLE
);

167 i‡(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOH
, 
DISABLE
);

173 i‡(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOI
, 
DISABLE
);

178 i‡(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOJ
, 
DISABLE
);

185 i‡(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PîùhRe£tCmd
(
RCC_AHB1Pîùh_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

204 
uöt32_t
 
pöpos
 = 0x00, 
pos
 = 0x00 , 
cuºíçö
 = 0x00;

207 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

209 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

210 
	`as£π_∑øm
(
	`IS_GPIO_PUPD
(
GPIO_InôSåu˘
->
GPIO_PuPd
));

214 
pöpos
 = 0x00;Öinpos < 0x10;Öinpos++)

216 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

218 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

220 i‡(
cuºíçö
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
pöpos
 * 2));

223 
GPIOx
->
MODER
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
Ë<< (
pöpos
 * 2));

225 i‡((
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_OUT
Ë|| (GPIO_InôSåu˘->GPIO_Modê=
GPIO_Mode_AF
))

228 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pöpos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
uöt32_t
)(
GPIO_InôSåu˘
->
GPIO_S≥ed
Ë<< (
pöpos
 * 2));

235 
	`as£π_∑øm
(
	`IS_GPIO_OTYPE
(
GPIO_InôSåu˘
->
GPIO_OTy≥
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
Ë<< ((
uöt16_t
)
pöpos
)) ;

239 
GPIOx
->
OTYPER
 |(
uöt16_t
)(((uöt16_t)
GPIO_InôSåu˘
->
GPIO_OTy≥
Ë<< ((uöt16_t)
pöpos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
uöt16_t
)
pöpos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_PuPd
Ë<< (
pöpos
 * 2));

247 
	}
}

254 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

257 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

258 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

260 
GPIO_InôSåu˘
->
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

261 
GPIO_InôSåu˘
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

279 
__IO
 
uöt32_t
 
tmp
 = 0x00010000;

282 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

285 
tmp
 |
GPIO_Pö
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

325 
uöt8_t
 
bô°©us
 = 0x00;

328 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

331 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

333 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

337 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

339  
bô°©us
;

340 
	}
}

349 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

352 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
uöt16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

368 
uöt8_t
 
bô°©us
 = 0x00;

371 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

374 i‡(((
GPIOx
->
ODR
Ë& 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

376 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

380 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

382  
bô°©us
;

383 
	}
}

392 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

395 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
uöt16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

415 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

418 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

419 
	}
}

433 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

436 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

439 
GPIOx
->
BSRRH
 = 
GPIO_Pö
;

440 
	}
}

455 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

458 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

460 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

462 i‡(
BôVÆ
 !
Bô_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_Pö
;

468 
GPIOx
->
BSRRH
 = 
GPIO_Pö
 ;

470 
	}
}

480 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

483 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
P‹tVÆ
;

486 
	}
}

496 
	$GPIO_ToggÀBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

499 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_Pö
;

502 
	}
}

579 
	$GPIO_PöAFC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_PöSour˚
, 
uöt8_t
 
GPIO_AF
)

581 
uöt32_t
 
ãmp
 = 0x00;

582 
uöt32_t
 
ãmp_2
 = 0x00;

585 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

587 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
ãmp
 = ((
uöt32_t
)(
GPIO_AF
Ë<< ((uöt32_t)((uöt32_t)
GPIO_PöSour˚
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] &~((
uöt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
ãmp_2
 = 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] | 
ãmp
;

592 
GPIOx
->
AFR
[
GPIO_PöSour˚
 >> 0x03] = 
ãmp_2
;

593 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c

123 
	~"°m32f4xx_hash.h
"

124 
	~"°m32f4xx_rcc.h
"

171 
	$HASH_DeInô
()

174 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

194 
	`as£π_∑øm
(
	`IS_HASH_ALGOSELECTION
(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
));

195 
	`as£π_∑øm
(
	`IS_HASH_DATATYPE
(
HASH_InôSåu˘
->
HASH_D©aTy≥
));

196 
	`as£π_∑øm
(
	`IS_HASH_ALGOMODE
(
HASH_InôSåu˘
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 | \

201 
HASH_InôSåu˘
->
HASH_D©aTy≥
 | \

202 
HASH_InôSåu˘
->
HASH_AlgoMode
);

205 if(
HASH_InôSåu˘
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as£π_∑øm
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_Såu˘Inô
(
HASH_InôTy≥Def
* 
HASH_InôSåu˘
)

228 
HASH_InôSåu˘
->
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

231 
HASH_InôSåu˘
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InôSåu˘
->
HASH_D©aTy≥
 = 
HASH_D©aTy≥_32b
;

237 
HASH_InôSåu˘
->
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

238 
	}
}

249 
	$HASH_Re£t
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SëLa°W‹dVÆidBôsNbr
(
uöt16_t
 
VÆidNumbî
)

294 
	`as£π_∑øm
(
	`IS_HASH_VALIDBITSNUMBER
(
VÆidNumbî
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VÆidNumbî
;

299 
	}
}

306 
	$HASH_D©aIn
(
uöt32_t
 
D©a
)

309 
HASH
->
DIN
 = 
D©a
;

310 
	}
}

317 
uöt8_t
 
	$HASH_GëInFIFOW‹dsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GëDige°
(
HASH_MsgDige°
* 
HASH_MesßgeDige°
)

338 
HASH_MesßgeDige°
->
D©a
[0] = 
HASH
->
HR
[0];

339 
HASH_MesßgeDige°
->
D©a
[1] = 
HASH
->
HR
[1];

340 
HASH_MesßgeDige°
->
D©a
[2] = 
HASH
->
HR
[2];

341 
HASH_MesßgeDige°
->
D©a
[3] = 
HASH
->
HR
[3];

342 
HASH_MesßgeDige°
->
D©a
[4] = 
HASH
->
HR
[4];

343 
HASH_MesßgeDige°
->
D©a
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesßgeDige°
->
D©a
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesßgeDige°
->
D©a
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SèπDige°
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtSave
)

398 
uöt8_t
 
i
 = 0;

401 
HASH_C⁄ãxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_C⁄ãxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_C⁄ãxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_C⁄ãxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_Re°‹eC⁄ãxt
(
HASH_C⁄ãxt
* 
HASH_C⁄ãxtRe°‹e
)

420 
uöt8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_C⁄ãxtRe°‹e
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_C⁄ãxtRe°‹e
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSèπDige°
(
Fun˘i⁄ÆSèã
 
NewSèã
)

468 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

470 i‡(
NewSèã
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 i‡(
NewSèã
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITC⁄fig
(
uöt32_t
 
HASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

584 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

587 i‡(
NewSèã
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
uöt32_t
)(~
HASH_IT
);

597 
	}
}

610 
FœgSètus
 
	$HASH_GëFœgSètus
(
uöt32_t
 
HASH_FLAG
)

612 
FœgSètus
 
bô°©us
 = 
RESET
;

613 
uöt32_t
 
ãm¥eg
 = 0;

616 
	`as£π_∑øm
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i‡((
HASH_FLAG
 & 
HASH_FLAG_DINNE
Ë!(
uöt32_t
)
RESET
 )

621 
ãm¥eg
 = 
HASH
->
CR
;

625 
ãm¥eg
 = 
HASH
->
SR
;

629 i‡((
ãm¥eg
 & 
HASH_FLAG
Ë!(
uöt32_t
)
RESET
)

632 
bô°©us
 = 
SET
;

637 
bô°©us
 = 
RESET
;

641  
bô°©us
;

642 
	}
}

651 
	$HASH_CÀ¨Fœg
(
uöt32_t
 
HASH_FLAG
)

654 
	`as£π_∑øm
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
uöt32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITSètus
 
	$HASH_GëITSètus
(
uöt32_t
 
HASH_IT
)

669 
ITSètus
 
bô°©us
 = 
RESET
;

670 
uöt32_t
 
tm¥eg
 = 0;

673 
	`as£π_∑øm
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tm¥eg
 = 
HASH
->
SR
;

679 i‡(((
HASH
->
IMR
 & 
tm¥eg
Ë& 
HASH_IT
Ë!
RESET
)

682 
bô°©us
 = 
SET
;

687 
bô°©us
 = 
RESET
;

690  
bô°©us
;

691 
	}
}

701 
	$HASH_CÀ¨ITPídögBô
(
uöt32_t
 
HASH_IT
)

704 
	`as£π_∑øm
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
uöt32_t
)(~
HASH_IT
);

708 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c

47 
	~"°m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_MD5
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[16])

95 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

107 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

110 
	`HASH_DeInô
();

113 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

114 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

116 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

119 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

122 
i
=0; i<
IÀn
; i+=4)

124 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

125 
öpuèddr
+=4;

129 
	`HASH_SèπDige°
();

134 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

135 
cou¡î
++;

136 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

138 i‡(
busy°©us
 !
RESET
)

140 
°©us
 = 
ERROR
;

145 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

146 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

147 
ouçuèddr
+=4;

148 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

149 
ouçuèddr
+=4;

150 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

151 
ouçuèddr
+=4;

152 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

154  
°©us
;

155 
	}
}

168 
Eº‹Sètus
 
	$HMAC_MD5
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

169 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[16])

171 
HASH_InôTy≥Def
 
MD5_HASH_InôSåu˘uª
;

172 
HASH_MsgDige°
 
MD5_MesßgeDige°
;

173 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

174 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

175 
uöt32_t
 
i
 = 0;

176 
__IO
 
uöt32_t
 
cou¡î
 = 0;

177 
uöt32_t
 
busy°©us
 = 0;

178 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

179 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

180 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

181 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

184 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

187 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

190 
	`HASH_DeInô
();

193 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_MD5
;

194 
MD5_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

196 if(
KeyÀn
 > 64)

199 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

204 
MD5_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

206 
	`HASH_Inô
(&
MD5_HASH_InôSåu˘uª
);

209 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

212 
i
=0; i<
KeyÀn
; i+=4)

214 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SèπDige°
();

224 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

225 
cou¡î
++;

226 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

228 i‡(
busy°©us
 !
RESET
)

230 
°©us
 = 
ERROR
;

235 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

238 
i
=0; i<
IÀn
; i+=4)

240 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

241 
öpuèddr
+=4;

245 
	`HASH_SèπDige°
();

248 
cou¡î
 =0;

251 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

252 
cou¡î
++;

253 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

255 i‡(
busy°©us
 !
RESET
)

257 
°©us
 = 
ERROR
;

262 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

265 
keyaddr
 = (
uöt32_t
)
Key
;

266 
i
=0; i<
KeyÀn
; i+=4)

268 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SèπDige°
();

276 
cou¡î
 =0;

279 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

280 
cou¡î
++;

281 }(
cou¡î
 !
MD5BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

283 i‡(
busy°©us
 !
RESET
)

285 
°©us
 = 
ERROR
;

290 
	`HASH_GëDige°
(&
MD5_MesßgeDige°
);

291 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[0]);

292 
ouçuèddr
+=4;

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[1]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[2]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
MD5_MesßgeDige°
.
D©a
[3]);

301  
°©us
;

302 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c

47 
	~"°m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

93 
Eº‹Sètus
 
	$HASH_SHA1
(
uöt8_t
 *
I≈ut
, 
uöt32_t
 
IÀn
, uöt8_à
Ouçut
[20])

95 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

96 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

97 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

98 
uöt32_t
 
i
 = 0;

99 
__IO
 
uöt32_t
 
cou¡î
 = 0;

100 
uöt32_t
 
busy°©us
 = 0;

101 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

102 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

103 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

106 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

109 
	`HASH_DeInô
();

112 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

113 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

115 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

118 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

121 
i
=0; i<
IÀn
; i+=4)

123 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

124 
öpuèddr
+=4;

128 
	`HASH_SèπDige°
();

133 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

134 
cou¡î
++;

135 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

137 i‡(
busy°©us
 !
RESET
)

139 
°©us
 = 
ERROR
;

144 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

145 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

146 
ouçuèddr
+=4;

147 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

148 
ouçuèddr
+=4;

149 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

150 
ouçuèddr
+=4;

151 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

152 
ouçuèddr
+=4;

153 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

155  
°©us
;

156 
	}
}

169 
Eº‹Sètus
 
	$HMAC_SHA1
(
uöt8_t
 *
Key
, 
uöt32_t
 
KeyÀn
, uöt8_à*
I≈ut
,

170 
uöt32_t
 
IÀn
, 
uöt8_t
 
Ouçut
[20])

172 
HASH_InôTy≥Def
 
SHA1_HASH_InôSåu˘uª
;

173 
HASH_MsgDige°
 
SHA1_MesßgeDige°
;

174 
__IO
 
uöt16_t
 
nbvÆidbôsd©a
 = 0;

175 
__IO
 
uöt16_t
 
nbvÆidbôskey
 = 0;

176 
uöt32_t
 
i
 = 0;

177 
__IO
 
uöt32_t
 
cou¡î
 = 0;

178 
uöt32_t
 
busy°©us
 = 0;

179 
Eº‹Sètus
 
°©us
 = 
SUCCESS
;

180 
uöt32_t
 
keyaddr
 = (uöt32_t)
Key
;

181 
uöt32_t
 
öpuèddr
 = (uöt32_t)
I≈ut
;

182 
uöt32_t
 
ouçuèddr
 = (uöt32_t)
Ouçut
;

185 
nbvÆidbôsd©a
 = 8 * (
IÀn
 % 4);

188 
nbvÆidbôskey
 = 8 * (
KeyÀn
 % 4);

191 
	`HASH_DeInô
();

194 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoSñe˘i⁄
 = 
HASH_AlgoSñe˘i⁄_SHA1
;

195 
SHA1_HASH_InôSåu˘uª
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InôSåu˘uª
.
HASH_D©aTy≥
 = 
HASH_D©aTy≥_8b
;

197 if(
KeyÀn
 > 64)

200 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_L⁄gKey
;

205 
SHA1_HASH_InôSåu˘uª
.
HASH_HMACKeyTy≥
 = 
HASH_HMACKeyTy≥_Sh‹tKey
;

207 
	`HASH_Inô
(&
SHA1_HASH_InôSåu˘uª
);

210 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

213 
i
=0; i<
KeyÀn
; i+=4)

215 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SèπDige°
();

225 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

226 
cou¡î
++;

227 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

229 i‡(
busy°©us
 !
RESET
)

231 
°©us
 = 
ERROR
;

236 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôsd©a
);

239 
i
=0; i<
IÀn
; i+=4)

241 
	`HASH_D©aIn
(*(
uöt32_t
*)
öpuèddr
);

242 
öpuèddr
+=4;

246 
	`HASH_SèπDige°
();

250 
cou¡î
 =0;

253 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

254 
cou¡î
++;

255 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

257 i‡(
busy°©us
 !
RESET
)

259 
°©us
 = 
ERROR
;

264 
	`HASH_SëLa°W‹dVÆidBôsNbr
(
nbvÆidbôskey
);

267 
keyaddr
 = (
uöt32_t
)
Key
;

268 
i
=0; i<
KeyÀn
; i+=4)

270 
	`HASH_D©aIn
(*(
uöt32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SèπDige°
();

278 
cou¡î
 =0;

281 
busy°©us
 = 
	`HASH_GëFœgSètus
(
HASH_FLAG_BUSY
);

282 
cou¡î
++;

283 }(
cou¡î
 !
SHA1BUSY_TIMEOUT
Ë&& (
busy°©us
 !
RESET
));

285 i‡(
busy°©us
 !
RESET
)

287 
°©us
 = 
ERROR
;

292 
	`HASH_GëDige°
(&
SHA1_MesßgeDige°
);

293 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[0]);

294 
ouçuèddr
+=4;

295 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[1]);

296 
ouçuèddr
+=4;

297 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[2]);

298 
ouçuèddr
+=4;

299 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[3]);

300 
ouçuèddr
+=4;

301 *(
uöt32_t
*)(
ouçuèddr
Ë
	`__REV
(
SHA1_MesßgeDige°
.
D©a
[4]);

305  
°©us
;

306 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c

92 
	~"°m32f4xx_i2c.h
"

93 
	~"°m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0xFBF5Ë

	)

108 
	#FLAG_MASK
 ((
uöt32_t
)0x00FFFFFFË

	)

109 
	#ITEN_MASK
 ((
uöt32_t
)0x07000000Ë

	)

137 
	$I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
)

140 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i‡(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C1
, 
DISABLE
);

149 i‡(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C2
, 
DISABLE
);

158 i‡(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

182 
uöt16_t
 
tm¥eg
 = 0, 
‰eqønge
 = 0;

183 
uöt16_t
 
ªsu…
 = 0x04;

184 
uöt32_t
 
p˛k1
 = 8000000;

185 
RCC_ClocksTy≥Def
 
rcc_˛ocks
;

187 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as£π_∑øm
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InôSåu˘
->
I2C_ClockS≥ed
));

189 
	`as£π_∑øm
(
	`IS_I2C_MODE
(
I2C_InôSåu˘
->
I2C_Mode
));

190 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InôSåu˘
->
I2C_DutyCy˛e
));

191 
	`as£π_∑øm
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InôSåu˘
->
I2C_OwnAddªss1
));

192 
	`as£π_∑øm
(
	`IS_I2C_ACK_STATE
(
I2C_InôSåu˘
->
I2C_Ack
));

193 
	`as£π_∑øm
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
));

197 
tm¥eg
 = 
I2Cx
->
CR2
;

199 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GëClocksFªq
(&
rcc_˛ocks
);

202 
p˛k1
 = 
rcc_˛ocks
.
PCLK1_Fªquícy
;

204 
‰eqønge
 = (
uöt16_t
)(
p˛k1
 / 1000000);

205 
tm¥eg
 |
‰eqønge
;

207 
I2Cx
->
CR2
 = 
tm¥eg
;

211 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

214 
tm¥eg
 = 0;

217 i‡(
I2C_InôSåu˘
->
I2C_ClockS≥ed
 <= 100000)

220 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 << 1));

222 i‡(
ªsu…
 < 0x04)

225 
ªsu…
 = 0x04;

228 
tm¥eg
 |
ªsu…
;

230 
I2Cx
->
TRISE
 = 
‰eqønge
 + 1;

237 i‡(
I2C_InôSåu˘
->
I2C_DutyCy˛e
 =
I2C_DutyCy˛e_2
)

240 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 3));

245 
ªsu…
 = (
uöt16_t
)(
p˛k1
 / (
I2C_InôSåu˘
->
I2C_ClockS≥ed
 * 25));

247 
ªsu…
 |
I2C_DutyCy˛e_16_9
;

251 i‡((
ªsu…
 & 
I2C_CCR_CCR
) == 0)

254 
ªsu…
 |(
uöt16_t
)0x0001;

257 
tm¥eg
 |(
uöt16_t
)(
ªsu…
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
uöt16_t
)(((
‰eqønge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tm¥eg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tm¥eg
 = 
I2Cx
->
CR1
;

271 
tm¥eg
 &
CR1_CLEAR_MASK
;

275 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
I2C_InôSåu˘
->
I2C_Mode
 | I2C_InôSåu˘->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tm¥eg
;

281 
I2Cx
->
OAR1
 = (
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 | I2C_InôSåu˘->
I2C_OwnAddªss1
);

282 
	}
}

289 
	$I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
)

293 
I2C_InôSåu˘
->
I2C_ClockS≥ed
 = 5000;

295 
I2C_InôSåu˘
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InôSåu˘
->
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

299 
I2C_InôSåu˘
->
I2C_OwnAddªss1
 = 0;

301 
I2C_InôSåu˘
->
I2C_Ack
 = 
I2C_Ack_DißbÀ
;

303 
I2C_InôSåu˘
->
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

316 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

318 i‡(
NewSèã
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_A«logFûãrCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

345 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

347 i‡(
NewSèã
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigôÆFûãrC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DigôÆFûãr
)

373 
uöt16_t
 
tm¥eg
 = 0;

376 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as£π_∑øm
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigôÆFûãr
));

380 
tm¥eg
 = 
I2Cx
->
FLTR
;

383 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_FLTR_DNF
);

386 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
I2C_DigôÆFûãr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tm¥eg
;

390 
	}
}

399 
	$I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

402 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

404 i‡(
NewSèã
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

426 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

428 i‡(
NewSèã
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
)

454 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as£π_∑øm
(
	`IS_I2C_DIRECTION
(
I2C_Dúe˘i⁄
));

457 i‡(
I2C_Dúe˘i⁄
 !
I2C_Dúe˘i⁄_Tønsmôãr
)

460 
Addªss
 |
I2C_OAR1_ADD0
;

465 
Addªss
 &(
uöt8_t
)~((uöt8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addªss
;

469 
	}
}

478 
	$I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

481 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

483 i‡(
NewSèã
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
)

503 
uöt16_t
 
tm¥eg
 = 0;

506 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tm¥eg
 = 
I2Cx
->
OAR2
;

512 
tm¥eg
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ADD2
);

515 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
Addªss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tm¥eg
;

519 
	}
}

528 
	$I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

531 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

533 i‡(
NewSèã
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
uöt16_t
)~((uöt16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

555 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 i‡(
NewSèã
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

581 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

583 i‡(
NewSèã
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

605 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

607 i‡(
NewSèã
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
)

631 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as£π_∑øm
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCy˛e
));

633 i‡(
I2C_DutyCy˛e
 !
I2C_DutyCy˛e_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCy˛e_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCy˛e_16_9
;

643 
	}
}

666 
	$I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
)

669 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as£π_∑øm
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosôi⁄
));

673 i‡(
I2C_NACKPosôi⁄
 =
I2C_NACKPosôi⁄_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosôi⁄_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosôi⁄_Cuºít
;

683 
	}
}

694 
	$I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
)

697 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as£π_∑øm
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAÀπ
));

699 i‡(
I2C_SMBusAÀπ
 =
I2C_SMBusAÀπ_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusAÀπ_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusAÀπ_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

721 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

723 i‡(
NewSèã
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
)

759 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
D©a
;

762 
	}
}

769 
uöt8_t
 
	$I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
)

772 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
uöt8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

803 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

805 i‡(
NewSèã
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
)

834 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as£π_∑øm
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosôi⁄
));

836 i‡(
I2C_PECPosôi⁄
 =
I2C_PECPosôi⁄_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosôi⁄_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosôi⁄_Cuºít
;

846 
	}
}

855 
	$I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

858 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

860 i‡(
NewSèã
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
uöt8_t
 
	$I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
)

880 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

913 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

915 i‡(
NewSèã
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

937 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

939 i‡(
NewSèã
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
uöt16_t
 
	$I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
)

1074 
__IO
 
uöt32_t
 
tmp
 = 0;

1077 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as£π_∑øm
(
	`IS_I2C_REGISTER
(
I2C_Regi°î
));

1080 
tmp
 = (
uöt32_t
Ë
I2Cx
;

1081 
tmp
 +
I2C_Regi°î
;

1084  (*(
__IO
 
uöt16_t
 *Ë
tmp
);

1085 
	}
}

1099 
	$I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1104 
	`as£π_∑øm
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i‡(
NewSèã
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
uöt16_t
)~
I2C_IT
;

1116 
	}
}

1158 
Eº‹Sètus
 
	$I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
)

1160 
uöt32_t
 
œ°evít
 = 0;

1161 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1162 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1165 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as£π_∑øm
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
Êag1
 = 
I2Cx
->
SR1
;

1170 
Êag2
 = 
I2Cx
->
SR2
;

1171 
Êag2
 = flag2 << 16;

1174 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1177 i‡((
œ°evít
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
°©us
 = 
SUCCESS
;

1185 
°©us
 = 
ERROR
;

1188  
°©us
;

1189 
	}
}

1206 
uöt32_t
 
	$I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
)

1208 
uöt32_t
 
œ°evít
 = 0;

1209 
uöt32_t
 
Êag1
 = 0, 
Êag2
 = 0;

1212 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
Êag1
 = 
I2Cx
->
SR1
;

1216 
Êag2
 = 
I2Cx
->
SR2
;

1217 
Êag2
 = flag2 << 16;

1220 
œ°evít
 = (
Êag1
 | 
Êag2
Ë& 
FLAG_MASK
;

1223  
œ°evít
;

1224 
	}
}

1261 
FœgSètus
 
	$I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1263 
FœgSètus
 
bô°©us
 = 
RESET
;

1264 
__IO
 
uöt32_t
 
i2¸eg
 = 0, 
i2cxba£
 = 0;

1267 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as£π_∑øm
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba£
 = (
uöt32_t
)
I2Cx
;

1274 
i2¸eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2¸eg
 != 0)

1282 
i2cxba£
 += 0x14;

1287 
I2C_FLAG
 = (
uöt32_t
)(I2C_FLAG >> 16);

1289 
i2cxba£
 += 0x18;

1292 if(((*(
__IO
 
uöt32_t
 *)
i2cxba£
Ë& 
I2C_FLAG
Ë!(uöt32_t)
RESET
)

1295 
bô°©us
 = 
SET
;

1300 
bô°©us
 = 
RESET
;

1304  
bô°©us
;

1305 
	}
}

1338 
	$I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
)

1340 
uöt32_t
 
Êagpos
 = 0;

1342 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
Êagpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1348 
	}
}

1372 
ITSètus
 
	$I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1374 
ITSètus
 
bô°©us
 = 
RESET
;

1375 
uöt32_t
 
íabÀ°©us
 = 0;

1378 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as£π_∑øm
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
íabÀ°©us
 = (
uöt32_t
)(((
I2C_IT
 & 
ITEN_MASK
Ë>> 16Ë& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i‡(((
I2Cx
->
SR1
 & 
I2C_IT
Ë!(
uöt32_t
)
RESET
Ë&& 
íabÀ°©us
)

1391 
bô°©us
 = 
SET
;

1396 
bô°©us
 = 
RESET
;

1399  
bô°©us
;

1400 
	}
}

1432 
	$I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
)

1434 
uöt32_t
 
Êagpos
 = 0;

1436 
	`as£π_∑øm
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as£π_∑øm
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
Êagpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
uöt16_t
)~
Êagpos
;

1444 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c

85 
	~"°m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
uöt16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
uöt16_t
)0xCCCC)

	)

132 
	$IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
)

135 
	`as£π_∑øm
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WrôeAc˚ss
));

136 
IWDG
->
KR
 = 
IWDG_WrôeAc˚ss
;

137 
	}
}

152 
	$IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
)

155 
	`as£π_∑øm
(
	`IS_IWDG_PRESCALER
(
IWDG_PªsˇÀr
));

156 
IWDG
->
PR
 = 
IWDG_PªsˇÀr
;

157 
	}
}

165 
	$IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
)

168 
	`as£π_∑øm
(
	`IS_IWDG_RELOAD
(
Rñﬂd
));

169 
IWDG
->
RLR
 = 
Rñﬂd
;

170 
	}
}

178 
	$IWDG_RñﬂdCou¡î
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_E«bÀ
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FœgSètus
 
	$IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
)

235 
FœgSètus
 
bô°©us
 = 
RESET
;

237 
	`as£π_∑øm
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i‡((
IWDG
->
SR
 & 
IWDG_FLAG
Ë!(
uöt32_t
)
RESET
)

240 
bô°©us
 = 
SET
;

244 
bô°©us
 = 
RESET
;

247  
bô°©us
;

248 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c

70 
	~"°m32f4xx_…dc.h
"

71 
	~"°m32f4xx_rcc.h
"

89 
	#GCR_MASK
 ((
uöt32_t
)0x0FFE888FË

	)

123 
	$LTDC_DeInô
()

126 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
ENABLE
);

128 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_LTDC
, 
DISABLE
);

129 
	}
}

140 
	$LTDC_Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

142 
uöt32_t
 
h‹iz⁄èlsync
 = 0;

143 
uöt32_t
 
accumuœãdHBP
 = 0;

144 
uöt32_t
 
accumuœãda˘iveW
 = 0;

145 
uöt32_t
 
tŸÆwidth
 = 0;

146 
uöt32_t
 
backgªí
 = 0;

147 
uöt32_t
 
backªd
 = 0;

150 
	`as£π_∑øm
(
	`IS_LTDC_HSYNC
(
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
));

151 
	`as£π_∑øm
(
	`IS_LTDC_VSYNC
(
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
));

152 
	`as£π_∑øm
(
	`IS_LTDC_AHBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
));

153 
	`as£π_∑øm
(
	`IS_LTDC_AVBP
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
));

154 
	`as£π_∑øm
(
	`IS_LTDC_AAH
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
));

155 
	`as£π_∑øm
(
	`IS_LTDC_AAW
(
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
));

156 
	`as£π_∑øm
(
	`IS_LTDC_TOTALH
(
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
));

157 
	`as£π_∑øm
(
	`IS_LTDC_TOTALW
(
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
));

158 
	`as£π_∑øm
(
	`IS_LTDC_HSPOL
(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
));

159 
	`as£π_∑øm
(
	`IS_LTDC_VSPOL
(
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
));

160 
	`as£π_∑øm
(
	`IS_LTDC_DEPOL
(
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
));

161 
	`as£π_∑øm
(
	`IS_LTDC_PCPOL
(
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
));

162 
	`as£π_∑øm
(
	`IS_LTDC_BackBlueVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
));

163 
	`as£π_∑øm
(
	`IS_LTDC_BackGªíVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
));

164 
	`as£π_∑øm
(
	`IS_LTDC_BackRedVÆue
(
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
));

167 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

168 
h‹iz⁄èlsync
 = (
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 << 16);

169 
LTDC
->
SSCR
 |(
h‹iz⁄èlsync
 | 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
);

172 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

173 
accumuœãdHBP
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 << 16);

174 
LTDC
->
BPCR
 |(
accumuœãdHBP
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
);

177 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

178 
accumuœãda˘iveW
 = (
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 << 16);

179 
LTDC
->
AWCR
 |(
accumuœãda˘iveW
 | 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
);

182 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

183 
tŸÆwidth
 = (
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 << 16);

184 
LTDC
->
TWCR
 |(
tŸÆwidth
 | 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
);

186 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

187 
LTDC
->
GCR
 |(
uöt32_t
)(
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_VSPﬁ¨ôy
 | \

188 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 | LTDC_InôSåu˘->
LTDC_PCPﬁ¨ôy
);

191 
backgªí
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 << 8);

192 
backªd
 = (
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 << 16);

194 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

195 
LTDC
->
BCCR
 |(
backªd
 | 
backgªí
 | 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
);

196 
	}
}

205 
	$LTDC_Såu˘Inô
(
LTDC_InôTy≥Def
* 
LTDC_InôSåu˘
)

208 
LTDC_InôSåu˘
->
LTDC_HSPﬁ¨ôy
 = 
LTDC_HSPﬁ¨ôy_AL
;

209 
LTDC_InôSåu˘
->
LTDC_VSPﬁ¨ôy
 = 
LTDC_VSPﬁ¨ôy_AL
;

210 
LTDC_InôSåu˘
->
LTDC_DEPﬁ¨ôy
 = 
LTDC_DEPﬁ¨ôy_AL
;

211 
LTDC_InôSåu˘
->
LTDC_PCPﬁ¨ôy
 = 
LTDC_PCPﬁ¨ôy_IPC
;

212 
LTDC_InôSåu˘
->
LTDC_H‹iz⁄èlSync
 = 0x00;

213 
LTDC_InôSåu˘
->
LTDC_VîtiˇlSync
 = 0x00;

214 
LTDC_InôSåu˘
->
LTDC_AccumuœãdHBP
 = 0x00;

215 
LTDC_InôSåu˘
->
LTDC_AccumuœãdVBP
 = 0x00;

216 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveW
 = 0x00;

217 
LTDC_InôSåu˘
->
LTDC_AccumuœãdA˘iveH
 = 0x00;

218 
LTDC_InôSåu˘
->
LTDC_TŸÆWidth
 = 0x00;

219 
LTDC_InôSåu˘
->
LTDC_TŸÆHeigh
 = 0x00;

220 
LTDC_InôSåu˘
->
LTDC_BackgroundRedVÆue
 = 0x00;

221 
LTDC_InôSåu˘
->
LTDC_BackgroundGªíVÆue
 = 0x00;

222 
LTDC_InôSåu˘
->
LTDC_BackgroundBlueVÆue
 = 0x00;

223 
	}
}

232 
	$LTDC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

235 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

237 i‡(
NewSèã
 !
DISABLE
)

240 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_LTDCEN
;

245 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_LTDCEN
;

247 
	}
}

256 
	$LTDC_DôhîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

259 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

261 i‡(
NewSèã
 !
DISABLE
)

264 
LTDC
->
GCR
 |(
uöt32_t
)
LTDC_GCR_DTEN
;

269 
LTDC
->
GCR
 &~(
uöt32_t
)
LTDC_GCR_DTEN
;

271 
	}
}

280 
LTDC_RGBTy≥Def
 
	$LTDC_GëRGBWidth
()

282 
LTDC_RGBTy≥Def
 
LTDC_RGB_InôSåu˘
;

284 
LTDC
->
GCR
 &(
uöt32_t
)
GCR_MASK
;

286 
LTDC_RGB_InôSåu˘
.
LTDC_BlueWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

287 
LTDC_RGB_InôSåu˘
.
LTDC_GªíWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

288 
LTDC_RGB_InôSåu˘
.
LTDC_RedWidth
 = (
uöt32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

290  
LTDC_RGB_InôSåu˘
;

291 
	}
}

300 
	$LTDC_RGBSåu˘Inô
(
LTDC_RGBTy≥Def
* 
LTDC_RGB_InôSåu˘
)

302 
LTDC_RGB_InôSåu˘
->
LTDC_BlueWidth
 = 0x02;

303 
LTDC_RGB_InôSåu˘
->
LTDC_GªíWidth
 = 0x02;

304 
LTDC_RGB_InôSåu˘
->
LTDC_RedWidth
 = 0x02;

305 
	}
}

314 
	$LTDC_LIPC⁄fig
(
uöt32_t
 
LTDC_LIPosôi⁄C⁄fig
)

317 
	`as£π_∑øm
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosôi⁄C⁄fig
));

320 
LTDC
->
LIPCR
 = (
uöt32_t
)
LTDC_LIPosôi⁄C⁄fig
;

321 
	}
}

332 
	$LTDC_RñﬂdC⁄fig
(
uöt32_t
 
LTDC_Rñﬂd
)

335 
	`as£π_∑øm
(
	`IS_LTDC_RELOAD
(
LTDC_Rñﬂd
));

338 
LTDC
->
SRCR
 = (
uöt32_t
)
LTDC_Rñﬂd
;

339 
	}
}

353 
	$LTDC_LayîInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Layî_InôTy≥Def
* 
LTDC_Layî_InôSåu˘
)

356 
uöt32_t
 
wh•pos
 = 0;

357 
uöt32_t
 
wv•pos
 = 0;

358 
uöt32_t
 
dcgªí
 = 0;

359 
uöt32_t
 
d¸ed
 = 0;

360 
uöt32_t
 
dˇÕha
 = 0;

361 
uöt32_t
 
cfbp
 = 0;

364 
	`as£π_∑øm
(
	`IS_LTDC_Pixñf‹m©
(
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
));

365 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹1
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
));

366 
	`as£π_∑øm
(
	`IS_LTDC_BÀndögFa˘‹2
(
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
));

367 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
));

368 
	`as£π_∑øm
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
));

369 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGST
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
));

370 
	`as£π_∑øm
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
));

371 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
));

372 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
));

373 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
));

374 
	`as£π_∑øm
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
));

375 
	`as£π_∑øm
(
	`IS_LTDC_CFBP
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
));

376 
	`as£π_∑øm
(
	`IS_LTDC_CFBLL
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
));

377 
	`as£π_∑øm
(
	`IS_LTDC_CFBLNBR
(
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
));

380 
wh•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 << 16;

381 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

382 
LTDC_Layîx
->
WHPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 | 
wh•pos
);

385 
wv•pos
 = 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 << 16;

386 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

387 
LTDC_Layîx
->
WVPCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 | 
wv•pos
);

390 
LTDC_Layîx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

391 
LTDC_Layîx
->
PFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
);

394 
dcgªí
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 << 8);

395 
d¸ed
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 << 16);

396 
dˇÕha
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 << 24);

397 
LTDC_Layîx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

398 
LTDC_Layîx
->
DCCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 | 
dcgªí
 | \

399 
d¸ed
 | 
dˇÕha
);

402 
LTDC_Layîx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

403 
LTDC_Layîx
->
CACR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
);

406 
LTDC_Layîx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

407 
LTDC_Layîx
->
BFCR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 | LTDC_Layî_InôSåu˘->
LTDC_BÀndögFa˘‹_2
);

410 
LTDC_Layîx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

411 
LTDC_Layîx
->
CFBAR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
);

414 
cfbp
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 << 16);

415 
LTDC_Layîx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

416 
LTDC_Layîx
->
CFBLR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 | 
cfbp
);

419 
LTDC_Layîx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

420 
LTDC_Layîx
->
CFBLNR
 = (
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
);

422 
	}
}

431 
	$LTDC_LayîSåu˘Inô
(
LTDC_Layî_InôTy≥Def
 * 
LTDC_Layî_InôSåu˘
)

436 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSèπ
 = 0x00;

437 
LTDC_Layî_InôSåu˘
->
LTDC_H‹iz⁄èlSt›
 = 0x00;

440 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSèπ
 = 0x00;

441 
LTDC_Layî_InôSåu˘
->
LTDC_VîtiˇlSt›
 = 0x00;

444 
LTDC_Layî_InôSåu˘
->
LTDC_PixñF‹m©
 = 
LTDC_Pixñf‹m©_ARGB8888
;

447 
LTDC_Layî_InôSåu˘
->
LTDC_C⁄°™tAÕha
 = 0xFF;

450 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Blue
 = 0x00;

451 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Gªí
 = 0x00;

452 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹Red
 = 0x00;

453 
LTDC_Layî_InôSåu˘
->
LTDC_DeÁu…Cﬁ‹AÕha
 = 0x00;

456 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_1
 = 
LTDC_BÀndögFa˘‹1_PAxCA
;

457 
LTDC_Layî_InôSåu˘
->
LTDC_BÀndögFa˘‹_2
 = 
LTDC_BÀndögFa˘‹2_PAxCA
;

460 
LTDC_Layî_InôSåu˘
->
LTDC_CFBSèπAdªss
 = 0x00;

463 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeLígth
 = 0x00;

464 
LTDC_Layî_InôSåu˘
->
LTDC_CFBPôch
 = 0x00;

467 
LTDC_Layî_InôSåu˘
->
LTDC_CFBLöeNumbî
 = 0x00;

468 
	}
}

480 
	$LTDC_LayîCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

483 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

485 i‡(
NewSèã
 !
DISABLE
)

488 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_LEN
;

493 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_LEN
;

495 
	}
}

505 
LTDC_PosTy≥Def
 
	$LTDC_GëPosSètus
()

507 
LTDC_PosTy≥Def
 
LTDC_Pos_InôSåu˘
;

509 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

511 
LTDC_Pos_InôSåu˘
.
LTDC_POSX
 = (
uöt32_t
)(
LTDC
->
CPSR
 >> 16);

512 
LTDC_Pos_InôSåu˘
.
LTDC_POSY
 = (
uöt32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

514  
LTDC_Pos_InôSåu˘
;

515 
	}
}

524 
	$LTDC_PosSåu˘Inô
(
LTDC_PosTy≥Def
* 
LTDC_Pos_InôSåu˘
)

526 
LTDC_Pos_InôSåu˘
->
LTDC_POSX
 = 0x00;

527 
LTDC_Pos_InôSåu˘
->
LTDC_POSY
 = 0x00;

528 
	}
}

541 
FœgSètus
 
	$LTDC_GëCDSètus
(
uöt32_t
 
LTDC_CD
)

543 
FœgSètus
 
bô°©us
;

546 
	`as£π_∑øm
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

548 i‡((
LTDC
->
CDSR
 & 
LTDC_CD
Ë!(
uöt32_t
)
RESET
)

550 
bô°©us
 = 
SET
;

554 
bô°©us
 = 
RESET
;

556  
bô°©us
;

557 
	}
}

568 
	$LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

570 
uöt32_t
 
ckgªí
 = 0;

571 
uöt32_t
 
ckªd
 = 0;

574 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

575 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
));

576 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
));

577 
	`as£π_∑øm
(
	`IS_LTDC_CKEYING
(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
));

579 i‡(
NewSèã
 !
DISABLE
)

582 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_COLKEN
;

585 
ckgªí
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 << 8);

586 
ckªd
 = (
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 << 16);

587 
LTDC_Layîx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

588 
LTDC_Layîx
->
CKCR
 |(
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 | 
ckgªí
 | 
ckªd
);

593 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_COLKEN
;

597 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

598 
	}
}

607 
	$LTDC_Cﬁ‹KeyögSåu˘Inô
(
LTDC_Cﬁ‹Keyög_InôTy≥Def
* 
LTDC_cﬁ‹keyög_InôSåu˘
)

610 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyBlue
 = 0x00;

611 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyGªí
 = 0x00;

612 
LTDC_cﬁ‹keyög_InôSåu˘
->
LTDC_Cﬁ‹KeyRed
 = 0x00;

613 
	}
}

625 
	$LTDC_CLUTCmd
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

628 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

630 i‡(
NewSèã
 !
DISABLE
)

633 
LTDC_Layîx
->
CR
 |(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

638 
LTDC_Layîx
->
CR
 &~(
uöt32_t
)
LTDC_LxCR_CLUTEN
;

642 
LTDC
->
SRCR
 = 
LTDC_IMRñﬂd
;

643 
	}
}

654 
	$LTDC_CLUTInô
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

656 
uöt32_t
 
gªí
 = 0;

657 
uöt32_t
 
ªd
 = 0;

658 
uöt32_t
 
˛uèdd
 = 0;

661 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
));

662 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
));

663 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
));

664 
	`as£π_∑øm
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
));

667 
gªí
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 << 8);

668 
ªd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 << 16);

669 
˛uèdd
 = (
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 << 24);

670 
LTDC_Layîx
->
CLUTWR
 = (
˛uèdd
 | 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 | \

671 
gªí
 | 
ªd
);

672 
	}
}

681 
	$LTDC_CLUTSåu˘Inô
(
LTDC_CLUT_InôTy≥Def
* 
LTDC_CLUT_InôSåu˘
)

684 
LTDC_CLUT_InôSåu˘
->
LTDC_CLUTAdªss
 = 0x00;

685 
LTDC_CLUT_InôSåu˘
->
LTDC_BlueVÆue
 = 0x00;

686 
LTDC_CLUT_InôSåu˘
->
LTDC_GªíVÆue
 = 0x00;

687 
LTDC_CLUT_InôSåu˘
->
LTDC_RedVÆue
 = 0x00;

688 
	}
}

701 
	$LTDC_LayîPosôi⁄
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt16_t
 
Off£tX
, uöt16_à
Off£tY
)

704 
uöt32_t
 
ãm¥eg
, 
ãmp
;

705 
uöt32_t
 
h‹iz⁄èl_°¨t
;

706 
uöt32_t
 
h‹iz⁄èl_°›
;

707 
uöt32_t
 
vîtiˇl_°¨t
;

708 
uöt32_t
 
vîtiˇl_°›
;

710 
LTDC_Layîx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

711 
LTDC_Layîx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

714 
ãm¥eg
 = 
LTDC
->
BPCR
;

715 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 >> 16Ë+ 1 + 
Off£tX
;

716 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0xFFFFË+ 1 + 
Off£tY
;

721 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

723 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

725 
ãmp
 = 4;

727 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

729 
ãmp
 = 3;

731 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) ||

732 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) ||

733 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) ||

734 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

736 
ãmp
 = 2;

740 
ãmp
 = 1;

743 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLR
;

744 
h‹iz⁄èl_°›
 = (((
ãm¥eg
 & 0x1FFFË- 3)/
ãmp
Ë+ 
h‹iz⁄èl_°¨t
 - 1;

746 
ãm¥eg
 = 
LTDC_Layîx
->
CFBLNR
;

747 
vîtiˇl_°›
 = (
ãm¥eg
 & 0x7FFË+ 
vîtiˇl_°¨t
 - 1;

749 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

750 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

751 
	}
}

762 
	$LTDC_LayîAÕha
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt8_t
 
C⁄°™tAÕha
)

765 
LTDC_Layîx
->
CACR
 = 
C⁄°™tAÕha
;

766 
	}
}

777 
	$LTDC_LayîAddªss
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Addªss
)

780 
LTDC_Layîx
->
CFBAR
 = 
Addªss
;

781 
	}
}

793 
	$LTDC_LayîSize
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
Width
, uöt32_à
Height
)

796 
uöt8_t
 
ãmp
;

797 
uöt32_t
 
ãm¥eg
;

798 
uöt32_t
 
h‹iz⁄èl_°¨t
;

799 
uöt32_t
 
h‹iz⁄èl_°›
;

800 
uöt32_t
 
vîtiˇl_°¨t
;

801 
uöt32_t
 
vîtiˇl_°›
;

803 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

805 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

807 
ãmp
 = 4;

809 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

811 
ãmp
 = 3;

813 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

814 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

815 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

816 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

818 
ãmp
 = 2;

822 
ãmp
 = 1;

826 
ãm¥eg
 = 
LTDC_Layîx
->
WHPCR
;

827 
h‹iz⁄èl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

828 
h‹iz⁄èl_°›
 = 
Width
 + 
h‹iz⁄èl_°¨t
 - 1;

830 
ãm¥eg
 = 
LTDC_Layîx
->
WVPCR
;

831 
vîtiˇl_°¨t
 = (
ãm¥eg
 & 0x1FFF);

832 
vîtiˇl_°›
 = 
Height
 + 
vîtiˇl_°¨t
 - 1;

834 
LTDC_Layîx
->
WHPCR
 = 
h‹iz⁄èl_°¨t
 | (
h‹iz⁄èl_°›
 << 16);

835 
LTDC_Layîx
->
WVPCR
 = 
vîtiˇl_°¨t
 | (
vîtiˇl_°›
 << 16);

838 
LTDC_Layîx
->
CFBLR
 = ((
Width
 * 
ãmp
) << 16) | ((Width *Åemp) + 3);

841 
LTDC_Layîx
->
CFBLNR
 = 
Height
;

843 
	}
}

855 
	$LTDC_LayîPixñF‹m©
(
LTDC_Layî_Ty≥Def
* 
LTDC_Layîx
, 
uöt32_t
 
PixñF‹m©
)

858 
uöt8_t
 
ãmp
;

859 
uöt32_t
 
ãm¥eg
;

861 
ãm¥eg
 = 
LTDC_Layîx
->
PFCR
;

863 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB8888
)

865 
ãmp
 = 4;

867 i‡(
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB888
)

869 
ãmp
 = 3;

871 i‡((
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

872 (
ãm¥eg
 =
LTDC_Pixñf‹m©_RGB565
) || \

873 (
ãm¥eg
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

874 (
ãm¥eg
 =
LTDC_Pixñf‹m©_AL88
))

876 
ãmp
 = 2;

880 
ãmp
 = 1;

883 
ãm¥eg
 = (
LTDC_Layîx
->
CFBLR
 >> 16);

884 
ãm¥eg
 = (ãm¥eg / 
ãmp
);

886 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB8888
)

888 
ãmp
 = 4;

890 i‡(
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB888
)

892 
ãmp
 = 3;

894 i‡((
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB4444
) || \

895 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_RGB565
) || \

896 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_ARGB1555
) || \

897 (
PixñF‹m©
 =
LTDC_Pixñf‹m©_AL88
))

899 
ãmp
 = 2;

903 
ãmp
 = 1;

907 
LTDC_Layîx
->
CFBLR
 = ((
ãm¥eg
 * 
ãmp
) << 16) | ((tempreg *Åemp) + 3);

910 
LTDC_Layîx
->
PFCR
 = 
PixñF‹m©
;

912 
	}
}

969 
	$LTDC_ITC⁄fig
(
uöt32_t
 
LTDC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

972 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

973 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

975 i‡(
NewSèã
 !
DISABLE
)

977 
LTDC
->
IER
 |
LTDC_IT
;

981 
LTDC
->
IER
 &(
uöt32_t
)~
LTDC_IT
;

983 
	}
}

995 
FœgSètus
 
	$LTDC_GëFœgSètus
(
uöt32_t
 
LTDC_FLAG
)

997 
FœgSètus
 
bô°©us
 = 
RESET
;

1000 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1002 i‡((
LTDC
->
ISR
 & 
LTDC_FLAG
Ë!(
uöt32_t
)
RESET
)

1004 
bô°©us
 = 
SET
;

1008 
bô°©us
 = 
RESET
;

1010  
bô°©us
;

1011 
	}
}

1023 
	$LTDC_CÀ¨Fœg
(
uöt32_t
 
LTDC_FLAG
)

1026 
	`as£π_∑øm
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1029 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_FLAG
;

1030 
	}
}

1042 
ITSètus
 
	$LTDC_GëITSètus
(
uöt32_t
 
LTDC_IT
)

1044 
ITSètus
 
bô°©us
 = 
RESET
;

1047 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1049 i‡((
LTDC
->
ISR
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
)

1051 
bô°©us
 = 
SET
;

1055 
bô°©us
 = 
RESET
;

1058 i‡(((
LTDC
->
IER
 & 
LTDC_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
bô°©us
 != (uint32_t)RESET))

1060 
bô°©us
 = 
SET
;

1064 
bô°©us
 = 
RESET
;

1066  
bô°©us
;

1067 
	}
}

1080 
	$LTDC_CÀ¨ITPídögBô
(
uöt32_t
 
LTDC_IT
)

1083 
	`as£π_∑øm
(
	`IS_LTDC_IT
(
LTDC_IT
));

1086 
LTDC
->
ICR
 = (
uöt32_t
)
LTDC_IT
;

1087 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c

38 
	~"°m32f4xx_pwr.h
"

39 
	~"°m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BôNumbî
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

63 
	#PVDE_BôNumbî
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

67 
	#FPDS_BôNumbî
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
FPDS_BôNumbî
 * 4))

	)

71 
	#PMODE_BôNumbî
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PMODE_BôNumbî
 * 4))

	)

75 
	#ODEN_BôNumbî
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODEN_BôNumbî
 * 4))

	)

79 
	#ODSWEN_BôNumbî
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
ODSWEN_BôNumbî
 * 4))

	)

85 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

86 
	#EWUP_BôNumbî
 0x08

	)

87 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

90 
	#BRE_BôNumbî
 0x09

	)

91 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
BRE_BôNumbî
 * 4))

	)

96 
	#CR_DS_MASK
 ((
uöt32_t
)0xFFFFF3FC)

	)

97 
	#CR_PLS_MASK
 ((
uöt32_t
)0xFFFFFF1F)

	)

98 
	#CR_VOS_MASK
 ((
uöt32_t
)0xFFFF3FFF)

	)

134 
	$PWR_DeInô
()

136 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

137 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

138 
	}
}

149 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

152 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

154 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

155 
	}
}

197 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

199 
uöt32_t
 
tm¥eg
 = 0;

202 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

204 
tm¥eg
 = 
PWR
->
CR
;

207 
tm¥eg
 &
CR_PLS_MASK
;

210 
tm¥eg
 |
PWR_PVDLevñ
;

213 
PWR
->
CR
 = 
tm¥eg
;

214 
	}
}

222 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

225 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

227 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

228 
	}
}

256 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

259 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

261 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

262 
	}
}

353 
	$PWR_BackupReguœt‹Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

356 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

358 *(
__IO
 
uöt32_t
 *Ë
CSR_BRE_BB
 = (uöt32_t)
NewSèã
;

359 
	}
}

375 
	$PWR_MaöReguœt‹ModeC⁄fig
(
uöt32_t
 
PWR_Reguœt‹_Vﬁège
)

377 
uöt32_t
 
tm¥eg
 = 0;

380 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Reguœt‹_Vﬁège
));

382 
tm¥eg
 = 
PWR
->
CR
;

385 
tm¥eg
 &
CR_VOS_MASK
;

388 
tm¥eg
 |
PWR_Reguœt‹_Vﬁège
;

391 
PWR
->
CR
 = 
tm¥eg
;

392 
	}
}

410 
	$PWR_OvîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

413 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

416 *(
__IO
 
uöt32_t
 *Ë
CR_ODEN_BB
 = (uöt32_t)
NewSèã
;

417 
	}
}

428 
	$PWR_OvîDriveSWCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

434 *(
__IO
 
uöt32_t
 *Ë
CR_ODSWEN_BB
 = (uöt32_t)
NewSèã
;

435 
	}
}

455 
	$PWR_UndîDriveCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

458 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

460 i‡(
NewSèã
 !
DISABLE
)

463 
PWR
->
CR
 |(
uöt32_t
)
PWR_CR_UDEN
;

468 
PWR
->
CR
 &(
uöt32_t
)(~
PWR_CR_UDEN
);

470 
	}
}

499 
	$PWR_FœshPowîDownCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

502 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

504 *(
__IO
 
uöt32_t
 *Ë
CR_FPDS_BB
 = (uöt32_t)
NewSèã
;

505 
	}
}

645 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

647 
uöt32_t
 
tm¥eg
 = 0;

650 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

651 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

654 
tm¥eg
 = 
PWR
->
CR
;

656 
tm¥eg
 &
CR_DS_MASK
;

659 
tm¥eg
 |
PWR_Reguœt‹
;

662 
PWR
->
CR
 = 
tm¥eg
;

665 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

668 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

671 
	`__WFI
();

676 
	`__WFE
();

679 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

680 
	}
}

709 
	$PWR_E¡îUndîDriveSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

711 
uöt32_t
 
tm¥eg
 = 0;

714 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Reguœt‹
));

715 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

718 
tm¥eg
 = 
PWR
->
CR
;

720 
tm¥eg
 &
CR_DS_MASK
;

723 
tm¥eg
 |
PWR_Reguœt‹
;

726 
PWR
->
CR
 = 
tm¥eg
;

729 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

732 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

735 
	`__WFI
();

740 
	`__WFE
();

743 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

744 
	}
}

757 
	$PWR_E¡îSTANDBYMode
()

760 
PWR
->
CR
 |
PWR_CR_CWUF
;

763 
PWR
->
CR
 |
PWR_CR_PDDS
;

766 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

769 #i‡
	`deföed
 ( 
__CC_ARM
 )

770 
	`__f‹˚_°‹es
();

773 
	`__WFI
();

774 
	}
}

820 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

822 
FœgSètus
 
bô°©us
 = 
RESET
;

825 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

827 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

829 
bô°©us
 = 
SET
;

833 
bô°©us
 = 
RESET
;

836  
bô°©us
;

837 
	}
}

848 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

851 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

853 #i‡
	`deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

854 i‡(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

856 
PWR
->
CR
 |
PWR_FLAG
 << 2;

860 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

864 #i‡
	`deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
)

865 
PWR
->
CR
 |
PWR_FLAG
 << 2;

867 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c

59 
	~"°m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BôNumbî
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

80 
	#CSSON_BôNumbî
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

83 
	#PLLON_BôNumbî
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

86 
	#PLLI2SON_BôNumbî
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLI2SON_BôNumbî
 * 4))

	)

90 
	#PLLSAION_BôNumbî
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLSAION_BôNumbî
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BôNumbî
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
I2SSRC_BôNumbî
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BôNumbî
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

105 
	#BDRST_BôNumbî
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BôNumbî
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BôNumbî
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32Ë+ (
TIMPRE_BôNumbî
 * 4))

	)

121 
	#CFGR_MCO2_RESET_MASK
 ((
uöt32_t
)0x07FFFFFF)

	)

122 
	#CFGR_MCO1_RESET_MASK
 ((
uöt32_t
)0xF89FFFFF)

	)

125 
	#FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

128 
	#CR_BYTE3_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

131 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

134 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

137 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

141 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

213 
	$RCC_DeInô
()

216 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
uöt32_t
)0xEAF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
PLLI2SCFGR
 = 0x20003000;

231 
RCC
->
PLLSAICFGR
 = 0x24003000;

234 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

237 
RCC
->
CIR
 = 0x00000000;

240 
RCC
->
DCKCFGR
 = 0x00000000;

242 
	}
}

264 
	$RCC_HSEC⁄fig
(
uöt8_t
 
RCC_HSE
)

267 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

270 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

273 *(
__IO
 
uöt8_t
 *Ë
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

274 
	}
}

288 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

290 
__IO
 
uöt32_t
 
°¨tupcou¡î
 = 0;

291 
Eº‹Sètus
 
°©us
 = 
ERROR
;

292 
FœgSètus
 
h£°©us
 = 
RESET
;

296 
h£°©us
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

297 
°¨tupcou¡î
++;

298 } (
°¨tupcou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
h£°©us
 =
RESET
));

300 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

302 
°©us
 = 
SUCCESS
;

306 
°©us
 = 
ERROR
;

308  (
°©us
);

309 
	}
}

319 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

321 
uöt32_t
 
tm¥eg
 = 0;

323 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

325 
tm¥eg
 = 
RCC
->
CR
;

328 
tm¥eg
 &~
RCC_CR_HSITRIM
;

331 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

334 
RCC
->
CR
 = 
tm¥eg
;

335 
	}
}

355 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

358 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

360 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

361 
	}
}

380 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

383 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

387 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

390 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

393 
RCC_LSE
)

395 
RCC_LSE_ON
:

397 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

399 
RCC_LSE_By∑ss
:

401 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

406 
	}
}

420 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

423 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

425 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

426 
	}
}

463 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
PLLM
, uöt32_à
PLLN
, uöt32_à
PLLP
, uöt32_à
PLLQ
)

466 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

467 
	`as£π_∑øm
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

468 
	`as£π_∑øm
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

469 
	`as£π_∑øm
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

470 
	`as£π_∑øm
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

472 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6Ë| (((
PLLP
 >> 1Ë-1Ë<< 16Ë| (
RCC_PLLSour˚
) |

473 (
PLLQ
 << 24);

474 
	}
}

486 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

489 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

490 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

491 
	}
}

493 #i‡
deföed
 (
STM32F40_41xxx
Ë|| deföed (
STM32F401xx
)

516 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SR
)

519 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

520 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

522 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SR
 << 28);

523 
	}
}

526 #i‡
deföed
 (
STM32F427_437xx
Ë|| deföed (
STM32F429_439xx
)

552 
	$RCC_PLLI2SC⁄fig
(
uöt32_t
 
PLLI2SN
, uöt32_à
PLLI2SQ
, uöt32_à
PLLI2SR
)

555 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

556 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

557 
	`as£π_∑øm
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

559 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6Ë| (
PLLI2SQ
 << 24Ë| (
PLLI2SR
 << 28);

560 
	}
}

569 
	$RCC_PLLI2SCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

572 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

573 *(
__IO
 
uöt32_t
 *Ë
CR_PLLI2SON_BB
 = (uöt32_t)
NewSèã
;

574 
	}
}

598 
	$RCC_PLLSAIC⁄fig
(
uöt32_t
 
PLLSAIN
, uöt32_à
PLLSAIQ
, uöt32_à
PLLSAIR
)

601 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

602 
	`as£π_∑øm
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

604 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6Ë| (
PLLSAIQ
 << 24Ë| (
PLLSAIR
 << 28);

605 
	}
}

616 
	$RCC_PLLSAICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

619 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

620 *(
__IO
 
uöt32_t
 *Ë
CR_PLLSAION_BB
 = (uöt32_t)
NewSèã
;

621 
	}
}

634 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

637 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

639 
	}
}

659 
	$RCC_MCO1C⁄fig
(
uöt32_t
 
RCC_MCO1Sour˚
, uöt32_à
RCC_MCO1Div
)

661 
uöt32_t
 
tm¥eg
 = 0;

664 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour˚
));

665 
	`as£π_∑øm
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

667 
tm¥eg
 = 
RCC
->
CFGR
;

670 
tm¥eg
 &
CFGR_MCO1_RESET_MASK
;

673 
tm¥eg
 |
RCC_MCO1Sour˚
 | 
RCC_MCO1Div
;

676 
RCC
->
CFGR
 = 
tm¥eg
;

677 
	}
}

697 
	$RCC_MCO2C⁄fig
(
uöt32_t
 
RCC_MCO2Sour˚
, uöt32_à
RCC_MCO2Div
)

699 
uöt32_t
 
tm¥eg
 = 0;

702 
	`as£π_∑øm
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour˚
));

703 
	`as£π_∑øm
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

705 
tm¥eg
 = 
RCC
->
CFGR
;

708 
tm¥eg
 &
CFGR_MCO2_RESET_MASK
;

711 
tm¥eg
 |
RCC_MCO2Sour˚
 | 
RCC_MCO2Div
;

714 
RCC
->
CFGR
 = 
tm¥eg
;

715 
	}
}

863 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

865 
uöt32_t
 
tm¥eg
 = 0;

868 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

870 
tm¥eg
 = 
RCC
->
CFGR
;

873 
tm¥eg
 &~
RCC_CFGR_SW
;

876 
tm¥eg
 |
RCC_SYSCLKSour˚
;

879 
RCC
->
CFGR
 = 
tm¥eg
;

880 
	}
}

891 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

893  ((
uöt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

894 
	}
}

916 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

918 
uöt32_t
 
tm¥eg
 = 0;

921 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

923 
tm¥eg
 = 
RCC
->
CFGR
;

926 
tm¥eg
 &~
RCC_CFGR_HPRE
;

929 
tm¥eg
 |
RCC_SYSCLK
;

932 
RCC
->
CFGR
 = 
tm¥eg
;

933 
	}
}

948 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

950 
uöt32_t
 
tm¥eg
 = 0;

953 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

955 
tm¥eg
 = 
RCC
->
CFGR
;

958 
tm¥eg
 &~
RCC_CFGR_PPRE1
;

961 
tm¥eg
 |
RCC_HCLK
;

964 
RCC
->
CFGR
 = 
tm¥eg
;

965 
	}
}

979 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

981 
uöt32_t
 
tm¥eg
 = 0;

984 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

986 
tm¥eg
 = 
RCC
->
CFGR
;

989 
tm¥eg
 &~
RCC_CFGR_PPRE2
;

992 
tm¥eg
 |
RCC_HCLK
 << 3;

995 
RCC
->
CFGR
 = 
tm¥eg
;

996 
	}
}

1031 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

1033 
uöt32_t
 
tmp
 = 0, 
¥esc
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

1036 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1038 
tmp
)

1041 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1044 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

1051 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1052 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1054 i‡(
∂lsour˚
 != 0)

1057 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1062 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1065 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1066 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
∂lvco
/
∂Õ
;

1069 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1075 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1076 
tmp
 =Åmp >> 4;

1077 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1079 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1082 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1083 
tmp
 =Åmp >> 10;

1084 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1086 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1089 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1090 
tmp
 =Åmp >> 13;

1091 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1093 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1094 
	}
}

1156 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

1158 
uöt32_t
 
tm¥eg
 = 0;

1161 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

1163 i‡((
RCC_RTCCLKSour˚
 & 0x00000300) == 0x00000300)

1165 
tm¥eg
 = 
RCC
->
CFGR
;

1168 
tm¥eg
 &~
RCC_CFGR_RTCPRE
;

1171 
tm¥eg
 |(
RCC_RTCCLKSour˚
 & 0xFFFFCFF);

1174 
RCC
->
CFGR
 = 
tm¥eg
;

1178 
RCC
->
BDCR
 |(
RCC_RTCCLKSour˚
 & 0x00000FFF);

1179 
	}
}

1188 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1191 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1193 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

1194 
	}
}

1205 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1208 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1209 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1210 
	}
}

1222 
	$RCC_I2SCLKC⁄fig
(
uöt32_t
 
RCC_I2SCLKSour˚
)

1225 
	`as£π_∑øm
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour˚
));

1227 *(
__IO
 
uöt32_t
 *Ë
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour˚
;

1228 
	}
}

1243 
	$RCC_SAIPLLI2SClkDivC⁄fig
(
uöt32_t
 
RCC_PLLI2SDivQ
)

1245 
uöt32_t
 
tm¥eg
 = 0;

1248 
	`as£π_∑øm
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1250 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1253 
tm¥eg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1256 
tm¥eg
 |(
RCC_PLLI2SDivQ
 - 1);

1259 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1260 
	}
}

1275 
	$RCC_SAIPLLSAIClkDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivQ
)

1277 
uöt32_t
 
tm¥eg
 = 0;

1280 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1282 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1285 
tm¥eg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1288 
tm¥eg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1291 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1292 
	}
}

1311 
	$RCC_SAIBlockACLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockACLKSour˚
)

1313 
uöt32_t
 
tm¥eg
 = 0;

1316 
	`as£π_∑øm
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour˚
));

1318 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1321 
tm¥eg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1324 
tm¥eg
 |
RCC_SAIBlockACLKSour˚
;

1327 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1328 
	}
}

1347 
	$RCC_SAIBlockBCLKC⁄fig
(
uöt32_t
 
RCC_SAIBlockBCLKSour˚
)

1349 
uöt32_t
 
tm¥eg
 = 0;

1352 
	`as£π_∑øm
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour˚
));

1354 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1357 
tm¥eg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1360 
tm¥eg
 |
RCC_SAIBlockBCLKSour˚
;

1363 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1364 
	}
}

1380 
	$RCC_LTDCCLKDivC⁄fig
(
uöt32_t
 
RCC_PLLSAIDivR
)

1382 
uöt32_t
 
tm¥eg
 = 0;

1385 
	`as£π_∑øm
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1387 
tm¥eg
 = 
RCC
->
DCKCFGR
;

1390 
tm¥eg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1393 
tm¥eg
 |
RCC_PLLSAIDivR
;

1396 
RCC
->
DCKCFGR
 = 
tm¥eg
;

1397 
	}
}

1417 
	$RCC_TIMCLKPªsC⁄fig
(
uöt32_t
 
RCC_TIMCLKPªsˇÀr
)

1420 
	`as£π_∑øm
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPªsˇÀr
));

1422 *(
__IO
 
uöt32_t
 *Ë
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPªsˇÀr
;

1424 
	}
}

1460 
	$RCC_AHB1PîùhClockCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1463 
	`as£π_∑øm
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Pîùh
));

1465 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1466 i‡(
NewSèã
 !
DISABLE
)

1468 
RCC
->
AHB1ENR
 |
RCC_AHB1Pîùh
;

1472 
RCC
->
AHB1ENR
 &~
RCC_AHB1Pîùh
;

1474 
	}
}

1492 
	$RCC_AHB2PîùhClockCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1495 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1496 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1498 i‡(
NewSèã
 !
DISABLE
)

1500 
RCC
->
AHB2ENR
 |
RCC_AHB2Pîùh
;

1504 
RCC
->
AHB2ENR
 &~
RCC_AHB2Pîùh
;

1506 
	}
}

1520 
	$RCC_AHB3PîùhClockCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1523 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1524 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1526 i‡(
NewSèã
 !
DISABLE
)

1528 
RCC
->
AHB3ENR
 |
RCC_AHB3Pîùh
;

1532 
RCC
->
AHB3ENR
 &~
RCC_AHB3Pîùh
;

1534 
	}
}

1572 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1575 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1576 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1578 i‡(
NewSèã
 !
DISABLE
)

1580 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

1584 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

1586 
	}
}

1617 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1620 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1621 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1623 i‡(
NewSèã
 !
DISABLE
)

1625 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

1629 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

1631 
	}
}

1659 
	$RCC_AHB1PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1662 
	`as£π_∑øm
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Pîùh
));

1663 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1665 i‡(
NewSèã
 !
DISABLE
)

1667 
RCC
->
AHB1RSTR
 |
RCC_AHB1Pîùh
;

1671 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Pîùh
;

1673 
	}
}

1688 
	$RCC_AHB2PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1691 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1692 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1694 i‡(
NewSèã
 !
DISABLE
)

1696 
RCC
->
AHB2RSTR
 |
RCC_AHB2Pîùh
;

1700 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Pîùh
;

1702 
	}
}

1713 
	$RCC_AHB3PîùhRe£tCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1716 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1717 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1719 i‡(
NewSèã
 !
DISABLE
)

1721 
RCC
->
AHB3RSTR
 |
RCC_AHB3Pîùh
;

1725 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Pîùh
;

1727 
	}
}

1762 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1765 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1766 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1767 i‡(
NewSèã
 !
DISABLE
)

1769 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

1773 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

1775 
	}
}

1803 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1806 
	`as£π_∑øm
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Pîùh
));

1807 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1808 i‡(
NewSèã
 !
DISABLE
)

1810 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

1814 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

1816 
	}
}

1852 
	$RCC_AHB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1855 
	`as£π_∑øm
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Pîùh
));

1856 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1857 i‡(
NewSèã
 !
DISABLE
)

1859 
RCC
->
AHB1LPENR
 |
RCC_AHB1Pîùh
;

1863 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Pîùh
;

1865 
	}
}

1884 
	$RCC_AHB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1887 
	`as£π_∑øm
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Pîùh
));

1888 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1889 i‡(
NewSèã
 !
DISABLE
)

1891 
RCC
->
AHB2LPENR
 |
RCC_AHB2Pîùh
;

1895 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Pîùh
;

1897 
	}
}

1912 
	$RCC_AHB3PîùhClockLPModeCmd
(
uöt32_t
 
RCC_AHB3Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1915 
	`as£π_∑øm
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Pîùh
));

1916 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1917 i‡(
NewSèã
 !
DISABLE
)

1919 
RCC
->
AHB3LPENR
 |
RCC_AHB3Pîùh
;

1923 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Pîùh
;

1925 
	}
}

1964 
	$RCC_APB1PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1967 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1968 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1969 i‡(
NewSèã
 !
DISABLE
)

1971 
RCC
->
APB1LPENR
 |
RCC_APB1Pîùh
;

1975 
RCC
->
APB1LPENR
 &~
RCC_APB1Pîùh
;

1977 
	}
}

2009 
	$RCC_APB2PîùhClockLPModeCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2012 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

2013 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2014 i‡(
NewSèã
 !
DISABLE
)

2016 
RCC
->
APB2LPENR
 |
RCC_APB2Pîùh
;

2020 
RCC
->
APB2LPENR
 &~
RCC_APB2Pîùh
;

2022 
	}
}

2055 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2058 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

2059 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2060 i‡(
NewSèã
 !
DISABLE
)

2063 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2068 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

2070 
	}
}

2092 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

2094 
uöt32_t
 
tmp
 = 0;

2095 
uöt32_t
 
°©u§eg
 = 0;

2096 
FœgSètus
 
bô°©us
 = 
RESET
;

2099 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2102 
tmp
 = 
RCC_FLAG
 >> 5;

2103 i‡(
tmp
 == 1)

2105 
°©u§eg
 = 
RCC
->
CR
;

2107 i‡(
tmp
 == 2)

2109 
°©u§eg
 = 
RCC
->
BDCR
;

2113 
°©u§eg
 = 
RCC
->
CSR
;

2117 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2118 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

2120 
bô°©us
 = 
SET
;

2124 
bô°©us
 = 
RESET
;

2127  
bô°©us
;

2128 
	}
}

2137 
	$RCC_CÀ¨Fœg
()

2140 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2141 
	}
}

2157 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

2159 
ITSètus
 
bô°©us
 = 
RESET
;

2162 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2165 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

2167 
bô°©us
 = 
SET
;

2171 
bô°©us
 = 
RESET
;

2174  
bô°©us
;

2175 
	}
}

2191 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

2194 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2198 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2199 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c

56 
	~"°m32f4xx_∫g.h
"

57 
	~"°m32f4xx_rcc.h
"

99 
	$RNG_DeInô
()

102 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
ENABLE
);

105 
	`RCC_AHB2PîùhRe£tCmd
(
RCC_AHB2Pîùh_RNG
, 
DISABLE
);

106 
	}
}

114 
	$RNG_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

117 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

119 i‡(
NewSèã
 !
DISABLE
)

122 
RNG
->
CR
 |
RNG_CR_RNGEN
;

127 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

129 
	}
}

176 
uöt32_t
 
	$RNG_GëR™domNumbî
()

179  
RNG
->
DR
;

180 
	}
}

267 
	$RNG_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
)

270 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

272 i‡(
NewSèã
 !
DISABLE
)

275 
RNG
->
CR
 |
RNG_CR_IE
;

280 
RNG
->
CR
 &~
RNG_CR_IE
;

282 
	}
}

293 
FœgSètus
 
	$RNG_GëFœgSètus
(
uöt8_t
 
RNG_FLAG
)

295 
FœgSètus
 
bô°©us
 = 
RESET
;

297 
	`as£π_∑øm
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

300 i‡((
RNG
->
SR
 & 
RNG_FLAG
Ë!(
uöt8_t
)
RESET
)

303 
bô°©us
 = 
SET
;

308 
bô°©us
 = 
RESET
;

311  
bô°©us
;

312 
	}
}

326 
	$RNG_CÀ¨Fœg
(
uöt8_t
 
RNG_FLAG
)

329 
	`as£π_∑øm
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

331 
RNG
->
SR
 = ~(
uöt32_t
)(((uöt32_t)
RNG_FLAG
) << 4);

332 
	}
}

342 
ITSètus
 
	$RNG_GëITSètus
(
uöt8_t
 
RNG_IT
)

344 
ITSètus
 
bô°©us
 = 
RESET
;

346 
	`as£π_∑øm
(
	`IS_RNG_GET_IT
(
RNG_IT
));

349 i‡((
RNG
->
SR
 & 
RNG_IT
Ë!(
uöt8_t
)
RESET
)

352 
bô°©us
 = 
SET
;

357 
bô°©us
 = 
RESET
;

360  
bô°©us
;

361 
	}
}

372 
	$RNG_CÀ¨ITPídögBô
(
uöt8_t
 
RNG_IT
)

375 
	`as£π_∑øm
(
	`IS_RNG_IT
(
RNG_IT
));

378 
RNG
->
SR
 = (
uöt8_t
)~
RNG_IT
;

379 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c

285 
	~"°m32f4xx_πc.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
uöt32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
uöt32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
uöt32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
uöt32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
uöt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

305 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

306 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

307 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 | \

308 
	gRTC_FLAG_RECALPF
 | 
	gRTC_FLAG_SHPF
))

310 
	#INITMODE_TIMEOUT
 ((
uöt32_t
Ë0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
uöt32_t
Ë0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
uöt32_t
Ë0x00001000)

	)

318 
uöt8_t
 
RTC_ByãToBcd2
(uöt8_à
VÆue
);

319 
uöt8_t
 
RTC_Bcd2ToByã
(uöt8_à
VÆue
);

375 
Eº‹Sètus
 
	$RTC_DeInô
()

377 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

378 
uöt32_t
 
wutwf°©us
 = 0x00;

379 
Eº‹Sètus
 
°©us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

388 
°©us
 = 
ERROR
;

393 
RTC
->
TR
 = (
uöt32_t
)0x00000000;

394 
RTC
->
DR
 = (
uöt32_t
)0x00002101;

396 
RTC
->
CR
 &(
uöt32_t
)0x00000007;

401 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou¡î
++;

403 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

405 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

407 
°©us
 = 
ERROR
;

412 
RTC
->
CR
 &(
uöt32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
uöt32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
uöt32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
uöt32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
uöt32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
uöt32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
uöt32_t
)0x00000000;

419 
RTC
->
CALR
 = (
uöt32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
uöt32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
uöt32_t
)0x00000000;

424 
RTC
->
ISR
 = (
uöt32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

431 
°©us
 = 
ERROR
;

435 
°©us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
°©us
;

444 
	}
}

457 
Eº‹Sètus
 
	$RTC_Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

459 
Eº‹Sètus
 
°©us
 = 
ERROR
;

462 
	`as£π_∑øm
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

463 
	`as£π_∑øm
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
));

464 
	`as£π_∑øm
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InôSåu˘
->
RTC_SynchPªdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

473 
°©us
 = 
ERROR
;

478 
RTC
->
CR
 &((
uöt32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
uöt32_t
)(
RTC_InôSåu˘
->
RTC_HourF‹m©
));

483 
RTC
->
PRER
 = (
uöt32_t
)(
RTC_InôSåu˘
->
RTC_SynchPªdiv
);

484 
RTC
->
PRER
 |(
uöt32_t
)(
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 << 16);

487 
	`RTC_ExôInôMode
();

489 
°©us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
°©us
;

495 
	}
}

503 
	$RTC_Såu˘Inô
(
RTC_InôTy≥Def
* 
RTC_InôSåu˘
)

506 
RTC_InôSåu˘
->
RTC_HourF‹m©
 = 
RTC_HourF‹m©_24
;

509 
RTC_InôSåu˘
->
RTC_AsynchPªdiv
 = (
uöt32_t
)0x7F;

512 
RTC_InôSåu˘
->
RTC_SynchPªdiv
 = (
uöt32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrôePrŸe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
Eº‹Sètus
 
	$RTC_E¡îInôMode
()

554 
__IO
 
uöt32_t
 
öôcou¡î
 = 0x00;

555 
Eº‹Sètus
 
°©us
 = 
ERROR
;

556 
uöt32_t
 
öô°©us
 = 0x00;

559 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë=(
uöt32_t
)
RESET
)

562 
RTC
->
ISR
 = (
uöt32_t
)
RTC_INIT_MASK
;

567 
öô°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
öôcou¡î
++;

569 } (
öôcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
öô°©us
 == 0x00));

571 i‡((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë!
RESET
)

573 
°©us
 = 
SUCCESS
;

577 
°©us
 = 
ERROR
;

582 
°©us
 = 
SUCCESS
;

585  (
°©us
);

586 
	}
}

597 
	$RTC_ExôInôMode
()

600 
RTC
->
ISR
 &(
uöt32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
Eº‹Sètus
 
	$RTC_WaôF‹Synchro
()

621 
__IO
 
uöt32_t
 
synchrocou¡î
 = 0;

622 
Eº‹Sètus
 
°©us
 = 
ERROR
;

623 
uöt32_t
 
synchro°©us
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
uöt32_t
)
RTC_RSF_MASK
;

635 
synchro°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou¡î
++;

637 } (
synchrocou¡î
 !
SYNCHRO_TIMEOUT
Ë&& (
synchro°©us
 == 0x00));

639 i‡((
RTC
->
ISR
 & 
RTC_ISR_RSF
Ë!
RESET
)

641 
°©us
 = 
SUCCESS
;

645 
°©us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
°©us
);

652 
	}
}

662 
Eº‹Sètus
 
	$RTC_RefClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

664 
Eº‹Sètus
 
°©us
 = 
ERROR
;

667 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

676 
°©us
 = 
ERROR
;

680 i‡(
NewSèã
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExôInôMode
();

693 
°©us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
°©us
;

700 
	}
}

710 
	$RTC_By∑ssShadowCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

713 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i‡(
NewSèã
 !
DISABLE
)

722 
RTC
->
CR
 |(
uöt8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
uöt8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
Eº‹Sètus
 
	$RTC_SëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

767 
uöt32_t
 
tm¥eg
 = 0;

768 
Eº‹Sètus
 
°©us
 = 
ERROR
;

771 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

773 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

775 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

777 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_TimeSåu˘
->
RTC_Hours
));

778 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

782 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

783 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_TimeSåu˘
->
RTC_Hours
));

785 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_TimeSåu˘
->
RTC_Möuãs
));

786 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
));

790 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

792 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
);

793 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

794 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_TimeSåu˘
->
RTC_H12
));

798 
RTC_TimeSåu˘
->
RTC_H12
 = 0x00;

799 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Hours
)));

801 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Möuãs
)));

802 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)));

806 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

808 
tm¥eg
 = (((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

809 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

810 ((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_Sec⁄ds
) | \

811 ((
uöt32_t
)(
RTC_TimeSåu˘
->
RTC_H12
) << 16));

815 
tm¥eg
 = (
uöt32_t
)(((uöt32_t)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Hours
) << 16) | \

816 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Möuãs
) << 8) | \

817 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_TimeSåu˘
->
RTC_Sec⁄ds
)) | \

818 (((
uöt32_t
)
RTC_TimeSåu˘
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

828 
°©us
 = 
ERROR
;

833 
RTC
->
TR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExôInôMode
();

839 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

841 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

843 
°©us
 = 
ERROR
;

847 
°©us
 = 
SUCCESS
;

852 
°©us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
°©us
;

859 
	}
}

868 
	$RTC_TimeSåu˘Inô
(
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

871 
RTC_TimeSåu˘
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSåu˘
->
RTC_Hours
 = 0;

873 
RTC_TimeSåu˘
->
RTC_Möuãs
 = 0;

874 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = 0;

875 
	}
}

887 
	$RTC_GëTime
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_TimeSåu˘
)

889 
uöt32_t
 
tm¥eg
 = 0;

892 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

895 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_TR_PM
)) >> 16);

904 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

907 
RTC_TimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
uöt32_t
 
	$RTC_GëSubSec⁄d
()

922 
uöt32_t
 
tm¥eg
 = 0;

925 
tm¥eg
 = (
uöt32_t
)(
RTC
->
SSR
);

928 (Ë(
RTC
->
DR
);

930  (
tm¥eg
);

931 
	}
}

945 
Eº‹Sètus
 
	$RTC_SëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

947 
uöt32_t
 
tm¥eg
 = 0;

948 
Eº‹Sètus
 
°©us
 = 
ERROR
;

951 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

953 i‡((
RTC_F‹m©
 =
RTC_F‹m©_BIN
Ë&& ((
RTC_D©eSåu˘
->
RTC_M⁄th
 & 0x10) == 0x10))

955 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (RTC_D©eSåu˘->RTC_M⁄th & (
uöt32_t
)~(0x10)) + 0x0A;

957 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

959 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
RTC_D©eSåu˘
->
RTC_Yór
));

960 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
RTC_D©eSåu˘
->
RTC_M⁄th
));

961 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
RTC_D©eSåu˘
->
RTC_D©e
));

965 
	`as£π_∑øm
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_Yór
)));

966 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_M⁄th
);

967 
	`as£π_∑øm
(
	`IS_RTC_MONTH
(
tm¥eg
));

968 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_D©eSåu˘
->
RTC_D©e
);

969 
	`as£π_∑øm
(
	`IS_RTC_DATE
(
tm¥eg
));

971 
	`as£π_∑øm
(
	`IS_RTC_WEEKDAY
(
RTC_D©eSåu˘
->
RTC_WìkDay
));

974 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

976 
tm¥eg
 = ((((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

977 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

978 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_D©e
) | \

979 (((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
) << 13));

983 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_Yór
) << 16) | \

984 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_M⁄th
) << 8) | \

985 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_D©eSåu˘
->
RTC_D©e
)) | \

986 ((
uöt32_t
)
RTC_D©eSåu˘
->
RTC_WìkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

996 
°©us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExôInôMode
();

1007 i‡((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
Ë=
RESET
)

1009 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

1011 
°©us
 = 
ERROR
;

1015 
°©us
 = 
SUCCESS
;

1020 
°©us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
°©us
;

1027 
	}
}

1036 
	$RTC_D©eSåu˘Inô
(
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1039 
RTC_D©eSåu˘
->
RTC_WìkDay
 = 
RTC_Wìkday_M⁄day
;

1040 
RTC_D©eSåu˘
->
RTC_D©e
 = 1;

1041 
RTC_D©eSåu˘
->
RTC_M⁄th
 = 
RTC_M⁄th_J™u¨y
;

1042 
RTC_D©eSåu˘
->
RTC_Yór
 = 0;

1043 
	}
}

1055 
	$RTC_GëD©e
(
uöt32_t
 
RTC_F‹m©
, 
RTC_D©eTy≥Def
* 
RTC_D©eSåu˘
)

1057 
uöt32_t
 
tm¥eg
 = 0;

1060 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1063 
tm¥eg
 = (
uöt32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tm¥eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_D©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tm¥eg
 & (
RTC_DR_WDU
)) >> 13);

1072 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1075 
RTC_D©eSåu˘
->
RTC_Yór
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Year);

1076 
RTC_D©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Month);

1077 
RTC_D©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1117 
uöt32_t
 
tm¥eg
 = 0;

1120 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1121 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1122 
	`as£π_∑øm
(
	`IS_ALARM_MASK
(
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1123 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
));

1125 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1127 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1129 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1130 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1134 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1135 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
));

1137 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
));

1138 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
));

1140 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1142 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1146 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
));

1151 i‡((
RTC
->
CR
 & 
RTC_CR_FMT
Ë!(
uöt32_t
)
RESET
)

1153 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
);

1154 
	`as£π_∑øm
(
	`IS_RTC_HOUR12
(
tm¥eg
));

1155 
	`as£π_∑øm
(
	`IS_RTC_H12
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
));

1159 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 0x00;

1160 
	`as£π_∑øm
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
)));

1163 
	`as£π_∑øm
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
)));

1164 
	`as£π_∑øm
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)));

1166 if(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 =
RTC_AœrmD©eWìkDaySñ_D©e
)

1168 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1169 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm¥eg
));

1173 
tm¥eg
 = 
	`RTC_Bcd2ToByã
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
);

1174 
	`as£π_∑øm
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm¥eg
));

1179 i‡(
RTC_F‹m©
 !
RTC_F‹m©_BIN
)

1181 
tm¥eg
 = (((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1182 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1183 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
) | \

1184 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1185 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1186 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1187 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1191 
tm¥eg
 = (((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
) << 16) | \

1192 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
) << 8) | \

1193 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
)) | \

1194 ((
uöt32_t
)(
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
) << 16) | \

1195 ((
uöt32_t
)
	`RTC_ByãToBcd2
(
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
) << 24) | \

1196 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
) | \

1197 ((
uöt32_t
)
RTC_AœrmSåu˘
->
RTC_AœrmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1207 
RTC
->
ALRMAR
 = (
uöt32_t
)
tm¥eg
;

1211 
RTC
->
ALRMBR
 = (
uöt32_t
)
tm¥eg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_AœrmSåu˘Inô
(
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1229 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 0;

1231 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 0;

1232 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 0;

1235 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = 
RTC_AœrmD©eWìkDaySñ_D©e
;

1236 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 1;

1239 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = 
RTC_AœrmMask_N⁄e
;

1240 
	}
}

1256 
	$RTC_GëAœrm
(
uöt32_t
 
RTC_F‹m©
, uöt32_à
RTC_Aœrm
, 
RTC_AœrmTy≥Def
* 
RTC_AœrmSåu˘
)

1258 
uöt32_t
 
tm¥eg
 = 0;

1261 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

1262 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1265 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1267 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMAR
);

1271 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = (
uöt32_t
)(
tm¥eg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_H12
 = (
uöt32_t
)((
tm¥eg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = (
uöt32_t
)((
tm¥eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDaySñ
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_AœrmSåu˘
->
RTC_AœrmMask
 = (
uöt32_t
)(
tm¥eg
 & 
RTC_AœrmMask_AŒ
);

1286 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

1288 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1289 
RTC_AœrmTime
.
RTC_Hours
);

1290 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Möuãs
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1291 
RTC_AœrmTime
.
RTC_Möuãs
);

1292 
RTC_AœrmSåu˘
->
RTC_AœrmTime
.
RTC_Sec⁄ds
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct-> \

1293 
RTC_AœrmTime
.
RTC_Sec⁄ds
);

1294 
RTC_AœrmSåu˘
->
RTC_AœrmD©eWìkDay
 = 
	`RTC_Bcd2ToByã
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
Eº‹Sètus
 
	$RTC_AœrmCmd
(
uöt32_t
 
RTC_Aœrm
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1312 
__IO
 
uöt32_t
 
Æ¨mcou¡î
 = 0x00;

1313 
uöt32_t
 
Æ¨m°©us
 = 0x00;

1314 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1317 
	`as£π_∑øm
(
	`IS_RTC_CMD_ALARM
(
RTC_Aœrm
));

1318 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i‡(
NewSèã
 !
DISABLE
)

1327 
RTC
->
CR
 |(
uöt32_t
)
RTC_Aœrm
;

1329 
°©us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
uöt32_t
)~
RTC_Aœrm
;

1339 
Æ¨m°©us
 = 
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8);

1340 
Æ¨mcou¡î
++;

1341 } (
Æ¨mcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
Æ¨m°©us
 == 0x00));

1343 i‡((
RTC
->
ISR
 & (
RTC_Aœrm
 >> 8)Ë=
RESET
)

1345 
°©us
 = 
ERROR
;

1349 
°©us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
°©us
;

1357 
	}
}

1404 
	$RTC_AœrmSubSec⁄dC⁄fig
(
uöt32_t
 
RTC_Aœrm
, uöt32_à
RTC_AœrmSubSec⁄dVÆue
, uöt32_à
RTC_AœrmSubSec⁄dMask
)

1406 
uöt32_t
 
tm¥eg
 = 0;

1409 
	`as£π_∑øm
(
	`IS_RTC_ALARM
(
RTC_Aœrm
));

1410 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_AœrmSubSec⁄dVÆue
));

1411 
	`as£π_∑øm
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_AœrmSubSec⁄dMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tm¥eg
 = (
uöt32_t
Ë(uöt32_t)(
RTC_AœrmSubSec⁄dVÆue
Ë| (uöt32_t)(
RTC_AœrmSubSec⁄dMask
);

1420 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1423 
RTC
->
ALRMASSR
 = 
tm¥eg
;

1428 
RTC
->
ALRMBSSR
 = 
tm¥eg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
uöt32_t
 
	$RTC_GëAœrmSubSec⁄d
(
uöt32_t
 
RTC_Aœrm
)

1447 
uöt32_t
 
tm¥eg
 = 0;

1450 i‡(
RTC_Aœrm
 =
RTC_Aœrm_A
)

1452 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMASSR
Ë& 
RTC_ALRMASSR_SS
);

1456 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ALRMBSSR
Ë& 
RTC_ALRMBSSR_SS
);

1459  (
tm¥eg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockC⁄fig
(
uöt32_t
 
RTC_WakeUpClock
)

1497 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
uöt32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SëWakeUpCou¡î
(
uöt32_t
 
RTC_WakeUpCou¡î
)

1524 
	`as£π_∑øm
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou¡î
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
uöt32_t
)
RTC_WakeUpCou¡î
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
uöt32_t
 
	$RTC_GëWakeUpCou¡î
()

1545  ((
uöt32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
Eº‹Sètus
 
	$RTC_WakeUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1556 
__IO
 
uöt32_t
 
wutcou¡î
 = 0x00;

1557 
uöt32_t
 
wutwf°©us
 = 0x00;

1558 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i‡(
NewSèã
 !
DISABLE
)

1570 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_WUTE
;

1571 
°©us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_WUTE
;

1580 
wutwf°©us
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou¡î
++;

1582 } (
wutcou¡î
 !
INITMODE_TIMEOUT
Ë&& (
wutwf°©us
 == 0x00));

1584 i‡((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
Ë=
RESET
)

1586 
°©us
 = 
ERROR
;

1590 
°©us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
°©us
;

1598 
	}
}

1631 
	$RTC_DayLightSavögC⁄fig
(
uöt32_t
 
RTC_DayLightSavög
, uöt32_à
RTC_St‹eO≥øti⁄
)

1634 
	`as£π_∑øm
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavög
));

1635 
	`as£π_∑øm
(
	`IS_RTC_STORE_OPERATION
(
RTC_St‹eO≥øti⁄
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
uöt32_t
)(
RTC_DayLightSavög
 | 
RTC_St‹eO≥øti⁄
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
uöt32_t
 
	$RTC_GëSt‹eO≥øti⁄
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuçutC⁄fig
(
uöt32_t
 
RTC_Ouçut
, uöt32_à
RTC_OuçutPﬁ¨ôy
)

1700 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT
(
RTC_Ouçut
));

1701 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuçutPﬁ¨ôy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
uöt32_t
)(
RTC_Ouçut
 | 
RTC_OuçutPﬁ¨ôy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibC⁄fig
(
uöt32_t
 
RTC_CÆibSign
, uöt32_à
VÆue
)

1753 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1756 
	`as£π_∑øm
(
	`IS_RTC_CALIB_SIGN
(
RTC_CÆibSign
));

1757 
	`as£π_∑øm
(
	`IS_RTC_CALIB_VALUE
(
VÆue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1766 
°©us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
uöt32_t
)(
RTC_CÆibSign
 | 
VÆue
);

1773 
	`RTC_ExôInôMode
();

1775 
°©us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
°©us
;

1782 
	}
}

1792 
Eº‹Sètus
 
	$RTC_Cﬂr£CÆibCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1794 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1797 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i‡(
	`RTC_E¡îInôMode
(Ë=
ERROR
)

1806 
°©us
 = 
ERROR
;

1810 i‡(
NewSèã
 !
DISABLE
)

1813 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExôInôMode
();

1823 
°©us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
°©us
;

1830 
	}
}

1838 
	$RTC_CÆibOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1841 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i‡(
NewSèã
 !
DISABLE
)

1850 
RTC
->
CR
 |(
uöt32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
uöt32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CÆibOuçutC⁄fig
(
uöt32_t
 
RTC_CÆibOuçut
)

1873 
	`as£π_∑øm
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CÆibOuçut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
uöt32_t
)
RTC_CÆibOuçut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
Eº‹Sètus
 
	$RTC_SmoŸhCÆibC⁄fig
(
uöt32_t
 
RTC_SmoŸhCÆibPîiod
,

1907 
uöt32_t
 
RTC_SmoŸhCÆibPlusPul£s
,

1908 
uöt32_t
 
RTC_SmouthCÆibMöusPul£sVÆue
)

1910 
Eº‹Sètus
 
°©us
 = 
ERROR
;

1911 
uöt32_t
 
ªˇÕfcou¡
 = 0;

1914 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmoŸhCÆibPîiod
));

1915 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmoŸhCÆibPlusPul£s
));

1916 
	`as£π_∑øm
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCÆibMöusPul£sVÆue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë!
RESET
Ë&& (
ªˇÕfcou¡
 !
RECALPF_TIMEOUT
))

1928 
ªˇÕfcou¡
++;

1933 i‡((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
Ë=
RESET
)

1936 
RTC
->
CALR
 = (
uöt32_t
)((uöt32_t)
RTC_SmoŸhCÆibPîiod
 | (uöt32_t)
RTC_SmoŸhCÆibPlusPul£s
 | (uöt32_t)
RTC_SmouthCÆibMöusPul£sVÆue
);

1938 
°©us
 = 
SUCCESS
;

1942 
°©us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
Eº‹Sètus
)(
°©us
);

1949 
	}
}

1982 
	$RTC_TimeSèmpCmd
(
uöt32_t
 
RTC_TimeSèmpEdge
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1984 
uöt32_t
 
tm¥eg
 = 0;

1987 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSèmpEdge
));

1988 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1991 
tm¥eg
 = (
uöt32_t
)(
RTC
->
CR
 & (uöt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i‡(
NewSèã
 !
DISABLE
)

1996 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
 | 
RTC_CR_TSE
);

2000 
tm¥eg
 |(
uöt32_t
)(
RTC_TimeSèmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
uöt32_t
)
tm¥eg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GëTimeSèmp
(
uöt32_t
 
RTC_F‹m©
, 
RTC_TimeTy≥Def
* 
RTC_SèmpTimeSåu˘
,

2027 
RTC_D©eTy≥Def
* 
RTC_SèmpD©eSåu˘
)

2029 
uöt32_t
 
tm±ime
 = 0, 
tmpd©e
 = 0;

2032 
	`as£π_∑øm
(
	`IS_RTC_FORMAT
(
RTC_F‹m©
));

2035 
tm±ime
 = (
uöt32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpd©e
 = (
uöt32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SèmpTimeSåu˘
->
RTC_H12
 = (
uöt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SèmpD©eSåu˘
->
RTC_Yór
 = 0;

2046 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13);

2051 i‡(
RTC_F‹m©
 =
RTC_F‹m©_BIN
)

2054 
RTC_SèmpTimeSåu˘
->
RTC_Hours
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SèmpTimeSåu˘
->
RTC_Möuãs
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SèmpTimeSåu˘
->
RTC_Sec⁄ds
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SèmpD©eSåu˘
->
RTC_M⁄th
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SèmpD©eSåu˘
->
RTC_D©e
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SèmpD©eSåu˘
->
RTC_WìkDay
 = (
uöt8_t
)
	`RTC_Bcd2ToByã
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
uöt32_t
 
	$RTC_GëTimeSèmpSubSec⁄d
()

2073  (
uöt32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_Tam≥rTriggîC⁄fig
(
uöt32_t
 
RTC_Tam≥r
, uöt32_à
RTC_Tam≥rTriggî
)

2108 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2109 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_Tam≥rTriggî
));

2111 i‡(
RTC_Tam≥rTriggî
 =
RTC_Tam≥rTriggî_RisögEdge
)

2114 
RTC
->
TAFCR
 &(
uöt32_t
)((uöt32_t)~(
RTC_Tam≥r
 << 1));

2119 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥r
 << 1);

2121 
	}
}

2131 
	$RTC_Tam≥rCmd
(
uöt32_t
 
RTC_Tam≥r
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2134 
	`as£π_∑øm
(
	`IS_RTC_TAMPER
(
RTC_Tam≥r
));

2135 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2137 i‡(
NewSèã
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥r
;

2145 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_Tam≥r
;

2147 
	}
}

2162 
	$RTC_Tam≥rFûãrC⁄fig
(
uöt32_t
 
RTC_Tam≥rFûãr
)

2165 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_FILTER
(
RTC_Tam≥rFûãr
));

2168 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rFûãr
;

2172 
	}
}

2196 
	$RTC_Tam≥rSam∂ögFªqC⁄fig
(
uöt32_t
 
RTC_Tam≥rSam∂ögFªq
)

2199 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_Tam≥rSam∂ögFªq
));

2202 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rSam∂ögFªq
;

2206 
	}
}

2219 
	$RTC_Tam≥rPösPªch¨geDuøti⁄
(
uöt32_t
 
RTC_Tam≥rPªch¨geDuøti⁄
)

2222 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_Tam≥rPªch¨geDuøti⁄
));

2225 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_Tam≥rPªch¨geDuøti⁄
;

2229 
	}
}

2239 
	$RTC_TimeSèmpOnTam≥rDëe˘i⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2242 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2244 i‡(
NewSèã
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_Tam≥rPuŒUpCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

2265 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2267 i‡(
NewSèã
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
uöt32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
uöt32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WrôeBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
, uöt32_à
D©a
)

2305 
__IO
 
uöt32_t
 
tmp
 = 0;

2308 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
uöt32_t
 *)
tmp
 = (uöt32_t)
D©a
;

2315 
	}
}

2324 
uöt32_t
 
	$RTC_RódBackupRegi°î
(
uöt32_t
 
RTC_BKP_DR
)

2326 
__IO
 
uöt32_t
 
tmp
 = 0;

2329 
	`as£π_∑øm
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
uöt32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_Tam≥rPöSñe˘i⁄
(
uöt32_t
 
RTC_Tam≥rPö
)

2366 
	`as£π_∑øm
(
	`IS_RTC_TAMPER_PIN
(
RTC_Tam≥rPö
));

2368 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_Tam≥rPö
);

2370 
	}
}

2380 
	$RTC_TimeSèmpPöSñe˘i⁄
(
uöt32_t
 
RTC_TimeSèmpPö
)

2383 
	`as£π_∑øm
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSèmpPö
));

2385 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_TimeSèmpPö
);

2387 
	}
}

2399 
	$RTC_OuçutTy≥C⁄fig
(
uöt32_t
 
RTC_OuçutTy≥
)

2402 
	`as£π_∑øm
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuçutTy≥
));

2404 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_OuçutTy≥
);

2406 
	}
}

2437 
Eº‹Sètus
 
	$RTC_SynchroShi·C⁄fig
(
uöt32_t
 
RTC_Shi·Add1S
, uöt32_à
RTC_Shi·SubFS
)

2439 
Eº‹Sètus
 
°©us
 = 
ERROR
;

2440 
uöt32_t
 
shpfcou¡
 = 0;

2443 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_Shi·Add1S
));

2444 
	`as£π_∑øm
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_Shi·SubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë!
RESET
Ë&& (
shpfcou¡
 !
SHPF_TIMEOUT
))

2456 
shpfcou¡
++;

2461 i‡((
RTC
->
ISR
 & 
RTC_ISR_SHPF
Ë=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
Ë=
RESET
)

2467 
RTC
->
SHIFTR
 = (
uöt32_t
)(uöt32_t)(
RTC_Shi·SubFS
Ë| (uöt32_t)(
RTC_Shi·Add1S
);

2469 if(
	`RTC_WaôF‹Synchro
(Ë=
ERROR
)

2471 
°©us
 = 
ERROR
;

2475 
°©us
 = 
SUCCESS
;

2480 
°©us
 = 
ERROR
;

2485 
°©us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
Eº‹Sètus
)(
°©us
);

2492 
	}
}

2557 
	$RTC_ITC⁄fig
(
uöt32_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2560 
	`as£π_∑øm
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i‡(
NewSèã
 !
DISABLE
)

2570 
RTC
->
CR
 |(
uöt32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
uöt32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
uöt32_t
)~(
RTC_IT
 & (uöt32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
uöt32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FœgSètus
 
	$RTC_GëFœgSètus
(
uöt32_t
 
RTC_FLAG
)

2607 
FœgSètus
 
bô°©us
 = 
RESET
;

2608 
uöt32_t
 
tm¥eg
 = 0;

2611 
	`as£π_∑øm
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tm¥eg
 = (
uöt32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i‡((
tm¥eg
 & 
RTC_FLAG
Ë!(
uöt32_t
)
RESET
)

2619 
bô°©us
 = 
SET
;

2623 
bô°©us
 = 
RESET
;

2625  
bô°©us
;

2626 
	}
}

2641 
	$RTC_CÀ¨Fœg
(
uöt32_t
 
RTC_FLAG
)

2644 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITSètus
 
	$RTC_GëITSètus
(
uöt32_t
 
RTC_IT
)

2663 
ITSètus
 
bô°©us
 = 
RESET
;

2664 
uöt32_t
 
tm¥eg
 = 0, 
íabÀ°©us
 = 0;

2667 
	`as£π_∑øm
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tm¥eg
 = (
uöt32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
íabÀ°©us
 = (
uöt32_t
)((
RTC
->
CR
 & 
RTC_IT
Ë| (
tm¥eg
 & (RTC_IT >> 15)));

2676 
tm¥eg
 = (
uöt32_t
)((
RTC
->
ISR
 & (uöt32_t)(
RTC_IT
 >> 4)));

2679 i‡((
íabÀ°©us
 !(
uöt32_t
)
RESET
Ë&& ((
tm¥eg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bô°©us
 = 
SET
;

2685 
bô°©us
 = 
RESET
;

2687  
bô°©us
;

2688 
	}
}

2701 
	$RTC_CÀ¨ITPídögBô
(
uöt32_t
 
RTC_IT
)

2703 
uöt32_t
 
tm¥eg
 = 0;

2706 
	`as£π_∑øm
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tm¥eg
 = (
uöt32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
uöt32_t
)((uöt32_t)(~((
tm¥eg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
uöt8_t
 
	$RTC_ByãToBcd2
(
uöt8_t
 
VÆue
)

2726 
uöt8_t
 
bcdhigh
 = 0;

2728 
VÆue
 >= 10)

2730 
bcdhigh
++;

2731 
VÆue
 -= 10;

2734  ((
uöt8_t
)(
bcdhigh
 << 4Ë| 
VÆue
);

2735 
	}
}

2742 
uöt8_t
 
	$RTC_Bcd2ToByã
(
uöt8_t
 
VÆue
)

2744 
uöt8_t
 
tmp
 = 0;

2745 
tmp
 = ((
uöt8_t
)(
VÆue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
VÆue
 & (
uöt8_t
)0x0F));

2747 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c

126 
	~"°m32f4xx_ßi.h
"

127 
	~"°m32f4xx_rcc.h
"

142 
	#CR1_CLEAR_MASK
 ((
uöt32_t
)0xFF07C010)

	)

143 
	#FRCR_CLEAR_MASK
 ((
uöt32_t
)0xFFF88000)

	)

144 
	#SLOTR_CLEAR_MASK
 ((
uöt32_t
)0x0000F020)

	)

182 
	$SAI_DeInô
(
SAI_Ty≥Def
* 
SAIx
)

185 
	`as£π_∑øm
(
	`IS_SAI_PERIPH
(
SAIx
));

188 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
ENABLE
);

190 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SAI1
, 
DISABLE
);

191 
	}
}

205 
	$SAI_Inô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

207 
uöt32_t
 
tm¥eg
 = 0;

210 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

213 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MODE
(
SAI_InôSåu˘
->
SAI_AudioMode
));

214 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InôSåu˘
->
SAI_PrŸocﬁ
));

215 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InôSåu˘
->
SAI_D©aSize
));

216 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InôSåu˘
->
SAI_Fú°Bô
));

217 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InôSåu˘
->
SAI_ClockSåobög
));

218 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InôSåu˘
->
SAI_Synchro
));

219 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InôSåu˘
->
SAI_OUTDRIV
));

220 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InôSåu˘
->
SAI_NoDividî
));

221 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InôSåu˘
->
SAI_Ma°îDividî
));

222 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
));

226 
tm¥eg
 = 
SAI_Block_x
->
CR1
;

228 
tm¥eg
 &
CR1_CLEAR_MASK
;

240 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_AudioMode
 | SAI_InôSåu˘->
SAI_PrŸocﬁ
 |

241 
SAI_InôSåu˘
->
SAI_D©aSize
 | SAI_InôSåu˘->
SAI_Fú°Bô
 |

242 
SAI_InôSåu˘
->
SAI_ClockSåobög
 | SAI_InôSåu˘->
SAI_Synchro
 |

243 
SAI_InôSåu˘
->
SAI_OUTDRIV
 | SAI_InôSåu˘->
SAI_NoDividî
 |

244 (
uöt32_t
)((
SAI_InôSåu˘
->
SAI_Ma°îDividî
) << 20));

246 
SAI_Block_x
->
CR1
 = 
tm¥eg
;

250 
tm¥eg
 = 
SAI_Block_x
->
CR2
;

252 
tm¥eg
 &~(
SAI_xCR2_FTH
);

255 
tm¥eg
 |(
uöt32_t
)(
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
);

257 
SAI_Block_x
->
CR2
 = 
tm¥eg
;

258 
	}
}

272 
	$SAI_FømeInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

274 
uöt32_t
 
tm¥eg
 = 0;

277 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

280 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
));

281 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
));

282 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
));

283 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
));

284 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FømeInôSåu˘
->
SAI_FSOff£t
));

288 
tm¥eg
 = 
SAI_Block_x
->
FRCR
;

290 
tm¥eg
 &
FRCR_CLEAR_MASK
;

298 
tm¥eg
 |(
uöt32_t
)((uöt32_t)(
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 - 1) |

299 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 |

300 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 |

301 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 |

302 (
uöt32_t
)((
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 - 1) << 8));

305 
SAI_Block_x
->
FRCR
 = 
tm¥eg
;

306 
	}
}

320 
	$SAI_SlŸInô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

322 
uöt32_t
 
tm¥eg
 = 0;

325 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

328 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
));

329 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
));

330 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
));

331 
	`as£π_∑øm
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
));

335 
tm¥eg
 = 
SAI_Block_x
->
SLOTR
;

337 
tm¥eg
 &
SLOTR_CLEAR_MASK
;

344 
tm¥eg
 |(
uöt32_t
)(
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 |

345 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 |

346 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 |

347 (
uöt32_t
)((
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 - 1) << 8));

350 
SAI_Block_x
->
SLOTR
 = 
tm¥eg
;

351 
	}
}

359 
	$SAI_Såu˘Inô
(
SAI_InôTy≥Def
* 
SAI_InôSåu˘
)

363 
SAI_InôSåu˘
->
SAI_AudioMode
 = 
SAI_Mode_Ma°îTx
;

365 
SAI_InôSåu˘
->
SAI_PrŸocﬁ
 = 
SAI_Fªe_PrŸocﬁ
;

367 
SAI_InôSåu˘
->
SAI_D©aSize
 = 
SAI_D©aSize_8b
;

369 
SAI_InôSåu˘
->
SAI_Fú°Bô
 = 
SAI_Fú°Bô_MSB
;

371 
SAI_InôSåu˘
->
SAI_ClockSåobög
 = 
SAI_ClockSåobög_FÆlögEdge
;

373 
SAI_InôSåu˘
->
SAI_Synchro
 = 
SAI_Asynchr⁄ous
;

375 
SAI_InôSåu˘
->
SAI_OUTDRIV
 = 
SAI_OuçutDrive_DißbÀd
;

377 
SAI_InôSåu˘
->
SAI_NoDividî
 = 
SAI_Ma°îDividî_E«bÀd
;

379 
SAI_InôSåu˘
->
SAI_Ma°îDividî
 = 0;

381 
SAI_InôSåu˘
->
SAI_FIFOThªshﬁd
 = 
SAI_Thªshﬁd_FIFOEm±y
;

382 
	}
}

390 
	$SAI_FømeSåu˘Inô
(
SAI_FømeInôTy≥Def
* 
SAI_FømeInôSåu˘
)

394 
SAI_FømeInôSåu˘
->
SAI_FømeLígth
 = 8;

396 
SAI_FømeInôSåu˘
->
SAI_A˘iveFømeLígth
 = 1;

398 
SAI_FømeInôSåu˘
->
SAI_FSDeföôi⁄
 = 
SAI_FS_SèπFøme
;

400 
SAI_FømeInôSåu˘
->
SAI_FSPﬁ¨ôy
 = 
SAI_FS_A˘iveLow
;

402 
SAI_FømeInôSåu˘
->
SAI_FSOff£t
 = 
SAI_FS_Fú°Bô
;

403 
	}
}

411 
	$SAI_SlŸSåu˘Inô
(
SAI_SlŸInôTy≥Def
* 
SAI_SlŸInôSåu˘
)

415 
SAI_SlŸInôSåu˘
->
SAI_Fú°BôOff£t
 = 0;

417 
SAI_SlŸInôSåu˘
->
SAI_SlŸSize
 = 
SAI_SlŸSize_D©aSize
;

419 
SAI_SlŸInôSåu˘
->
SAI_SlŸNumbî
 = 1;

421 
SAI_SlŸInôSåu˘
->
SAI_SlŸA˘ive
 = 
SAI_SlŸ_NŸA˘ive
;

423 
	}
}

432 
	$SAI_Cmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

435 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

436 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

437 i‡(
NewSèã
 !
DISABLE
)

440 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

445 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

447 
	}
}

461 
	$SAI_M⁄oModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_M⁄o_SåeoMode
)

464 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

465 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_M⁄oMode
));

467 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

469 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

470 
	}
}

484 
	$SAI_TRISèãC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_TRISèã
)

487 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

488 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRISèã
));

490 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

492 
SAI_Block_x
->
CR1
 |
SAI_M⁄oMode
;

494 
	}
}

512 
	$SAI_Com∑ndögModeC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_Com∑ndögMode
)

515 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

516 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_Com∑ndögMode
));

518 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

520 
SAI_Block_x
->
CR2
 |
SAI_Com∑ndögMode
;

521 
	}
}

536 
	$SAI_MuãModeCmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

539 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

540 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

541 i‡(
NewSèã
 !
DISABLE
)

544 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

549 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

551 
	}
}

567 
	$SAI_MuãVÆueC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãVÆue
)

570 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

571 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuãVÆue
));

574 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

576 
SAI_Block_x
->
CR2
 |
SAI_MuãVÆue
;

577 
	}
}

589 
	$SAI_MuãFømeCou¡îC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_MuãCou¡î
)

592 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

593 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuãCou¡î
));

596 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

598 
SAI_Block_x
->
CR2
 |(
SAI_MuãCou¡î
 << 7);

599 
	}
}

612 
	$SAI_FlushFIFO
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

615 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

618 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

619 
	}
}

654 
uöt32_t
 
	$SAI_Re˚iveD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

657 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

660  
SAI_Block_x
->
DR
;

661 
	}
}

670 
	$SAI_SídD©a
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
D©a
)

673 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

676 
SAI_Block_x
->
DR
 = 
D©a
;

677 
	}
}

702 
	$SAI_DMACmd
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

705 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

706 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

708 i‡(
NewSèã
 !
DISABLE
)

711 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

716 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

718 
	}
}

846 
	$SAI_ITC⁄fig
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

849 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

850 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

851 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

853 i‡(
NewSèã
 !
DISABLE
)

856 
SAI_Block_x
->
IMR
 |
SAI_IT
;

861 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

863 
	}
}

879 
FœgSètus
 
	$SAI_GëFœgSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

881 
FœgSètus
 
bô°©us
 = 
RESET
;

884 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

885 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

888 i‡((
SAI_Block_x
->
SR
 & 
SAI_FLAG
Ë!(
uöt32_t
)
RESET
)

891 
bô°©us
 = 
SET
;

896 
bô°©us
 = 
RESET
;

899  
bô°©us
;

900 
	}
}

922 
	$SAI_CÀ¨Fœg
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_FLAG
)

925 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

926 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

929 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

930 
	}
}

947 
ITSètus
 
	$SAI_GëITSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

949 
ITSètus
 
bô°©us
 = 
RESET
;

950 
uöt32_t
 
íabÀ°©us
 = 0;

953 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

954 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

957 
íabÀ°©us
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

960 i‡(((
SAI_Block_x
->
SR
 & 
SAI_IT
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

963 
bô°©us
 = 
SET
;

968 
bô°©us
 = 
RESET
;

971  
bô°©us
;

972 
	}
}

994 
	$SAI_CÀ¨ITPídögBô
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
, 
uöt32_t
 
SAI_IT
)

997 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

998 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1001 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1002 
	}
}

1016 
Fun˘i⁄ÆSèã
 
	$SAI_GëCmdSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1018 
Fun˘i⁄ÆSèã
 
°©e
 = 
DISABLE
;

1021 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1022 i‡((
SAI_Block_x
->
CR1
 & (
uöt32_t
)
SAI_xCR1_SAIEN
) != 0)

1025 
°©e
 = 
ENABLE
;

1031 
°©e
 = 
DISABLE
;

1033  
°©e
;

1034 
	}
}

1049 
uöt32_t
 
	$SAI_GëFIFOSètus
(
SAI_Block_Ty≥Def
* 
SAI_Block_x
)

1051 
uöt32_t
 
tm¥eg
 = 0;

1054 
	`as£π_∑øm
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1057 
tm¥eg
 = (
uöt32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1059  
tm¥eg
;

1060 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c

156 
	~"°m32f4xx_sdio.h
"

157 
	~"°m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BôNumbî
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32Ë+ (
CLKEN_BôNumbî
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BôNumbî
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
SDIOSUSPEND_BôNumbî
 * 4))

	)

187 
	#ENCMDCOMPL_BôNumbî
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ENCMDCOMPL_BôNumbî
 * 4))

	)

191 
	#NIEN_BôNumbî
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
NIEN_BôNumbî
 * 4))

	)

195 
	#ATACMD_BôNumbî
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32Ë+ (
ATACMD_BôNumbî
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BôNumbî
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
DMAEN_BôNumbî
 * 4))

	)

205 
	#RWSTART_BôNumbî
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTART_BôNumbî
 * 4))

	)

209 
	#RWSTOP_BôNumbî
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWSTOP_BôNumbî
 * 4))

	)

213 
	#RWMOD_BôNumbî
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
RWMOD_BôNumbî
 * 4))

	)

217 
	#SDIOEN_BôNumbî
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32Ë+ (
SDIOEN_BôNumbî
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
uöt32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
uöt32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
uöt32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
uöt32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeInô
()

268 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

281 
uöt32_t
 
tm¥eg
 = 0;

284 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InôSåu˘
->
SDIO_ClockEdge
));

285 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
));

286 
	`as£π_∑øm
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
));

287 
	`as£π_∑øm
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InôSåu˘
->
SDIO_BusWide
));

288 
	`as£π_∑øm
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
));

292 
tm¥eg
 = 
SDIO
->
CLKCR
;

295 
tm¥eg
 &
CLKCR_CLEAR_MASK
;

303 
tm¥eg
 |(
SDIO_InôSåu˘
->
SDIO_ClockDiv
 | SDIO_InôSåu˘->
SDIO_ClockPowîSave
 |

304 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 | SDIO_InôSåu˘->
SDIO_BusWide
 |

305 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 | SDIO_InôSåu˘->
SDIO_H¨dw¨eFlowC⁄åﬁ
);

308 
SDIO
->
CLKCR
 = 
tm¥eg
;

309 
	}
}

317 
	$SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
)

320 
SDIO_InôSåu˘
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InôSåu˘
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risög
;

322 
SDIO_InôSåu˘
->
SDIO_ClockBy∑ss
 = 
SDIO_ClockBy∑ss_DißbÀ
;

323 
SDIO_InôSåu˘
->
SDIO_ClockPowîSave
 = 
SDIO_ClockPowîSave_DißbÀ
;

324 
SDIO_InôSåu˘
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InôSåu˘
->
SDIO_H¨dw¨eFlowC⁄åﬁ
 = 
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

337 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

339 *(
__IO
 
uöt32_t
 *Ë
CLKCR_CLKEN_BB
 = (uöt32_t)
NewSèã
;

340 
	}
}

350 
	$SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
)

353 
	`as£π_∑øm
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowîSèã
));

355 
SDIO
->
POWER
 = 
SDIO_PowîSèã
;

356 
	}
}

367 
uöt32_t
 
	$SDIO_GëPowîSèã
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
)

401 
uöt32_t
 
tm¥eg
 = 0;

404 
	`as£π_∑øm
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
));

405 
	`as£π_∑øm
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
));

406 
	`as£π_∑øm
(
	`IS_SDIO_WAIT
(
SDIO_CmdInôSåu˘
->
SDIO_Waô
));

407 
	`as£π_∑øm
(
	`IS_SDIO_CPSM
(
SDIO_CmdInôSåu˘
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
;

415 
tm¥eg
 = 
SDIO
->
CMD
;

417 
tm¥eg
 &
CMD_CLEAR_MASK
;

422 
tm¥eg
 |(
uöt32_t
)
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 | SDIO_CmdInôSåu˘->
SDIO_Re•⁄£


423 | 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 | SDIO_CmdInôSåu˘->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tm¥eg
;

427 
	}
}

435 
	$SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
)

438 
SDIO_CmdInôSåu˘
->
SDIO_Argumít
 = 0x00;

439 
SDIO_CmdInôSåu˘
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInôSåu˘
->
SDIO_Re•⁄£
 = 
SDIO_Re•⁄£_No
;

441 
SDIO_CmdInôSåu˘
->
SDIO_Waô
 = 
SDIO_Waô_No
;

442 
SDIO_CmdInôSåu˘
->
SDIO_CPSM
 = 
SDIO_CPSM_DißbÀ
;

443 
	}
}

450 
uöt8_t
 
	$SDIO_GëComm™dRe•⁄£
()

452  (
uöt8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
uöt32_t
 
	$SDIO_GëRe•⁄£
(
uöt32_t
 
SDIO_RESP
)

467 
__IO
 
uöt32_t
 
tmp
 = 0;

470 
	`as£π_∑øm
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
uöt32_t
 *Ë
tmp
);

475 
	}
}

503 
	$SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

505 
uöt32_t
 
tm¥eg
 = 0;

508 
	`as£π_∑øm
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
));

509 
	`as£π_∑øm
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
));

510 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
));

511 
	`as£π_∑øm
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
));

512 
	`as£π_∑øm
(
	`IS_SDIO_DPSM
(
SDIO_D©aInôSåu˘
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
;

524 
tm¥eg
 = 
SDIO
->
DCTRL
;

526 
tm¥eg
 &
DCTRL_CLEAR_MASK
;

531 
tm¥eg
 |(
uöt32_t
)
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 | SDIO_D©aInôSåu˘->
SDIO_Tøns„rDú


532 | 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 | SDIO_D©aInôSåu˘->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tm¥eg
;

536 
	}
}

544 
	$SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
)

547 
SDIO_D©aInôSåu˘
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

548 
SDIO_D©aInôSåu˘
->
SDIO_D©aLígth
 = 0x00;

549 
SDIO_D©aInôSåu˘
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

550 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rDú
 = 
SDIO_Tøns„rDú_ToC¨d
;

551 
SDIO_D©aInôSåu˘
->
SDIO_Tøns„rMode
 = 
SDIO_Tøns„rMode_Block
;

552 
SDIO_D©aInôSåu˘
->
SDIO_DPSM
 = 
SDIO_DPSM_DißbÀ
;

553 
	}
}

560 
uöt32_t
 
	$SDIO_GëD©aCou¡î
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
uöt32_t
 
	$SDIO_RódD©a
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WrôeD©a
(
uöt32_t
 
D©a
)

582 
SDIO
->
FIFO
 = 
D©a
;

583 
	}
}

590 
uöt32_t
 
	$SDIO_GëFIFOCou¡
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

622 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

624 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTART_BB
 = (uöt32_tË
NewSèã
;

625 
	}
}

633 
	$SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
)

636 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

638 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWSTOP_BB
 = (uöt32_tË
NewSèã
;

639 
	}
}

649 
	$SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
)

652 
	`as£π_∑øm
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RódWaôMode
));

654 *(
__IO
 
uöt32_t
 *Ë
DCTRL_RWMOD_BB
 = 
SDIO_RódWaôMode
;

655 
	}
}

663 
	$SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

666 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

668 *(
__IO
 
uöt32_t
 *Ë
DCTRL_SDIOEN_BB
 = (uöt32_t)
NewSèã
;

669 
	}
}

677 
	$SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

680 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

682 *(
__IO
 
uöt32_t
 *Ë
CMD_SDIOSUSPEND_BB
 = (uöt32_t)
NewSèã
;

683 
	}
}

709 
	$SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

712 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

714 *(
__IO
 
uöt32_t
 *Ë
CMD_ENCMDCOMPL_BB
 = (uöt32_t)
NewSèã
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

726 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

728 *(
__IO
 
uöt32_t
 *Ë
CMD_NIEN_BB
 = (uöt32_t)((~((uöt32_t)
NewSèã
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

740 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

742 *(
__IO
 
uöt32_t
 *Ë
CMD_ATACMD_BB
 = (uöt32_t)
NewSèã
;

743 
	}
}

769 
	$SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

772 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

774 *(
__IO
 
uöt32_t
 *Ë
DCTRL_DMAEN_BB
 = (uöt32_t)
NewSèã
;

775 
	}
}

827 
	$SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

830 
	`as£π_∑øm
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

833 i‡(
NewSèã
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FœgSètus
 
	$SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
)

877 
FœgSètus
 
bô°©us
 = 
RESET
;

880 
	`as£π_∑øm
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i‡((
SDIO
->
STA
 & 
SDIO_FLAG
Ë!(
uöt32_t
)
RESET
)

884 
bô°©us
 = 
SET
;

888 
bô°©us
 = 
RESET
;

890  
bô°©us
;

891 
	}
}

912 
	$SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
)

915 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITSètus
 
	$SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
)

953 
ITSètus
 
bô°©us
 = 
RESET
;

956 
	`as£π_∑øm
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i‡((
SDIO
->
STA
 & 
SDIO_IT
Ë!(
uöt32_t
)
RESET
)

959 
bô°©us
 = 
SET
;

963 
bô°©us
 = 
RESET
;

965  
bô°©us
;

966 
	}
}

987 
	$SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
)

990 
	`as£π_∑øm
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c

159 
	~"°m32f4xx_•i.h
"

160 
	~"°m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
uöt16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
uöt32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
uöt32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
uöt16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
uöt16_t
)0x0100)

	)

224 
	$SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
)

227 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i‡(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI1
, 
DISABLE
);

236 i‡(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI2
, 
DISABLE
);

243 i‡(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_SPI3
, 
DISABLE
);

250 i‡(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI4
, 
DISABLE
);

257 i‡(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI5
, 
DISABLE
);

266 i‡(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

286 
uöt16_t
 
tm¥eg
 = 0;

289 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
));

293 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
SPI_InôSåu˘
->
SPI_Mode
));

294 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_InôSåu˘
->
SPI_D©aSize
));

295 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
SPI_InôSåu˘
->
SPI_CPOL
));

296 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
SPI_InôSåu˘
->
SPI_CPHA
));

297 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
SPI_InôSåu˘
->
SPI_NSS
));

298 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
));

299 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
SPI_InôSåu˘
->
SPI_Fú°Bô
));

300 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
));

304 
tm¥eg
 = 
SPIx
->
CR1
;

306 
tm¥eg
 &
CR1_CLEAR_MASK
;

315 
tm¥eg
 |(
uöt16_t
)((
uöt32_t
)
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 | SPI_InôSåu˘->
SPI_Mode
 |

316 
SPI_InôSåu˘
->
SPI_D©aSize
 | SPI_InôSåu˘->
SPI_CPOL
 |

317 
SPI_InôSåu˘
->
SPI_CPHA
 | SPI_InôSåu˘->
SPI_NSS
 |

318 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 | SPI_InôSåu˘->
SPI_Fú°Bô
);

320 
SPIx
->
CR1
 = 
tm¥eg
;

323 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
;

327 
	}
}

348 
	$I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

350 
uöt16_t
 
tm¥eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
∑ckëÀngth
 = 1;

351 
uöt32_t
 
tmp
 = 0, 
i2s˛k
 = 0;

352 #i‚de‡
I2S_EXTERNAL_CLOCK_VAL


353 
uöt32_t
 
∂lm
 = 0, 
∂ 
 = 0, 
∂Ã
 = 0;

357 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

359 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

360 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

361 
	`as£π_∑øm
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

362 
	`as£π_∑øm
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InôSåu˘
->
I2S_AudioFªq
));

363 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tm¥eg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InôSåu˘
->
I2S_AudioFªq
 =
I2S_AudioFªq_DeÁu…
)

376 
i2sodd
 = (
uöt16_t
)0;

377 
i2sdiv
 = (
uöt16_t
)2;

383 if(
I2S_InôSåu˘
->
I2S_D©aF‹m©
 =
I2S_D©aF‹m©_16b
)

386 
∑ckëÀngth
 = 1;

391 
∑ckëÀngth
 = 2;

398 #ifde‡
I2S_EXTERNAL_CLOCK_VAL


400 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_I2SSRC
;

406 
i2s˛k
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
uöt32_t
)
RCC_CFGR_I2SSRC
;

416 
∂ 
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 
∂Ã
 = (
uöt32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
∂lm
 = (
uöt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

427 
i2s˛k
 = (
uöt32_t
)(((
HSE_VALUE
 / 
∂lm
Ë* 
∂ 
Ë/ 
∂Ã
);

431 if(
I2S_InôSåu˘
->
I2S_MCLKOuçut
 =
I2S_MCLKOuçut_E«bÀ
)

434 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / 256Ë* 10Ë/ 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

439 
tmp
 = (
uöt16_t
)(((((
i2s˛k
 / (32 * 
∑ckëÀngth
)Ë*10 ) / 
I2S_InôSåu˘
->
I2S_AudioFªq
)) + 5);

443 
tmp
 =Åmp / 10;

446 
i2sodd
 = (
uöt16_t
)(
tmp
 & (uint16_t)0x0001);

449 
i2sdiv
 = (
uöt16_t
)((
tmp
 - 
i2sodd
) / 2);

452 
i2sodd
 = (
uöt16_t
) (i2sodd << 8);

456 i‡((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

459 
i2sdiv
 = 2;

460 
i2sodd
 = 0;

464 
SPIx
->
I2SPR
 = (
uöt16_t
)((uöt16_t)
i2sdiv
 | (uöt16_t)(
i2sodd
 | (uöt16_t)
I2S_InôSåu˘
->
I2S_MCLKOuçut
));

467 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
I2S_InôSåu˘
->
I2S_Mode
 | \

468 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

469 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

472 
SPIx
->
I2SCFGR
 = 
tm¥eg
;

473 
	}
}

480 
	$SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
)

484 
SPI_InôSåu˘
->
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

486 
SPI_InôSåu˘
->
SPI_Mode
 = 
SPI_Mode_Sœve
;

488 
SPI_InôSåu˘
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

490 
SPI_InôSåu˘
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

492 
SPI_InôSåu˘
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

494 
SPI_InôSåu˘
->
SPI_NSS
 = 
SPI_NSS_H¨d
;

496 
SPI_InôSåu˘
->
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_2
;

498 
SPI_InôSåu˘
->
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

500 
SPI_InôSåu˘
->
SPI_CRCPﬁynomül
 = 7;

501 
	}
}

508 
	$I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

512 
I2S_InôSåu˘
->
I2S_Mode
 = 
I2S_Mode_SœveTx
;

515 
I2S_InôSåu˘
->
I2S_Sènd¨d
 = 
I2S_Sènd¨d_Phûlùs
;

518 
I2S_InôSåu˘
->
I2S_D©aF‹m©
 = 
I2S_D©aF‹m©_16b
;

521 
I2S_InôSåu˘
->
I2S_MCLKOuçut
 = 
I2S_MCLKOuçut_DißbÀ
;

524 
I2S_InôSåu˘
->
I2S_AudioFªq
 = 
I2S_AudioFªq_DeÁu…
;

527 
I2S_InôSåu˘
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

528 
	}
}

537 
	$SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

540 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

541 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

542 i‡(
NewSèã
 !
DISABLE
)

545 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

550 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_SPE
);

552 
	}
}

562 
	$I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

565 
	`as£π_∑øm
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

566 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

568 i‡(
NewSèã
 !
DISABLE
)

571 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

576 
SPIx
->
I2SCFGR
 &(
uöt16_t
)~((uöt16_t)
SPI_I2SCFGR_I2SE
);

578 
	}
}

589 
	$SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
)

592 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

593 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

595 
SPIx
->
CR1
 &(
uöt16_t
)~
SPI_D©aSize_16b
;

597 
SPIx
->
CR1
 |
SPI_D©aSize
;

598 
	}
}

609 
	$SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
)

612 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

613 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION
(
SPI_Dúe˘i⁄
));

614 i‡(
SPI_Dúe˘i⁄
 =
SPI_Dúe˘i⁄_Tx
)

617 
SPIx
->
CR1
 |
SPI_Dúe˘i⁄_Tx
;

622 
SPIx
->
CR1
 &
SPI_Dúe˘i⁄_Rx
;

624 
	}
}

635 
	$SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
)

638 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

639 
	`as£π_∑øm
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSI¡î«lSo·
));

640 i‡(
SPI_NSSI¡î«lSo·
 !
SPI_NSSI¡î«lSo·_Re£t
)

643 
SPIx
->
CR1
 |
SPI_NSSI¡î«lSo·_Së
;

648 
SPIx
->
CR1
 &
SPI_NSSI¡î«lSo·_Re£t
;

650 
	}
}

659 
	$SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

662 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

663 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

664 i‡(
NewSèã
 !
DISABLE
)

667 
SPIx
->
CR2
 |(
uöt16_t
)
SPI_CR2_SSOE
;

672 
SPIx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
SPI_CR2_SSOE
);

674 
	}
}

690 
	$SPI_TIModeCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

693 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

694 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

696 i‡(
NewSèã
 !
DISABLE
)

699 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

704 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_CR2_FRF
;

706 
	}
}

727 
	$I2S_FuŒDu∂exC⁄fig
(
SPI_Ty≥Def
* 
I2Sxext
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
)

729 
uöt16_t
 
tm¥eg
 = 0, 
tmp
 = 0;

732 
	`as£π_∑øm
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

733 
	`as£π_∑øm
(
	`IS_I2S_MODE
(
I2S_InôSåu˘
->
I2S_Mode
));

734 
	`as£π_∑øm
(
	`IS_I2S_STANDARD
(
I2S_InôSåu˘
->
I2S_Sènd¨d
));

735 
	`as£π_∑øm
(
	`IS_I2S_DATA_FORMAT
(
I2S_InôSåu˘
->
I2S_D©aF‹m©
));

736 
	`as£π_∑øm
(
	`IS_I2S_CPOL
(
I2S_InôSåu˘
->
I2S_CPOL
));

740 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

741 
I2Sxext
->
I2SPR
 = 0x0002;

744 
tm¥eg
 = 
I2Sxext
->
I2SCFGR
;

747 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îTx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveTx
))

749 
tmp
 = 
I2S_Mode_SœveRx
;

753 i‡((
I2S_InôSåu˘
->
I2S_Mode
 =
I2S_Mode_Ma°îRx
Ë|| (I2S_InôSåu˘->I2S_Modê=
I2S_Mode_SœveRx
))

755 
tmp
 = 
I2S_Mode_SœveTx
;

761 
tm¥eg
 |(
uöt16_t
)((uöt16_t)
SPI_I2SCFGR_I2SMOD
 | (uöt16_t)(
tmp
 | \

762 (
uöt16_t
)(
I2S_InôSåu˘
->
I2S_Sènd¨d
 | (uöt16_t)(I2S_InôSåu˘->
I2S_D©aF‹m©
 | \

763 (
uöt16_t
)
I2S_InôSåu˘
->
I2S_CPOL
))));

766 
I2Sxext
->
I2SCFGR
 = 
tm¥eg
;

767 
	}
}

801 
uöt16_t
 
	$SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
)

804 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

807  
SPIx
->
DR
;

808 
	}
}

817 
	$SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
)

820 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

823 
SPIx
->
DR
 = 
D©a
;

824 
	}
}

907 
	$SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

910 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

911 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

912 i‡(
NewSèã
 !
DISABLE
)

915 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

920 
SPIx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
SPI_CR1_CRCEN
);

922 
	}
}

929 
	$SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
)

932 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

935 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

936 
	}
}

947 
uöt16_t
 
	$SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
)

949 
uöt16_t
 
¸¸eg
 = 0;

951 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

952 
	`as£π_∑øm
(
	`IS_SPI_CRC
(
SPI_CRC
));

953 i‡(
SPI_CRC
 !
SPI_CRC_Rx
)

956 
¸¸eg
 = 
SPIx
->
TXCRCR
;

961 
¸¸eg
 = 
SPIx
->
RXCRCR
;

964  
¸¸eg
;

965 
	}
}

972 
uöt16_t
 
	$SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
)

975 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

978  
SPIx
->
CRCPR
;

979 
	}
}

1009 
	$SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1012 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1013 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1014 
	`as£π_∑øm
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1016 i‡(
NewSèã
 !
DISABLE
)

1019 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1024 
SPIx
->
CR2
 &(
uöt16_t
)~
SPI_I2S_DMAReq
;

1026 
	}
}

1117 
	$SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1119 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0 ;

1122 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1124 
	`as£π_∑øm
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1127 
ôpos
 = 
SPI_I2S_IT
 >> 4;

1130 
ômask
 = (
uöt16_t
)1 << (uöt16_t)
ôpos
;

1132 i‡(
NewSèã
 !
DISABLE
)

1135 
SPIx
->
CR2
 |
ômask
;

1140 
SPIx
->
CR2
 &(
uöt16_t
)~
ômask
;

1142 
	}
}

1161 
FœgSètus
 
	$SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1163 
FœgSètus
 
bô°©us
 = 
RESET
;

1165 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1166 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1169 i‡((
SPIx
->
SR
 & 
SPI_I2S_FLAG
Ë!(
uöt16_t
)
RESET
)

1172 
bô°©us
 = 
SET
;

1177 
bô°©us
 = 
RESET
;

1180  
bô°©us
;

1181 
	}
}

1202 
	$SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
)

1205 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1206 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1209 
SPIx
->
SR
 = (
uöt16_t
)~
SPI_I2S_FLAG
;

1210 
	}
}

1227 
ITSètus
 
	$SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1229 
ITSètus
 
bô°©us
 = 
RESET
;

1230 
uöt16_t
 
ôpos
 = 0, 
ômask
 = 0, 
íabÀ°©us
 = 0;

1233 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1234 
	`as£π_∑øm
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1237 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1240 
ômask
 = 
SPI_I2S_IT
 >> 4;

1243 
ômask
 = 0x01 << itmask;

1246 
íabÀ°©us
 = (
SPIx
->
CR2
 & 
ômask
) ;

1249 i‡(((
SPIx
->
SR
 & 
ôpos
Ë!(
uöt16_t
)
RESET
Ë&& 
íabÀ°©us
)

1252 
bô°©us
 = 
SET
;

1257 
bô°©us
 = 
RESET
;

1260  
bô°©us
;

1261 
	}
}

1282 
	$SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
)

1284 
uöt16_t
 
ôpos
 = 0;

1286 
	`as£π_∑øm
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1287 
	`as£π_∑øm
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1290 
ôpos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1293 
SPIx
->
SR
 = (
uöt16_t
)~
ôpos
;

1294 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c

50 
	~"°m32f4xx_syscfg.h
"

51 
	~"°m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BôNumbî
 ((
uöt8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Ë+ (
UFB_MODE_BôNumbî
 * 4))

	)

75 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

76 
	#MII_RMII_SEL_BôNumbî
 ((
uöt8_t
)0x17)

	)

77 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

81 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

82 
	#CMP_PD_BôNumbî
 ((
uöt8_t
)0x00)

	)

83 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Ë+ (
CMP_PD_BôNumbî
 * 4))

	)

100 
	$SYSCFG_DeInô
()

102 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

103 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_SYSCFG
, 
DISABLE
);

104 
	}
}

118 
	$SYSCFG_Mem‹yRem≠C⁄fig
(
uöt8_t
 
SYSCFG_Mem‹yRem≠
)

121 
	`as£π_∑øm
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_Mem‹yRem≠
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_Mem‹yRem≠
;

124 
	}
}

139 
	$SYSCFG_Mem‹ySw≠pögB™k
(
Fun˘i⁄ÆSèã
 
NewSèã
)

142 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

144 *(
__IO
 
uöt32_t
 *Ë
UFB_MODE_BB
 = (uöt32_t)
NewSèã
;

145 
	}
}

162 
	$SYSCFG_EXTILöeC⁄fig
(
uöt8_t
 
EXTI_P‹tSour˚GPIOx
, uöt8_à
EXTI_PöSour˚x
)

164 
uöt32_t
 
tmp
 = 0x00;

167 
	`as£π_∑øm
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_P‹tSour˚GPIOx
));

168 
	`as£π_∑øm
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PöSour˚x
));

170 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
EXTI_PöSour˚x
 & (
uöt8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PöSour˚x
 >> 0x02] |(((
uöt32_t
)
EXTI_P‹tSour˚GPIOx
Ë<< (0x04 * (EXTI_PöSour˚x & (
uöt8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
SYSCFG_ETH_MedüI¡îÁ˚
)

185 
	`as£π_∑øm
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedüI¡îÁ˚
));

187 *(
__IO
 
uöt32_t
 *Ë
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedüI¡îÁ˚
;

188 
	}
}

200 
	$SYSCFG_Com≥nßti⁄CñlCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

203 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

205 *(
__IO
 
uöt32_t
 *Ë
CMPCR_CMP_PD_BB
 = (uöt32_t)
NewSèã
;

206 
	}
}

213 
FœgSètus
 
	$SYSCFG_GëCom≥nßti⁄CñlSètus
()

215 
FœgSètus
 
bô°©us
 = 
RESET
;

217 i‡((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
uöt32_t
)
RESET
)

219 
bô°©us
 = 
SET
;

223 
bô°©us
 = 
RESET
;

225  
bô°©us
;

226 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c

119 
	~"°m32f4xx_tim.h
"

120 
	~"°m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
uöt16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
uöt16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
uöt16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
uöt16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
uöt16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
uöt16_t
)0x8FFF)

	)

145 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

146 
uöt16_t
 
TIM_ICFûãr
);

147 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

148 
uöt16_t
 
TIM_ICFûãr
);

149 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

150 
uöt16_t
 
TIM_ICFûãr
);

151 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

152 
uöt16_t
 
TIM_ICFûãr
);

200 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

203 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i‡(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

210 i‡(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

215 i‡(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

220 i‡(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

225 i‡(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

230 i‡(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

235 i‡(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

240 i‡(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

245 i‡(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
DISABLE
);

250 i‡(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
DISABLE
);

255 i‡(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
DISABLE
);

260 i‡(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
DISABLE
);

265 i‡(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
DISABLE
);

272 i‡(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

290 
uöt16_t
 
tmp¸1
 = 0;

293 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

295 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

297 
tmp¸1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
Ë|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
Ë|| (TIMx =
TIM5
))

304 
tmp¸1
 &(
uöt16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

308 if((
TIMx
 !
TIM6
Ë&& (TIMx !
TIM7
))

311 
tmp¸1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

312 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

315 
TIMx
->
CR1
 = 
tmp¸1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

323 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

331 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

332 
	}
}

340 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

343 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFFFFFF;

344 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

345 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

347 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

348 
	}
}

360 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

363 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

366 
TIMx
->
PSC
 = 
PªsˇÀr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

369 
	}
}

383 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

385 
uöt16_t
 
tmp¸1
 = 0;

388 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

391 
tmp¸1
 = 
TIMx
->
CR1
;

394 
tmp¸1
 &(
uöt16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp¸1
 |
TIM_Cou¡îMode
;

400 
TIMx
->
CR1
 = 
tmp¸1
;

401 
	}
}

409 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Cou¡î
)

412 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou¡î
;

416 
	}
}

424 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Aut‹ñﬂd
)

427 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

431 
	}
}

438 
uöt32_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

441 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

455 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

471 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

474 i‡(
NewSèã
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

500 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

503 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

525 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

528 i‡(
NewSèã
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

552 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

575 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
uöt16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

595 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

598 i‡(
NewSèã
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
uöt16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

675 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

678 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

680 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

681 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

684 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

687 
tmpc˚r
 = 
TIMx
->
CCER
;

689 
tmp¸2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

701 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1P
;

703 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

706 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

708 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

710 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

711 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

712 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

713 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

716 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

718 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

720 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NE
;

723 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

725 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1
;

726 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS1N
;

728 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

730 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

733 
TIMx
->
CR2
 = 
tmp¸2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

742 
TIMx
->
CCER
 = 
tmpc˚r
;

743 
	}
}

754 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

756 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

759 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

761 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

762 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

765 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

768 
tmpc˚r
 = 
TIMx
->
CCER
;

770 
tmp¸2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

783 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2P
;

785 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

788 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

790 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

792 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

793 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

794 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

795 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

798 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

800 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

802 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NE
;

805 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

807 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2
;

808 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS2N
;

810 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

812 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

815 
TIMx
->
CR2
 = 
tmp¸2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

824 
TIMx
->
CCER
 = 
tmpc˚r
;

825 
	}
}

835 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

837 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

840 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

842 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

843 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

846 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

849 
tmpc˚r
 = 
TIMx
->
CCER
;

851 
tmp¸2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

863 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

865 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

868 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

870 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

872 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

873 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

874 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

875 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

878 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

880 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

882 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NE
;

885 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

887 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3
;

888 
tmp¸2
 &(
uöt16_t
)~
TIM_CR2_OIS3N
;

890 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

892 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

895 
TIMx
->
CR2
 = 
tmp¸2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

904 
TIMx
->
CCER
 = 
tmpc˚r
;

905 
	}
}

915 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

917 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

920 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

922 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

923 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

926 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

929 
tmpc˚r
 = 
TIMx
->
CCER
;

931 
tmp¸2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
uöt16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

944 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

946 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

949 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

951 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

953 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

955 
tmp¸2
 &=(
uöt16_t
Ë~
TIM_CR2_OIS4
;

957 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

960 
TIMx
->
CR2
 = 
tmp¸2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

969 
TIMx
->
CCER
 = 
tmpc˚r
;

970 
	}
}

978 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

981 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

982 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

983 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

984 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x00000000;

985 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

986 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

987 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

988 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

989 
	}
}

1014 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

1016 
uöt32_t
 
tmp
 = 0;

1017 
uöt16_t
 
tmp1
 = 0;

1020 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1022 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
uöt32_t
Ë
TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
uöt16_t
)
TIM_Ch™√l
;

1030 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

1032 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

1034 
tmp
 +(
TIM_Ch™√l
>>1);

1037 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
uöt32_t
 *Ë
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª1
)

1063 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com∑ª1
;

1067 
	}
}

1076 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª2
)

1079 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com∑ª2
;

1083 
	}
}

1091 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª3
)

1094 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com∑ª3
;

1098 
	}
}

1106 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
Com∑ª4
)

1109 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com∑ª4
;

1113 
	}
}

1124 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1126 
uöt16_t
 
tmpccmr1
 = 0;

1129 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1155 
uöt16_t
 
tmpccmr1
 = 0;

1158 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1183 
uöt16_t
 
tmpccmr2
 = 0;

1186 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1212 
uöt16_t
 
tmpccmr2
 = 0;

1215 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1240 
uöt16_t
 
tmpccmr1
 = 0;

1243 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1270 
uöt16_t
 
tmpccmr1
 = 0;

1273 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1299 
uöt16_t
 
tmpccmr2
 = 0;

1302 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1328 
uöt16_t
 
tmpccmr2
 = 0;

1331 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1357 
uöt16_t
 
tmpccmr1
 = 0;

1360 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa°
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1388 
uöt16_t
 
tmpccmr1
 = 0;

1391 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
uöt16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1418 
uöt16_t
 
tmpccmr2
 = 0;

1421 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa°
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1448 
uöt16_t
 
tmpccmr2
 = 0;

1451 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
uöt16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1478 
uöt16_t
 
tmpccmr1
 = 0;

1481 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCÀ¨
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1508 
uöt16_t
 
tmpccmr1
 = 0;

1511 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
uöt16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1537 
uöt16_t
 
tmpccmr2
 = 0;

1540 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCÀ¨
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1566 
uöt16_t
 
tmpccmr2
 = 0;

1569 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
uöt16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1595 
uöt16_t
 
tmpc˚r
 = 0;

1598 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1601 
tmpc˚r
 = 
TIMx
->
CCER
;

1604 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1608 
TIMx
->
CCER
 = 
tmpc˚r
;

1609 
	}
}

1620 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1622 
uöt16_t
 
tmpc˚r
 = 0;

1624 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1627 
tmpc˚r
 = 
TIMx
->
CCER
;

1630 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1634 
TIMx
->
CCER
 = 
tmpc˚r
;

1635 
	}
}

1647 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1649 
uöt16_t
 
tmpc˚r
 = 0;

1652 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1655 
tmpc˚r
 = 
TIMx
->
CCER
;

1658 
tmpc˚r
 &(
uöt16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpc˚r
;

1663 
	}
}

1674 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1676 
uöt16_t
 
tmpc˚r
 = 0;

1679 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1682 
tmpc˚r
 = 
TIMx
->
CCER
;

1685 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpc˚r
;

1690 
	}
}

1701 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1703 
uöt16_t
 
tmpc˚r
 = 0;

1706 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1709 
tmpc˚r
 = 
TIMx
->
CCER
;

1712 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3P
;

1713 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpc˚r
;

1717 
	}
}

1728 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1730 
uöt16_t
 
tmpc˚r
 = 0;

1733 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1736 
tmpc˚r
 = 
TIMx
->
CCER
;

1739 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpc˚r
;

1744 
	}
}

1755 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1757 
uöt16_t
 
tmpc˚r
 = 0;

1760 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1763 
tmpc˚r
 = 
TIMx
->
CCER
;

1766 
tmpc˚r
 &(
uöt16_t
)~
TIM_CCER_CC4P
;

1767 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpc˚r
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1788 
uöt16_t
 
tmp
 = 0;

1791 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1793 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Ch™√l
;

1798 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

1818 
uöt16_t
 
tmp
 = 0;

1821 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

1823 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Ch™√l
;

1828 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

1831 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

1832 
	}
}

1900 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1903 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

1905 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

1906 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

1907 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

1909 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

1912 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1913 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1914 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1916 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1918 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

1921 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1923 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1924 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1926 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1928 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

1931 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1933 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1934 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1936 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1941 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

1943 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

1944 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

1946 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

1948 
	}
}

1956 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1959 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

1960 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1961 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1962 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

1977 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1978 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

1981 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

1986 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

1990 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

1993 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

1995 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

1999 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

2001 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

2004 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2005 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2007 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2009 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2011 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2016 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

2017 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2019 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2021 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

2023 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

2025 
	}
}

2032 
uöt32_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2035 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
uöt32_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2050 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
uöt32_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2064 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
uöt32_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2078 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2098 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2123 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
uöt16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2147 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2171 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
uöt16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

2224 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

2226 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

2227 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

2228 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

2229 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

2230 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

2234 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

2235 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

2236 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

2237 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

2238 
	}
}

2246 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

2249 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

2250 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

2251 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

2252 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

2253 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

2254 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

2255 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

2256 
	}
}

2265 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2268 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2271 i‡(
NewSèã
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
uöt16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2293 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2296 i‡(
NewSèã
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2318 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2320 i‡(
NewSèã
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2375 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2379 i‡(
NewSèã
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

2413 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

2417 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

2418 
	}
}

2443 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2445 
ITSètus
 
bô°©us
 = 
RESET
;

2447 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2453 
bô°©us
 = 
SET
;

2457 
bô°©us
 = 
RESET
;

2459  
bô°©us
;

2460 
	}
}

2485 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2488 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2515 
ITSètus
 
bô°©us
 = 
RESET
;

2516 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2518 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2526 
bô°©us
 = 
SET
;

2530 
bô°©us
 = 
RESET
;

2532  
bô°©us
;

2533 
	}
}

2554 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2557 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

2594 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

2596 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2621 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

2623 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2625 i‡(
NewSèã
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour˚
;

2633 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

2635 
	}
}

2644 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2647 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2650 i‡(
NewSèã
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

2686 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2707 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2711 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

2714 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2715 
	}
}

2734 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

2735 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

2738 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

2740 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

2743 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

2745 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2749 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

2752 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

2754 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2775 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2777 
uöt16_t
 
tmpsm¸
 = 0;

2780 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2782 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2783 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2785 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2788 
tmpsm¸
 = 
TIMx
->
SMCR
;

2791 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

2797 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm¸
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm¸
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

2822 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

2825 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

2827 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

2828 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

2831 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

2894 
uöt16_t
 
tmpsm¸
 = 0;

2897 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

2901 
tmpsm¸
 = 
TIMx
->
SMCR
;

2904 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

2910 
TIMx
->
SMCR
 = 
tmpsm¸
;

2911 
	}
}

2935 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2938 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2942 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2945 
	}
}

2959 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2962 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2966 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2970 
	}
}

2982 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2985 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2989 
TIMx
->
SMCR
 &(
uöt16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2993 
	}
}

3012 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

3013 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

3015 
uöt16_t
 
tmpsm¸
 = 0;

3018 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

3020 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

3021 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

3023 
tmpsm¸
 = 
TIMx
->
SMCR
;

3026 
tmpsm¸
 &
SMCR_ETR_MASK
;

3029 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm¸
;

3033 
	}
}

3070 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

3071 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

3073 
uöt16_t
 
tmpsm¸
 = 0;

3074 
uöt16_t
 
tmpccmr1
 = 0;

3075 
uöt16_t
 
tmpc˚r
 = 0;

3078 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

3080 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

3081 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

3084 
tmpsm¸
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpc˚r
 = 
TIMx
->
CCER
;

3093 
tmpsm¸
 &(
uöt16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm¸
 |
TIM_EncodîMode
;

3097 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpc˚r
 &((
uöt16_t
)~
TIM_CCER_CC1P
Ë& ((uöt16_t)~
TIM_CCER_CC2P
);

3102 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm¸
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpc˚r
;

3112 
	}
}

3122 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

3125 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

3128 i‡(
NewSèã
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
uöt16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_Rem≠C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Rem≠
)

3176 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as£π_∑øm
(
	`IS_TIM_REMAP
(
TIM_Rem≠
));

3180 
TIMx
->
OR
 = 
TIM_Rem≠
;

3181 
	}
}

3204 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3205 
uöt16_t
 
TIM_ICFûãr
)

3207 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

3210 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpc˚r
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3219 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpc˚r
;

3225 
	}
}

3245 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3246 
uöt16_t
 
TIM_ICFûãr
)

3248 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpc˚r
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

3257 
tmpccmr1
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3259 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3262 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpc˚r
;

3268 
	}
}

3287 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3288 
uöt16_t
 
TIM_ICFûãr
)

3290 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpc˚r
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

3299 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC1S
Ë& ((uöt16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

3303 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpc˚r
;

3309 
	}
}

3328 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

3329 
uöt16_t
 
TIM_ICFûãr
)

3331 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
uöt16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpc˚r
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

3340 
tmpccmr2
 &((
uöt16_t
)~
TIM_CCMR1_CC2S
Ë& ((uöt16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

3342 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

3345 
tmpc˚r
 &(
uöt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpc˚r
 ;

3351 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c

92 
	~"°m32f4xx_ußπ.h
"

93 
	~"°m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

109 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

110 
	gUSART_CR1_RE
))

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

114 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

117 
	#CR3_CLEAR_MASK
 ((
uöt16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
uöt16_t
)0x001F)

	)

187 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

190 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i‡(
USARTx
 =
USART1
)

194 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

195 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

197 i‡(
USARTx
 =
USART2
)

199 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

202 i‡(
USARTx
 =
USART3
)

204 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

205 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

207 i‡(
USARTx
 =
UART4
)

209 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

210 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

212 i‡(
USARTx
 =
UART5
)

214 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

215 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

217 i‡(
USARTx
 =
USART6
)

219 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
ENABLE
);

220 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART6
, 
DISABLE
);

222 i‡(
USARTx
 =
UART7
)

224 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
ENABLE
);

225 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART7
, 
DISABLE
);

229 i‡(
USARTx
 =
UART8
)

231 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
ENABLE
);

232 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

248 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

249 
uöt32_t
 
öãgîdividî
 = 0x00;

250 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

251 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

254 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

256 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

257 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

258 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

259 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

260 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

263 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

265 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tm¥eg
 = 
USARTx
->
CR2
;

272 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
USART_CR2_STOP
);

276 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

279 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

282 
tm¥eg
 = 
USARTx
->
CR1
;

285 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR1_CLEAR_MASK
);

291 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

292 
USART_InôSåu˘
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

298 
tm¥eg
 = 
USARTx
->
CR3
;

301 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR3_CLEAR_MASK
);

305 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

308 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

312 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

314 i‡((
USARTx
 =
USART1
Ë|| (USARTx =
USART6
))

316 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

320 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

324 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

332 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

334 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

337 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

340 i‡((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

346 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

350 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

351 
	}
}

359 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

362 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

363 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

364 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

365 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

366 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

368 
	}
}

379 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

381 
uöt32_t
 
tm¥eg
 = 0x00;

383 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

385 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

386 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

387 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

390 
tm¥eg
 = 
USARTx
->
CR2
;

392 
tm¥eg
 &(
uöt32_t
)~((uöt32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

399 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

401 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

402 
	}
}

410 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

413 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

414 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

417 
	}
}

427 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

430 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

433 i‡(
NewSèã
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

462 
	}
}

474 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

477 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

480 i‡(
NewSèã
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

503 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

506 i‡(
NewSèã
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

560 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

564 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

565 
	}
}

573 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

576 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

628 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

632 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addªss
;

635 
	}
}

645 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

651 i‡(
NewSèã
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

675 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

744 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

747 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

762 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

765 i‡(
NewSèã
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

786 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

839 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

842 i‡(
NewSèã
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

923 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

929 
	}
}

939 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

942 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

944 i‡(
NewSèã
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

967 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

969 i‡(
NewSèã
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

1038 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1056 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1059 i‡(
NewSèã
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
uöt16_t
)~((uöt16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1102 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1233 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

1234 
uöt32_t
 
ußπxba£
 = 0x00;

1236 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1241 i‡(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
ußπxba£
 = (
uöt32_t
)
USARTx
;

1249 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1252 
ôpos
 = 
USART_IT
 & 
IT_MASK
;

1253 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

1255 i‡(
ußπªg
 == 0x01)

1257 
ußπxba£
 += 0x0C;

1259 i‡(
ußπªg
 == 0x02)

1261 
ußπxba£
 += 0x10;

1265 
ußπxba£
 += 0x14;

1267 i‡(
NewSèã
 !
DISABLE
)

1269 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

1273 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

1275 
	}
}

1295 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1297 
FœgSètus
 
bô°©us
 = 
RESET
;

1299 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

1310 
bô°©us
 = 
SET
;

1314 
bô°©us
 = 
RESET
;

1316  
bô°©us
;

1317 
	}
}

1344 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

1347 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1380 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

1381 
ITSètus
 
bô°©us
 = 
RESET
;

1383 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i‡(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

1395 
ômask
 = 
USART_IT
 & 
IT_MASK
;

1396 
ômask
 = (
uöt32_t
)0x01 << itmask;

1398 i‡(
ußπªg
 == 0x01)

1400 
ômask
 &
USARTx
->
CR1
;

1402 i‡(
ußπªg
 == 0x02)

1404 
ômask
 &
USARTx
->
CR2
;

1408 
ômask
 &
USARTx
->
CR3
;

1411 
bôpos
 = 
USART_IT
 >> 0x08;

1412 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

1413 
bôpos
 &
USARTx
->
SR
;

1414 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1416 
bô°©us
 = 
SET
;

1420 
bô°©us
 = 
RESET
;

1423  
bô°©us
;

1424 
	}
}

1452 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1454 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1456 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i‡(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as£π_∑øm
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bôpos
 = 
USART_IT
 >> 0x08;

1466 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1467 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1468 
	}
}

	@CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c

84 
	~"°m32f4xx_wwdg.h
"

85 
	~"°m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BôNumbî
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32Ë+ (
EWI_BôNumbî
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
uöt32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
uöt32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
uöt8_t
)0x7F)

	)

138 
	$WWDG_DeInô
()

140 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
)

156 
uöt32_t
 
tm¥eg
 = 0;

158 
	`as£π_∑øm
(
	`IS_WWDG_PRESCALER
(
WWDG_PªsˇÀr
));

160 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tm¥eg
 |
WWDG_PªsˇÀr
;

164 
WWDG
->
CFR
 = 
tm¥eg
;

165 
	}
}

173 
	$WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
)

175 
__IO
 
uöt32_t
 
tm¥eg
 = 0;

178 
	`as£π_∑øm
(
	`IS_WWDG_WINDOW_VALUE
(
WödowVÆue
));

181 
tm¥eg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tm¥eg
 |
WödowVÆue
 & (
uöt32_t
Ë
BIT_MASK
;

187 
WWDG
->
CFR
 = 
tm¥eg
;

188 
	}
}

196 
	$WWDG_E«bÀIT
()

198 *(
__IO
 
uöt32_t
 *Ë
CFR_EWI_BB
 = (uöt32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
)

211 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

214 
WWDG
->
CR
 = 
Cou¡î
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
)

242 
	`as£π_∑øm
(
	`IS_WWDG_COUNTER
(
Cou¡î
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou¡î
;

244 
	}
}

266 
FœgSètus
 
	$WWDG_GëFœgSètus
()

268 
FœgSètus
 
bô°©us
 = 
RESET
;

270 i‡((
WWDG
->
SR
Ë!(
uöt32_t
)
RESET
)

272 
bô°©us
 = 
SET
;

276 
bô°©us
 = 
RESET
;

278  
bô°©us
;

279 
	}
}

286 
	$WWDG_CÀ¨Fœg
()

288 
WWDG
->
SR
 = (
uöt32_t
)
RESET
;

289 
	}
}

	@CORTEX_M4F_STM32F4/ParTest.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"∑πe°.h
"

78 
	~"ür_°m32f407zg_sk.h
"

81 
	#∑π°MAX_LEDS
 4

	)

83 c⁄° 
Led_Ty≥Def
 
	gxLEDs
[ 
∑π°MAX_LEDS
 ] = { 
LED1
, 
LED2
, 
LED3
, 
LED4
 };

87 
	$vP¨Te°Inôüli£
( )

90 
	`STM_EVAL_LEDInô
–
LED1
 );

91 
	`STM_EVAL_LEDInô
–
LED2
 );

92 
	`STM_EVAL_LEDInô
–
LED3
 );

93 
	`STM_EVAL_LEDInô
–
LED4
 );

94 
	}
}

97 
	$vP¨Te°SëLED
–
ulLED
, sig√d 
p‹tBASE_TYPE
 
xVÆue
 )

99 if–
ulLED
 < 
∑π°MAX_LEDS
 )

101 if–
xVÆue
 =
pdTRUE
 )

103 
	`STM_EVAL_LEDOn
–
xLEDs
[ 
ulLED
 ] );

107 
	`STM_EVAL_LEDOff
–
xLEDs
[ 
ulLED
 ] );

110 
	}
}

113 
	$vP¨Te°ToggÀLED
–
ulLED
 )

115 if–
ulLED
 < 
∑π°MAX_LEDS
 )

117 
	`èskENTER_CRITICAL
();

119 
	`STM_EVAL_LEDToggÀ
–
xLEDs
[ 
ulLED
 ] );

121 
	`èskEXIT_CRITICAL
();

123 
	}
}

	@CORTEX_M4F_STM32F4/board/arm_comm.h

12 
	~<öåösics.h
>

14 #i‚de‡
__ARM_COMM_DEF_H


15 
	#__ARM_COMM_DEF_H


	)

17 
	#MHZ
 *1000000l

	)

18 
	#KHZ
 *1000l

	)

19 
	#HZ
 *1l

	)

21 #i‚de‡
FALSE


22 
	#FALSE
 (1 =0)

	)

25 #i‚de‡
TRUE


26 
	#TRUE
 (1 =1)

	)

29 #i‚de‡
NULL


30 
	#NULL
 ((*)0)

	)

33 
	tFlo64
;

34 * 
	tpFlo64
;

35 
	tFlo32
;

36 * 
	tpFlo32
;

37 sig√d 
	tI¡64S
;

38 sig√d * 
	tpI¡64S
;

39 
	tI¡64U
;

40 * 
	tpI¡64U
;

41 sig√d 
	tI¡32S
;

42 sig√d * 
	tpI¡32S
;

43 
	tI¡32U
;

44 * 
	tpI¡32U
;

45 sig√d 
	tI¡16S
;

46 sig√d * 
	tpI¡16S
;

47 
	tI¡16U
;

48 * 
	tpI¡16U
;

49 sig√d 
	tI¡8S
;

50 sig√d * 
	tpI¡8S
;

51 
	tI¡8U
;

52 * 
	tpI¡8U
;

53 
	tBoﬁón
;

54 * 
	tpBoﬁón
;

56 
	#MAX
(
a
, 
b
Ë((◊Ë> (b)Ë? (aË: (b))

	)

57 
	#MIN
(
a
, 
b
Ë((◊Ë< (b)Ë? (aË: (b))

	)

58 
	#_2BL
(
a
Ë(
I¡8U
)◊),(I¡8U)◊>>8)

	)

59 
	#_2BB
(
a
Ë(
I¡8U
)◊>>8),(I¡8U)◊),

	)

60 
	#_3BL
(
a
Ë(
I¡8U
)◊),(I¡8U)◊>>8),(I¡8U)◊>>16)

	)

61 
	#_3BB
(
a
Ë(
I¡8U
)◊>>16),(I¡8U)◊>>8),(I¡8U)◊)

	)

62 
	#_4BL
(
a
Ë(
I¡8U
)◊),(I¡8U)◊>>8),(I¡8U)◊>>16),(I¡8U)◊>>24)

	)

63 
	#_4BB
(
a
Ë(
I¡8U
)◊>>24),(I¡8U)◊>>16),(I¡8U)◊>>8),(I¡8U)◊)

	)

65 * (*
	tCommU£rF≤t_t
)(*);

66 (*
	tVoidF≤t_t
)();

70 #i‡
__CORE__
 < 7

71 
ölöe
 
__¨m
 
I¡32U
 
	$AtomicExch™ge
 (
I¡32U
 
Sèã
, 
pI¡32U
 
Fœg
)

73 
	`asm
("swpÑ0,Ñ0, [r1]");

74 (
Sèã
);

75 
	}
}

77 
	#IRQ_FLAG
 0x80

	)

78 
	#FIQ_FLAG
 0x40

	)

80 
ölöe
 
__¨m
 
I¡32U
 
	$E¡rCrôSe˘i⁄
()

82 
tmp
;

83 
tmp
 = 
	`__gë_CPSR
();

84 
	`__£t_CPSR
(
tmp
 | 
IRQ_FLAG
);

85 (
tmp
);

86 
	}
}

88 
ölöe
 
__¨m
 
	$ExtCrôSe˘i⁄
(
I¡32U
 
Save
)

90 
tmp
;

91 
tmp
 = 
	`__gë_CPSR
();

92 
	`__£t_CPSR
(
tmp
 & (
Save
 | ~
IRQ_FLAG
));

93 
	}
}

95 
ölöe
 
__¨m
 
I¡32U
 
	$E¡rCrôSe˘i⁄Fiq
()

97 
tmp
;

98 
tmp
 = 
	`__gë_CPSR
();

99 
	`__£t_CPSR
(
tmp
 | (
IRQ_FLAG
 | 
FIQ_FLAG
));

100 (
tmp
);

101 
	}
}

103 
ölöe
 
__¨m
 
	$ExtCrôSe˘i⁄Fiq
(
I¡32U
 
Save
)

105 
tmp
;

106 
tmp
 = 
	`__gë_CPSR
();

107 
	`__£t_CPSR
(
tmp
 & (
Save
 | ~(
IRQ_FLAG
 | 
FIQ_FLAG
)));

108 
	}
}

110 
	#ENTR_CRT_SECTION
(
Save
ËSavê
	`E¡rCrôSe˘i⁄
()

	)

111 
	#EXT_CRT_SECTION
(
Save
Ë
	`ExtCrôSe˘i⁄
(Save)

	)

113 
	#ENTR_CRT_SECTION_F
(
Save
ËSavê
	`E¡rCrôSe˘i⁄Fiq
()

	)

114 
	#EXT_CRT_SECTION_F
(
Save
Ë
	`ExtCrôSe˘i⁄Fiq
(Save)

	)

116 #ñi‡ ((
__CORE__
 =
__ARM6M__
Ë|| (__CORE__ =
__ARM6SM__
Ë|| (__CORE__ =
__ARM7M__
Ë|| (__CORE__ =
__ARM7EM__
))

118 
I¡32U
 
CrôiˇlSecC¡r
;

120 
ölöe
 
	$E¡rCrôSe˘i⁄
()

122 if(
CrôiˇlSecC¡r
 == 0)

124 
	`asm
("CPSID i");

127 ++
CrôiˇlSecC¡r
;

128 
	}
}

130 
ölöe
 
	$ExtCrôSe˘i⁄
()

132 if(--
CrôiˇlSecC¡r
 == 0)

134 
	`asm
("CPSIE i");

136 
	}
}

138 
ölöe
 
I¡32U
 
	$AtomicExch™ge
 (
I¡32U
 
Sèã
, 
pI¡32U
 
Fœg
)

140 
I¡32U
 
Hﬁd
;

141 
	`E¡rCrôSe˘i⁄
();

142 
Hﬁd
 = *
Fœg
;

143 *
Fœg
 = 
Sèã
;

144 
	`ExtCrôSe˘i⁄
();

145 (
Hﬁd
);

146 
	}
}

148 
	#ENTR_CRT_SECTION
(Ë
	`E¡rCrôSe˘i⁄
()

	)

149 
	#EXT_CRT_SECTION
(Ë
	`ExtCrôSe˘i⁄
()

	)

152 
	#L⁄gToBö
(
n
Ë((“ >> 21Ë& 0x80Ë| \

	)

153 ((
	gn
 >> 18) & 0x40) | \

154 ((
	gn
 >> 15) & 0x20) | \

155 ((
	gn
 >> 12) & 0x10) | \

156 ((
	gn
 >> 9) & 0x08) | \

157 ((
	gn
 >> 6) & 0x04) | \

158 ((
	gn
 >> 3) & 0x02) | \

159 ((
	gn
 ) & 0x01))

161 
	#__BIN
(
n
Ë
	`L⁄gToBö
(0x##n##
l
)

	)

163 
	#BIN8
(
n
Ë
	`__BIN
“)

	)

164 
	#BIN
(
n
Ë
	`__BIN
“)

	)

165 
	#BIN16
(
b1
,
b2
Ë(–
	`__BIN
(b1Ë<< 8ULË+ \

	)

166 
	$__BIN
(
b2
))

167 
	#BIN32
(
b1
,
b2
,
b3
,
b4
Ë((((
I¡32U
)
	`__BIN
(b1)Ë<< 24ULË+ \

	)

168 (((
I¡32U
)
	`__BIN
(
b2
)) << 16UL) + \

169 (((
I¡32U
)
	`__BIN
(
b3
)) << 8UL) + \

170 (
I¡32U
)
	$__BIN
(
b4
))

	@CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c

3 
	~"ür_°m32f407zg_sk.h
"

8 
GPIO_Ty≥Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED1_GPIO_PORT
, 
LED2_GPIO_PORT
, 
LED3_GPIO_PORT
,

9 
LED4_GPIO_PORT
};

10 c⁄° 
uöt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED1_PIN
, 
LED2_PIN
, 
LED3_PIN
,

11 
LED4_PIN
};

12 c⁄° 
uöt32_t
 
	gGPIO_CLK
[
LEDn
] = {
LED1_GPIO_CLK
, 
LED2_GPIO_CLK
, 
LED3_GPIO_CLK
,

13 
LED4_GPIO_CLK
};

15 
GPIO_Ty≥Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
WAKEUP_BUTTON_GPIO_PORT
, 
TAMPER_BUTTON_GPIO_PORT
,

16 
USER_BUTTON_GPIO_PORT
,
RIGHT_BUTTON_GPIO_PORT
, 
LEFT_BUTTON_GPIO_PORT
,

17 
UP_BUTTON_GPIO_PORT
,
DOWN_BUTTON_GPIO_PORT
, 
SEL_BUTTON_GPIO_PORT
};

19 c⁄° 
uöt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
WAKEUP_BUTTON_PIN
, 
TAMPER_BUTTON_PIN
,

20 
USER_BUTTON_PIN
,
RIGHT_BUTTON_PIN
, 
LEFT_BUTTON_PIN
,

21 
UP_BUTTON_PIN
,
DOWN_BUTTON_PIN
, 
SEL_BUTTON_PIN
};

23 c⁄° 
uöt32_t
 
	gBUTTON_CLK
[
BUTTONn
] = {
WAKEUP_BUTTON_GPIO_CLK
, 
TAMPER_BUTTON_GPIO_CLK
,

24 
USER_BUTTON_GPIO_CLK
,
RIGHT_BUTTON_GPIO_CLK
, 
LEFT_BUTTON_GPIO_CLK
,

25 
UP_BUTTON_GPIO_CLK
,
DOWN_BUTTON_GPIO_CLK
, 
SEL_BUTTON_GPIO_CLK
};

27 c⁄° 
uöt16_t
 
	gBUTTON_EXTI_LINE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_LINE
,

28 
TAMPER_BUTTON_EXTI_LINE
,

29 
USER_BUTTON_EXTI_LINE
,

30 
RIGHT_BUTTON_EXTI_LINE
,

31 
LEFT_BUTTON_EXTI_LINE
,

32 
UP_BUTTON_EXTI_LINE
,

33 
DOWN_BUTTON_EXTI_LINE
,

34 
SEL_BUTTON_EXTI_LINE
};

36 c⁄° 
uöt16_t
 
	gBUTTON_PORT_SOURCE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_PORT_SOURCE
,

37 
TAMPER_BUTTON_EXTI_PORT_SOURCE
,

38 
USER_BUTTON_EXTI_PORT_SOURCE
,

39 
RIGHT_BUTTON_EXTI_PORT_SOURCE
,

40 
LEFT_BUTTON_EXTI_PORT_SOURCE
,

41 
UP_BUTTON_EXTI_PORT_SOURCE
,

42 
DOWN_BUTTON_EXTI_PORT_SOURCE
,

43 
SEL_BUTTON_EXTI_PORT_SOURCE
};

45 c⁄° 
uöt16_t
 
	gBUTTON_PIN_SOURCE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_PIN_SOURCE
,

46 
TAMPER_BUTTON_EXTI_PIN_SOURCE
,

47 
USER_BUTTON_EXTI_PIN_SOURCE
,

48 
RIGHT_BUTTON_EXTI_PIN_SOURCE
,

49 
LEFT_BUTTON_EXTI_PIN_SOURCE
,

50 
UP_BUTTON_EXTI_PIN_SOURCE
,

51 
DOWN_BUTTON_EXTI_PIN_SOURCE
,

52 
SEL_BUTTON_EXTI_PIN_SOURCE
};

53 c⁄° 
uöt16_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_IRQn
, 
TAMPER_BUTTON_EXTI_IRQn
,

54 
USER_BUTTON_EXTI_IRQn
,
RIGHT_BUTTON_EXTI_IRQn
,

55 
LEFT_BUTTON_EXTI_IRQn
, 
UP_BUTTON_EXTI_IRQn
,

56 
DOWN_BUTTON_EXTI_IRQn
, 
SEL_BUTTON_EXTI_IRQn
};

58 
USART_Ty≥Def
* 
	gCOM_USART
[
COMn
] = {
EVAL_COM1
,
EVAL_COM2
};

60 
GPIO_Ty≥Def
* 
	gCOM_TX_PORT
[
COMn
] = {
EVAL_COM1_TX_GPIO_PORT
, 
EVAL_COM2_TX_GPIO_PORT
};

62 
GPIO_Ty≥Def
* 
	gCOM_RX_PORT
[
COMn
] = {
EVAL_COM1_RX_GPIO_PORT
,
EVAL_COM2_RX_GPIO_PORT
};

64 c⁄° 
uöt32_t
 
	gCOM_USART_CLK
[
COMn
] = {
EVAL_COM1_CLK
,
EVAL_COM2_CLK
};

66 c⁄° 
uöt32_t
 
	gCOM_TX_PORT_CLK
[
COMn
] = {
EVAL_COM1_TX_GPIO_CLK
,
EVAL_COM2_TX_GPIO_CLK
};

68 c⁄° 
uöt32_t
 
	gCOM_RX_PORT_CLK
[
COMn
] = {
EVAL_COM1_RX_GPIO_CLK
, 
EVAL_COM2_RX_GPIO_CLK
};

70 c⁄° 
uöt16_t
 
	gCOM_TX_PIN
[
COMn
] = {
EVAL_COM1_TX_PIN
, 
EVAL_COM2_TX_PIN
};

72 c⁄° 
uöt16_t
 
	gCOM_RX_PIN
[
COMn
] = {
EVAL_COM1_RX_PIN
, 
EVAL_COM2_RX_PIN
};

74 c⁄° 
uöt16_t
 
	gCOM_TX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_TX_SOURCE
, 
EVAL_COM2_TX_SOURCE
};

76 c⁄° 
uöt16_t
 
	gCOM_RX_PIN_SOURCE
[
COMn
] = {
EVAL_COM1_RX_SOURCE
, EVAL_COM1_RX_SOURCE};

78 c⁄° 
uöt16_t
 
	gCOM_TX_AF
[
COMn
] = {
EVAL_COM1_TX_AF
, 
EVAL_COM2_TX_AF
};

80 c⁄° 
uöt16_t
 
	gCOM_RX_AF
[
COMn
] = {
EVAL_COM1_RX_AF
, 
EVAL_COM2_RX_AF
};

82 
NVIC_InôTy≥Def
 
	gNVIC_InôSåu˘uª
;

87 
	$STM_EVAL_GPIORe£t
()

89 
	`GPIO_DeInô
(
GPIOA
);

90 
	`GPIO_DeInô
(
GPIOB
);

91 
	`GPIO_DeInô
(
GPIOC
);

92 
	`GPIO_DeInô
(
GPIOD
);

93 
	`GPIO_DeInô
(
GPIOE
);

94 
	`GPIO_DeInô
(
GPIOF
);

95 
	`GPIO_DeInô
(
GPIOG
);

96 
	`GPIO_DeInô
(
GPIOH
);

97 
	`GPIO_DeInô
(
GPIOI
);

98 
	}
}

109 
	$STM_EVAL_LEDInô
(
Led_Ty≥Def
 
Led
)

111 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

114 
	`RCC_AHB1PîùhClockCmd
(
GPIO_CLK
[
Led
], 
ENABLE
);

118 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_PIN
[
Led
];

119 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

120 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

121 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

122 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

123 
	`GPIO_Inô
(
GPIO_PORT
[
Led
], &
GPIO_InôSåu˘uª
);

124 
	}
}

136 
	$STM_EVAL_LEDOn
(
Led_Ty≥Def
 
Led
)

138 
GPIO_PORT
[
Led
]->
BSRRL
 = 
GPIO_PIN
[Led];

139 
	}
}

151 
	$STM_EVAL_LEDOff
(
Led_Ty≥Def
 
Led
)

153 
GPIO_PORT
[
Led
]->
BSRRH
 = 
GPIO_PIN
[Led];

154 
	}
}

166 
	$STM_EVAL_LEDToggÀ
(
Led_Ty≥Def
 
Led
)

168 
GPIO_PORT
[
Led
]->
ODR
 ^
GPIO_PIN
[Led];

169 
	}
}

190 
	$STM_EVAL_PBInô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄_Mode
)

192 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

193 
EXTI_InôTy≥Def
 
EXTI_InôSåu˘uª
;

194 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

198 
	`RCC_AHB1PîùhClockCmd
(
BUTTON_CLK
[
Buâ⁄
], 
ENABLE
);

199 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

202 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

203 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

204 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
BUTTON_PIN
[
Buâ⁄
];

205 
	`GPIO_Inô
(
BUTTON_PORT
[
Buâ⁄
], &
GPIO_InôSåu˘uª
);

208 i‡(
Buâ⁄_Mode
 =
BUTTON_MODE_EXTI
)

211 
	`SYSCFG_EXTILöeC⁄fig
(
BUTTON_PORT_SOURCE
[
Buâ⁄
], 
BUTTON_PIN_SOURCE
[Button]);

214 
EXTI_InôSåu˘uª
.
EXTI_Löe
 = 
BUTTON_EXTI_LINE
[
Buâ⁄
];

215 
EXTI_InôSåu˘uª
.
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

217 if(
Buâ⁄
 !
BUTTON_WAKEUP
)

219 
EXTI_InôSåu˘uª
.
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

223 
EXTI_InôSåu˘uª
.
EXTI_Triggî
 = 
EXTI_Triggî_Risög
;

225 
EXTI_InôSåu˘uª
.
EXTI_LöeCmd
 = 
ENABLE
;

226 
	`EXTI_Inô
(&
EXTI_InôSåu˘uª
);

229 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
BUTTON_IRQn
[
Buâ⁄
];

230 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 0x0F;

231 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0x0F;

232 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

234 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

236 
	}
}

252 
uöt32_t
 
	$STM_EVAL_PBGëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
)

254  
	`GPIO_RódI≈utD©aBô
(
BUTTON_PORT
[
Buâ⁄
], 
BUTTON_PIN
[Button]);

255 
	}
}

268 
	$STM_EVAL_COMInô
(
COM_Ty≥Def
 
COM
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

270 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

273 
	`RCC_AHB1PîùhClockCmd
(
COM_TX_PORT_CLK
[
COM
] | 
COM_RX_PORT_CLK
[COM], 
ENABLE
);

275 i‡(
COM
 =
COM1
)

278 
	`RCC_APB2PîùhClockCmd
(
COM_USART_CLK
[
COM
], 
ENABLE
);

282 
	`GPIO_PöAFC⁄fig
(
COM_TX_PORT
[
COM
], 
COM_TX_PIN_SOURCE
[COM], 
COM_TX_AF
[COM]);

285 
	`GPIO_PöAFC⁄fig
(
COM_RX_PORT
[
COM
], 
COM_RX_PIN_SOURCE
[COM], 
COM_RX_AF
[COM]);

288 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

289 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

290 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

292 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
COM_TX_PIN
[
COM
];

293 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

294 
	`GPIO_Inô
(
COM_TX_PORT
[
COM
], &
GPIO_InôSåu˘uª
);

297 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

298 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
COM_RX_PIN
[
COM
];

299 
	`GPIO_Inô
(
COM_RX_PORT
[
COM
], &
GPIO_InôSåu˘uª
);

302 
	`USART_Inô
(
COM_USART
[
COM
], 
USART_InôSåu˘
);

305 
	`USART_Cmd
(
COM_USART
[
COM
], 
ENABLE
);

306 
	}
}

	@CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h

20 #i‚de‡
__IAR_STM32F407ZG_SK_H


21 
	#__IAR_STM32F407ZG_SK_H


	)

23 #ifde‡
__˝lu•lus


28 
	~"°m32f4xx.h
"

32 
LED1
 = 0,

33 
LED2
 = 1,

34 
LED3
 = 2,

35 
LED4
 = 3

36 } 
	tLed_Ty≥Def
;

40 
BUTTON_WAKEUP
 = 0,

41 
BUTTON_TAMPER
 = 1,

42 
BUTTON_USER
 = 2,

43 
BUTTON_RIGHT
 = 3,

44 
BUTTON_LEFT
 = 4,

45 
BUTTON_UP
 = 5,

46 
BUTTON_DOWN
 = 6,

47 
BUTTON_SEL
 = 7

48 } 
	tBuâ⁄_Ty≥Def
;

52 
BUTTON_MODE_GPIO
 = 0,

53 
BUTTON_MODE_EXTI
 = 1

54 } 
	tBuâ⁄Mode_Ty≥Def
;

58 
COM1
 = 0,

59 
COM2
 = 1

60 } 
	tCOM_Ty≥Def
;

62 
	#LEDn
 4

	)

64 
	#LED1_PIN
 
GPIO_Pö_6


	)

65 
	#LED1_GPIO_PORT
 
GPIOF


	)

66 
	#LED1_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

68 
	#LED2_PIN
 
GPIO_Pö_7


	)

69 
	#LED2_GPIO_PORT
 
GPIOF


	)

70 
	#LED2_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

72 
	#LED3_PIN
 
GPIO_Pö_8


	)

73 
	#LED3_GPIO_PORT
 
GPIOF


	)

74 
	#LED3_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

76 
	#LED4_PIN
 
GPIO_Pö_9


	)

77 
	#LED4_GPIO_PORT
 
GPIOF


	)

78 
	#LED4_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

87 
	#BUTTONn
 8

	)

92 
	#WAKEUP_BUTTON_PIN
 
GPIO_Pö_0


	)

93 
	#WAKEUP_BUTTON_GPIO_PORT
 
GPIOA


	)

94 
	#WAKEUP_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

95 
	#WAKEUP_BUTTON_EXTI_LINE
 
EXTI_Löe0


	)

96 
	#WAKEUP_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOA


	)

97 
	#WAKEUP_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚0


	)

98 
	#WAKEUP_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

103 
	#TAMPER_BUTTON_PIN
 
GPIO_Pö_13


	)

104 
	#TAMPER_BUTTON_GPIO_PORT
 
GPIOC


	)

105 
	#TAMPER_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

106 
	#TAMPER_BUTTON_EXTI_LINE
 
EXTI_Löe13


	)

107 
	#TAMPER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOC


	)

108 
	#TAMPER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚13


	)

109 
	#TAMPER_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

114 
	#USER_BUTTON_PIN
 
GPIO_Pö_6


	)

115 
	#USER_BUTTON_GPIO_PORT
 
GPIOG


	)

116 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

117 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Löe6


	)

118 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOG


	)

119 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚6


	)

120 
	#USER_BUTTON_EXTI_IRQn
 
EXTI9_5_IRQn


	)

124 
	#RIGHT_BUTTON_PIN
 
GPIO_Pö_3


	)

125 
	#RIGHT_BUTTON_GPIO_PORT
 
GPIOC


	)

126 
	#RIGHT_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

127 
	#RIGHT_BUTTON_EXTI_LINE
 
EXTI_Löe3


	)

128 
	#RIGHT_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOC


	)

129 
	#RIGHT_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚3


	)

130 
	#RIGHT_BUTTON_EXTI_IRQn
 
EXTI3_IRQn


	)

134 
	#LEFT_BUTTON_PIN
 
GPIO_Pö_11


	)

135 
	#LEFT_BUTTON_GPIO_PORT
 
GPIOG


	)

136 
	#LEFT_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

137 
	#LEFT_BUTTON_EXTI_LINE
 
EXTI_Löe11


	)

138 
	#LEFT_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOG


	)

139 
	#LEFT_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚11


	)

140 
	#LEFT_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

144 
	#UP_BUTTON_PIN
 
GPIO_Pö_7


	)

145 
	#UP_BUTTON_GPIO_PORT
 
GPIOG


	)

146 
	#UP_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

147 
	#UP_BUTTON_EXTI_LINE
 
EXTI_Löe7


	)

148 
	#UP_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOG


	)

149 
	#UP_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚7


	)

150 
	#UP_BUTTON_EXTI_IRQn
 
EXTI9_5_IRQn


	)

154 
	#DOWN_BUTTON_PIN
 
GPIO_Pö_8


	)

155 
	#DOWN_BUTTON_GPIO_PORT
 
GPIOG


	)

156 
	#DOWN_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

157 
	#DOWN_BUTTON_EXTI_LINE
 
EXTI_Löe8


	)

158 
	#DOWN_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOG


	)

159 
	#DOWN_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚8


	)

160 
	#DOWN_BUTTON_EXTI_IRQn
 
EXTI9_5_IRQn


	)

164 
	#SEL_BUTTON_PIN
 
GPIO_Pö_15


	)

165 
	#SEL_BUTTON_GPIO_PORT
 
GPIOG


	)

166 
	#SEL_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

167 
	#SEL_BUTTON_EXTI_LINE
 
EXTI_Löe15


	)

168 
	#SEL_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOG


	)

169 
	#SEL_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚15


	)

170 
	#SEL_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

180 
	#COMn
 2

	)

185 
	#EVAL_COM1
 
USART6


	)

186 
	#EVAL_COM1_CLK
 
RCC_APB2Pîùh_USART6


	)

187 
	#EVAL_COM1_TX_PIN
 
GPIO_Pö_6


	)

188 
	#EVAL_COM1_TX_GPIO_PORT
 
GPIOC


	)

189 
	#EVAL_COM1_TX_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

190 
	#EVAL_COM1_TX_SOURCE
 
GPIO_PöSour˚6


	)

191 
	#EVAL_COM1_TX_AF
 
GPIO_AF_USART6


	)

192 
	#EVAL_COM1_RX_PIN
 
GPIO_Pö_9


	)

193 
	#EVAL_COM1_RX_GPIO_PORT
 
GPIOG


	)

194 
	#EVAL_COM1_RX_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

195 
	#EVAL_COM1_RX_SOURCE
 
GPIO_PöSour˚9


	)

196 
	#EVAL_COM1_RX_AF
 
GPIO_AF_USART6


	)

197 
	#EVAL_COM1_IRQn
 
USART6_IRQn


	)

202 
	#EVAL_COM2
 
USART3


	)

203 
	#EVAL_COM2_CLK
 
RCC_APB1Pîùh_USART3


	)

204 
	#EVAL_COM2_TX_PIN
 
GPIO_Pö_8


	)

205 
	#EVAL_COM2_TX_GPIO_PORT
 
GPIOD


	)

206 
	#EVAL_COM2_TX_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

207 
	#EVAL_COM2_TX_SOURCE
 
GPIO_PöSour˚8


	)

208 
	#EVAL_COM2_TX_AF
 
GPIO_AF_USART3


	)

209 
	#EVAL_COM2_RX_PIN
 
GPIO_Pö_9


	)

210 
	#EVAL_COM2_RX_GPIO_PORT
 
GPIOD


	)

211 
	#EVAL_COM2_RX_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

212 
	#EVAL_COM2_RX_SOURCE
 
GPIO_PöSour˚9


	)

213 
	#EVAL_COM2_RX_AF
 
GPIO_AF_USART3


	)

214 
	#EVAL_COM2_RTS_PIN
 
GPIO_Pö_12


	)

215 
	#EVAL_COM2_RTS_GPIO_PORT
 
GPIOD


	)

216 
	#EVAL_COM2_RTS_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

217 
	#EVAL_COM2_RTS_SOURCE
 
GPIO_PöSour˚12


	)

218 
	#EVAL_COM2_RTS_AF
 
GPIO_AF_USART3


	)

219 
	#EVAL_COM2_CTS_PIN
 
GPIO_Pö_11


	)

220 
	#EVAL_COM2_CTS_GPIO_PORT
 
GPIOD


	)

221 
	#EVAL_COM2_CTS_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

222 
	#EVAL_COM2_CTS_SOURCE
 
GPIO_PöSour˚11


	)

223 
	#EVAL_COM2_CTS_AF
 
GPIO_AF_USART3


	)

224 
	#EVAL_COM2_IRQn
 
USART3_IRQn


	)

229 
	#BUZZER_GPIO_PIN
 
GPIO_Pö_10


	)

230 
	#BUZZER_GPIO_PORT
 
GPIOA


	)

231 
	#BUZZER_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

232 
	#BUZZER_PIN_SOURCE
 
GPIO_PöSour˚10


	)

233 
	#BUZZER_TIM
 
TIM1


	)

234 
	#RCC_APB2PERIPH_BUZZER_TIM
 
RCC_APB2Pîùh_TIM1


	)

235 
	#BUZZER_PIN_AF
 
GPIO_AF_TIM1


	)

240 
	#OTG_FS_VBUS_PIN
 
GPIO_Pö_9


	)

241 
	#OTG_FS_VBUS_PORT
 
GPIOA


	)

242 
	#OTG_FS_VBUS_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

243 
	#OTG_FS_VBUS_SOURCE
 
GPIO_PöSour˚9


	)

245 
	#USB_FS_VBUSON_PIN
 
GPIO_Pö_2


	)

246 
	#USB_FS_VBUSON_PORT
 
GPIOC


	)

247 
	#USB_FS_VBUSON_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

248 
	#USB_FS_VBUSON_SOURCE
 
GPIO_PöSour˚2


	)

250 
	#USB_FS_FAULT_PIN
 
GPIO_Pö_10


	)

251 
	#USB_FS_FAULT_PORT
 
GPIOB


	)

252 
	#USB_FS_FAULT_CLK
 
RCC_AHB1Pîùh_GPIOB


	)

253 
	#USB_FS_FAULT_SOURCE
 
GPIO_PöSour˚10


	)

258 
	#OTG_HS_VBUS_PIN
 
GPIO_Pö_13


	)

259 
	#OTG_HS_VBUS_PORT
 
GPIOB


	)

260 
	#OTG_HS_VBUS_CLK
 
RCC_AHB1Pîùh_GPIOB


	)

261 
	#OTG_HS_VBUS_SOURCE
 
GPIO_PöSour˚13


	)

263 
	#USB_HS_VBUSON_PIN
 
GPIO_Pö_3


	)

264 
	#USB_HS_VBUSON_PORT
 
GPIOE


	)

265 
	#USB_HS_VBUSON_CLK
 
RCC_AHB1Pîùh_GPIOE


	)

266 
	#USB_HS_VBUSON_SOURCE
 
GPIO_PöSour˚3


	)

268 
	#USB_HS_FAULT_PIN
 
GPIO_Pö_13


	)

269 
	#USB_HS_FAULT_PORT
 
GPIOD


	)

270 
	#USB_HS_FAULT_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

271 
	#USB_HS_FAULT_SOURCE
 
GPIO_PöSour˚13


	)

273 
	#OTG_HS_ID_PIN
 
GPIO_Pö_12


	)

274 
	#OTG_HS_ID_PORT
 
GPIOB


	)

275 
	#OTG_HS_ID_CLK
 
RCC_AHB1Pîùh_GPIOB


	)

276 
	#OTG_HS_ID_SOURCE
 
GPIO_PöSour˚12


	)

281 
	#TRIMER_PIN
 
GPIO_Pö_0


	)

282 
	#TRIMER_PORT
 
GPIOC


	)

283 
	#TRIMER_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

284 
	#TRIMER_SOURCE
 
GPIO_PöSour˚0


	)

285 
	#TRIMER_CHANNEL
 
ADC_Ch™√l_10


	)

293 
	#SD_CP_PIN
 
GPIO_Pö_3


	)

294 
	#SD_CP_PORT
 
GPIOD


	)

295 
	#SD_CP_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

296 
	#SD_CP_SOURCE
 
GPIO_PöSour˚3


	)

298 
	#SD_WP_PIN
 
GPIO_Pö_4


	)

299 
	#SD_WP_PORT
 
GPIOE


	)

300 
	#SD_WP_CLK
 
RCC_AHB1Pîùh_GPIOE


	)

301 
	#SD_WP_SOURCE
 
GPIO_PöSour˚4


	)

303 
	#SD_CMD_PIN
 
GPIO_Pö_2


	)

304 
	#SD_CMD_PORT
 
GPIOD


	)

305 
	#SD_CMD_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

306 
	#SD_CMD_SOURCE
 
GPIO_PöSour˚2


	)

308 
	#SD_D0_PIN
 
GPIO_Pö_8


	)

309 
	#SD_D0_PORT
 
GPIOC


	)

310 
	#SD_D0_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

311 
	#SD_D0_SOURCE
 
GPIO_PöSour˚8


	)

313 
	#SD_D1_PIN
 
GPIO_Pö_9


	)

314 
	#SD_D1_PORT
 
GPIOC


	)

315 
	#SD_D1_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

316 
	#SD_D1_SOURCE
 
GPIO_PöSour˚9


	)

318 
	#SD_D2_PIN
 
GPIO_Pö_10


	)

319 
	#SD_D2_PORT
 
GPIOC


	)

320 
	#SD_D2_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

321 
	#SD_D2_SOURCE
 
GPIO_PöSour˚10


	)

323 
	#SD_D3_PIN
 
GPIO_Pö_11


	)

324 
	#SD_D3_PORT
 
GPIOC


	)

325 
	#SD_D3_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

326 
	#SD_D3_SOURCE
 
GPIO_PöSour˚11


	)

328 
	#SD_CLK_PIN
 
GPIO_Pö_12


	)

329 
	#SD_CLK_PORT
 
GPIOC


	)

330 
	#SD_CLK_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

331 
	#SD_CLK_SOURCE
 
GPIO_PöSour˚12


	)

335 
	#SD_SDIO_DMA_STREAM3
 3

	)

338 #ifde‡
SD_SDIO_DMA_STREAM3


339 
	#SD_SDIO_DMA_STREAM
 
DMA2_Såóm3


	)

340 
	#SD_SDIO_DMA_CHANNEL
 
DMA_Ch™√l_4


	)

341 
	#SD_SDIO_DMA_FLAG_FEIF
 
DMA_FLAG_FEIF3


	)

342 
	#SD_SDIO_DMA_FLAG_DMEIF
 
DMA_FLAG_DMEIF3


	)

343 
	#SD_SDIO_DMA_FLAG_TEIF
 
DMA_FLAG_TEIF3


	)

344 
	#SD_SDIO_DMA_FLAG_HTIF
 
DMA_FLAG_HTIF3


	)

345 
	#SD_SDIO_DMA_FLAG_TCIF
 
DMA_FLAG_TCIF3


	)

346 #ñi‡
deföed
 
SD_SDIO_DMA_STREAM6


347 
	#SD_SDIO_DMA_STREAM
 
DMA2_Såóm6


	)

348 
	#SD_SDIO_DMA_CHANNEL
 
DMA_Ch™√l_4


	)

349 
	#SD_SDIO_DMA_FLAG_FEIF
 
DMA_FLAG_FEIF6


	)

350 
	#SD_SDIO_DMA_FLAG_DMEIF
 
DMA_FLAG_DMEIF6


	)

351 
	#SD_SDIO_DMA_FLAG_TEIF
 
DMA_FLAG_TEIF6


	)

352 
	#SD_SDIO_DMA_FLAG_HTIF
 
DMA_FLAG_HTIF6


	)

353 
	#SD_SDIO_DMA_FLAG_TCIF
 
DMA_FLAG_TCIF6


	)

363 
	#CAN_TX_PIN
 
GPIO_Pö_9


	)

364 
	#CAN_TX_PORT
 
GPIOB


	)

365 
	#CAN_TX_CLK
 
RCC_AHB1Pîùh_GPIOB


	)

366 
	#CAN_TX_AF
 
GPIO_AF_CAN1


	)

367 
	#CAN_TX_SOURCE
 
GPIO_PöSour˚9


	)

369 
	#CAN_RX_PIN
 
GPIO_Pö_8


	)

370 
	#CAN_RX_PORT
 
GPIOB


	)

371 
	#CAN_RX_CLK
 
RCC_AHB1Pîùh_GPIOB


	)

372 
	#CAN_RX_AF
 
GPIO_AF_CAN1


	)

373 
	#CAN_RX_SOURCE
 
GPIO_PöSour˚8


	)

375 
	#CAN_CTRL_PIN
 
GPIO_Pö_6


	)

376 
	#CAN_CTRL_PORT
 
GPIOD


	)

377 
	#CAN_CTRL_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

378 
	#CAN_CTRL_SOURCE
 
GPIO_PöSour˚6


	)

398 
STM_EVAL_LEDInô
(
Led_Ty≥Def
 
Led
);

399 
STM_EVAL_LEDOn
(
Led_Ty≥Def
 
Led
);

400 
STM_EVAL_LEDOff
(
Led_Ty≥Def
 
Led
);

401 
STM_EVAL_LEDToggÀ
(
Led_Ty≥Def
 
Led
);

402 
STM_EVAL_PBInô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄_Mode
);

403 
uöt32_t
 
STM_EVAL_PBGëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
);

404 
STM_EVAL_COMInô
(
COM_Ty≥Def
 
COM
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

409 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/game/game.c

1 
	~"game.h
"

2 
	~"maö.h
"

4 
	~"FªeRTOS.h
"

5 
	~"èsk.h
"

6 
	~<m©h.h
>

7 
	~<°dio.h
>

8 
	~<°dlib.h
>

9 
	~<°rög.h
>

12 
öt16_t
 
	g∂ayî1X
 = 10;

13 
öt16_t
 
	g∂ayî1Y
 = 10;

14 
uöt16_t
 
	g∂ayî1W
 = 60;

15 
uöt16_t
 
	g∂ayî1H
 = 10;

16 
uöt8_t
 
	g∂ayî1IsRevî£d
 = 1;

19 
öt16_t
 
	g∂ayî2X
 = 
LCD_PIXEL_WIDTH
 - 20;

20 
öt16_t
 
	g∂ayî2Y
 = 
LCD_PIXEL_HEIGHT
 - 20;

21 
uöt16_t
 
	g∂ayî2W
 = 60;

22 
uöt16_t
 
	g∂ayî2H
 = 10;

23 
uöt8_t
 
	g∂ayî2IsRevî£d
 = 0;

26 
uöt16_t
 
	gbÆlSize
 = 5;

27 
öt16_t
 
	gbÆlX
 = ( 
LCD_PIXEL_WIDTH
 - 5 ) / 2;

28 
öt16_t
 
	gbÆlY
 = ( 
LCD_PIXEL_HEIGHT
 - 5 ) / 2;

29 
öt16_t
 
	gbÆlVX
 = 5;

30 
öt16_t
 
	gbÆlVY
 = 5;

31 
uöt8_t
 
	gbÆlIsRun
 = 0;

34 
uöt8_t
 
	gdemoMode
 = 0;

37 
	$BÆlRe£t
()

39 
bÆlX
 = ( 
LCD_PIXEL_WIDTH
 - 5 ) / 2;

40 
bÆlY
 = ( 
LCD_PIXEL_HEIGHT
 - 5 ) / 2;

42 
bÆlVX
 = 5;

43 
bÆlVY
 = 5;

45 
bÆlIsRun
 = 1;

46 
	}
}

49 
	$GAME_EvítH™dÀr1
()

51 if–
	`STM_EVAL_PBGëSèã
–
BUTTON_USER
 ) ){

53 
∂ayî1IsRevî£d
 = 0;

55  
	`STM_EVAL_PBGëSèã
–
BUTTON_USER
 ) );

57 
∂ayî1IsRevî£d
 = 1;

59 
	}
}

62 
	$GAME_EvítH™dÀr2
()

64 if–
	`IOE_TP_GëSèã
()->
TouchDëe˘ed
 ){

66 
∂ayî2IsRevî£d
 = 1;

68  
	`IOE_TP_GëSèã
()->
TouchDëe˘ed
 );

70 
∂ayî2IsRevî£d
 = 0;

72 
	}
}

75 
	$GAME_EvítH™dÀr3
()

77 if–
bÆlIsRun
 == 0 ){

78 
	`BÆlRe£t
();

80 
	}
}

83 
	$GAME_Upd©e
()

86 
	`LCD_SëTextCﬁ‹
–
LCD_COLOR_BLACK
 );

87 
	`LCD_DøwFuŒRe˘
–
∂ayî1X
, 
∂ayî1Y
, 
∂ayî1W
, 
∂ayî1H
 );

88 
	`LCD_DøwFuŒRe˘
–
∂ayî2X
, 
∂ayî2Y
, 
∂ayî2W
, 
∂ayî2H
 );

90 if–
demoMode
 == 0 ){

92 if–
∂ayî1IsRevî£d
 )

93 
∂ayî1X
 -= 5;

95 
∂ayî1X
 += 5;

97 if–
∂ayî1X
 <= 0 )

98 
∂ayî1X
 = 0;

99 if–
∂ayî1X
 + 
∂ayî1W
 >
LCD_PIXEL_WIDTH
 )

100 
∂ayî1X
 = 
LCD_PIXEL_WIDTH
 - 
∂ayî1W
;

103 if–
∂ayî2IsRevî£d
 )

104 
∂ayî2X
 -= 5;

106 
∂ayî2X
 += 5;

108 if–
∂ayî2X
 <= 0 )

109 
∂ayî2X
 = 0;

110 if–
∂ayî2X
 + 
∂ayî2W
 >
LCD_PIXEL_WIDTH
 )

111 
∂ayî2X
 = 
LCD_PIXEL_WIDTH
 - 
∂ayî2W
;

114 if–
bÆlIsRun
 == 1 ){

116 
	`LCD_SëTextCﬁ‹
–
LCD_COLOR_BLACK
 );

117 
	`LCD_DøwFuŒRe˘
–
bÆlX
, 
bÆlY
, 
bÆlSize
, ballSize );

120 
bÆlX
 +
bÆlVX
;

121 if–
bÆlX
 <= 0 ){

122 
bÆlX
 = 0;

123 
bÆlVX
 *= -1;

125 if–
bÆlX
 + 
bÆlSize
 >
LCD_PIXEL_WIDTH
 ){

126 
bÆlX
 = 
LCD_PIXEL_WIDTH
 - 
bÆlSize
;

127 
bÆlVX
 *= -1;

131 
bÆlY
 +
bÆlVY
;

132 if–
bÆlY
 + 
bÆlSize
 >
∂ayî2Y
 ){

133 if–
bÆlX
 + 
bÆlSize
 >
∂ayî2X
 && bÆlX <∂ayî2X + 
∂ayî2W
 ){

134 if–
bÆlX
 - 
bÆlSize
 <
∂ayî2Y
 + 
∂ayî2W
/4 ){

135 
bÆlVY
 =-3;

136 
bÆlVX
 =-7;

138 if–
bÆlX
 >
∂ayî2Y
 + 
∂ayî2W
 -Ölayer2W/4 ){

139 
bÆlVY
 =-3;

140 
bÆlVX
 = 7;

142 if–
bÆlX
 + 
bÆlSize
 < 
∂ayî2Y
 + 
∂ayî2W
/2 ){

143 
bÆlVY
 =-7;

144 
bÆlVX
 =-3;

146 if–
bÆlX
 > 
∂ayî2Y
 + 
∂ayî2W
/2 ){

147 
bÆlVY
 =-7;

148 
bÆlVX
 = 3;

151 
bÆlVY
 =-9;

152 
bÆlVX
 = 0;

156 
	`BÆlRe£t
();

159 if–
bÆlY
 <
∂ayî1Y
 + 
∂ayî1H
 ){

160 if–
bÆlX
 + 
bÆlSize
 >
∂ayî1X
 && bÆlX <∂ayî1X + 
∂ayî1W
 ){

161 if–
bÆlX
 - 
bÆlSize
 <
∂ayî1Y
 + 
∂ayî1W
/4 ){

162 
bÆlVY
 = 3;

163 
bÆlVX
 =-7;

165 if–
bÆlX
 >
∂ayî1Y
 + 
∂ayî1W
 -Ölayer1W/4 ){

166 
bÆlVY
 = 3;

167 
bÆlVX
 = 7;

169 if–
bÆlX
 + 
bÆlSize
 < 
∂ayî1Y
 + 
∂ayî1W
/2 ){

170 
bÆlVY
 = 7;

171 
bÆlVX
 =-3;

173 if–
bÆlX
 > 
∂ayî1Y
 + 
∂ayî1W
/2 ){

174 
bÆlVY
 = 7;

175 
bÆlVX
 = 3;

178 
bÆlVY
 = 9;

179 
bÆlVX
 = 0;

183 
	`BÆlRe£t
();

190 if–
bÆlVY
 < 0 ){

191 if–
∂ayî1X
 + 
∂ayî1W
/2 < 
bÆlX
 + 
bÆlSize
/2 ){

192 
∂ayî1X
 += 8;

193 
∂ayî2X
 += 2;

196 
∂ayî1X
 -= 8;

197 
∂ayî2X
 -= 2;

202 if–
bÆlVY
 > 0 ){

203 if–
∂ayî2X
 + 
∂ayî2W
/2 < 
bÆlX
 + 
bÆlSize
/2 ){

204 
∂ayî1X
 += 2;

205 
∂ayî2X
 += 8;

208 
∂ayî1X
 -= 2;

209 
∂ayî2X
 -= 8;

214 if–
∂ayî1X
 <= 0 )

215 
∂ayî1X
 = 0;

216 if–
∂ayî1X
 + 
∂ayî1W
 >
LCD_PIXEL_WIDTH
 )

217 
∂ayî1X
 = 
LCD_PIXEL_WIDTH
 - 
∂ayî1W
;

219 if–
∂ayî2X
 <= 0 )

220 
∂ayî2X
 = 0;

221 if–
∂ayî2X
 + 
∂ayî2W
 >
LCD_PIXEL_WIDTH
 )

222 
∂ayî2X
 = 
LCD_PIXEL_WIDTH
 - 
∂ayî2W
;

226 if–
bÆlIsRun
 == 1 ){

228 
	`LCD_SëTextCﬁ‹
–
LCD_COLOR_BLACK
 );

229 
	`LCD_DøwFuŒRe˘
–
bÆlX
, 
bÆlY
, 
bÆlSize
, ballSize );

232 
bÆlX
 +
bÆlVX
;

233 if–
bÆlX
 <= 0 ){

234 
bÆlX
 = 0;

235 
bÆlVX
 *= -1;

237 if–
bÆlX
 + 
bÆlSize
 >
LCD_PIXEL_WIDTH
 ){

238 
bÆlX
 = 
LCD_PIXEL_WIDTH
 - 
bÆlSize
;

239 
bÆlVX
 *= -1;

243 
bÆlY
 +
bÆlVY
;

244 if–
bÆlY
 + 
bÆlSize
 >
∂ayî2Y
 ){

245 if–
bÆlX
 + 
bÆlSize
 >
∂ayî2X
 && bÆlX <∂ayî2X + 
∂ayî2W
 ){

246 if–
bÆlX
 - 
bÆlSize
 <
∂ayî2Y
 + 
∂ayî2W
/4 ){

247 
bÆlVY
 =-3;

248 
bÆlVX
 =-7;

250 if–
bÆlX
 >
∂ayî2Y
 + 
∂ayî2W
 -Ölayer2W/4 ){

251 
bÆlVY
 =-3;

252 
bÆlVX
 = 7;

254 if–
bÆlX
 + 
bÆlSize
 < 
∂ayî2Y
 + 
∂ayî2W
/2 ){

255 
bÆlVY
 =-7;

256 
bÆlVX
 =-3;

258 if–
bÆlX
 > 
∂ayî2Y
 + 
∂ayî2W
/2 ){

259 
bÆlVY
 =-7;

260 
bÆlVX
 = 3;

263 
bÆlVY
 =-9;

264 
bÆlVX
 = 0;

268 
	`BÆlRe£t
();

271 if–
bÆlY
 <
∂ayî1Y
 + 
∂ayî1H
 ){

272 if–
bÆlX
 + 
bÆlSize
 >
∂ayî1X
 && bÆlX <∂ayî1X + 
∂ayî1W
 ){

273 if–
bÆlX
 - 
bÆlSize
 <
∂ayî1Y
 + 
∂ayî1W
/4 ){

274 
bÆlVY
 = 3;

275 
bÆlVX
 =-7;

277 if–
bÆlX
 >
∂ayî1Y
 + 
∂ayî1W
 -Ölayer1W/4 ){

278 
bÆlVY
 = 3;

279 
bÆlVX
 = 7;

281 if–
bÆlX
 + 
bÆlSize
 < 
∂ayî1Y
 + 
∂ayî1W
/2 ){

282 
bÆlVY
 = 7;

283 
bÆlVX
 =-3;

285 if–
bÆlX
 > 
∂ayî1Y
 + 
∂ayî1W
/2 ){

286 
bÆlVY
 = 7;

287 
bÆlVX
 = 3;

290 
bÆlVY
 = 9;

291 
bÆlVX
 = 0;

295 
	`BÆlRe£t
();

299 
	}
}

302 
	$GAME_Rídî
()

304 
	`LCD_SëTextCﬁ‹
–
LCD_COLOR_WHITE
 );

305 
	`LCD_DøwFuŒRe˘
–
∂ayî1X
, 
∂ayî1Y
, 
∂ayî1W
, 
∂ayî1H
 );

306 
	`LCD_DøwFuŒRe˘
–
∂ayî2X
, 
∂ayî2Y
, 
∂ayî2W
, 
∂ayî2H
 );

307 
	`LCD_DøwFuŒRe˘
–
bÆlX
, 
bÆlY
, 
bÆlSize
, ballSize );

308 
	`LCD_DøwLöe
–10, 
LCD_PIXEL_HEIGHT
 / 2, 
LCD_PIXEL_WIDTH
 - 20, 
LCD_DIR_HORIZONTAL
 );

309 
	}
}

	@CORTEX_M4F_STM32F4/game/game.h

1 #i‚de‡
GAME_H


2 
	#GAME_H


	)

5 
EvítH™dÀr1
();

8 
EvítH™dÀr2
();

11 
EvítH™dÀr3
();

14 
GAME_Upd©e
();

17 
GAME_Rídî
();

	@CORTEX_M4F_STM32F4/game/global.h

	@CORTEX_M4F_STM32F4/include/FreeRTOSConfig.h

54 #i‚de‡
FREERTOS_CONFIG_H


55 
	#FREERTOS_CONFIG_H


	)

57 
	#xP‹tPídSVH™dÀr
 
PídSV_H™dÀr


	)

58 
	#xP‹tSysTickH™dÀr
 
SysTick_H™dÀr


	)

59 
	#vP‹tSVCH™dÀr
 
SVC_H™dÀr


	)

75 
	#c⁄figUSE_PREEMPTION
 1

	)

76 
	#c⁄figUSE_IDLE_HOOK
 0

	)

77 
	#c⁄figUSE_TICK_HOOK
 1

	)

78 
	#c⁄figCPU_CLOCK_HZ
 ( ( Ë72000000 )

	)

79 
	#c⁄figTICK_RATE_HZ
 ( ( 
p‹tTickTy≥
 ) 100 )

	)

80 
	#c⁄figMAX_PRIORITIES
 ( ( 
p‹tBASE_TYPE
 ) 5 )

	)

81 
	#c⁄figMINIMAL_STACK_SIZE
 ( ( Ë128 )

	)

82 
	#c⁄figTOTAL_HEAP_SIZE
 ( ( 
size_t
 ) ( 17 * 1024 ) )

	)

83 
	#c⁄figMAX_TASK_NAME_LEN
 ( 16 )

	)

84 
	#c⁄figUSE_TRACE_FACILITY
 1

	)

85 
	#c⁄figUSE_16_BIT_TICKS
 0

	)

86 
	#c⁄figIDLE_SHOULD_YIELD
 1

	)

87 
	#c⁄figUSE_MUTEXES
 1

	)

90 
	#c⁄figUSE_CO_ROUTINES
 0

	)

91 
	#c⁄figMAX_CO_ROUTINE_PRIORITIES
 ( 2 )

	)

96 
	#INCLUDE_vTaskPri‹ôySë
 1

	)

97 
	#INCLUDE_uxTaskPri‹ôyGë
 1

	)

98 
	#INCLUDE_vTaskDñëe
 1

	)

99 
	#INCLUDE_vTaskCÀ™UpResour˚s
 0

	)

100 
	#INCLUDE_vTaskSu•íd
 1

	)

101 
	#INCLUDE_vTaskDñayU¡û
 1

	)

102 
	#INCLUDE_vTaskDñay
 1

	)

106 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 127

107 
	#c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 191

	)

114 
	#c⁄figLIBRARY_KERNEL_INTERRUPT_PRIORITY
 15

	)

	@CORTEX_M4F_STM32F4/include/clib.h

1 #i‚de‡
CLIB_H


2 
	#CLIB_H


	)

9 
	~<°döt.h
>

12 
size_t
 
fio_¥ötf
(
fd
, c⁄° *
f‹m©
, ...);

13 
•∫ôf
(*, const *, ...);

17 *
ôﬂ
(c⁄° *
numbox
, 
i
, 
ba£
);

18 *
utﬂ
(c⁄° *
numbox
, 
i
, 
ba£
);

20 *
°rˇt
(* 
ª°ri˘
 
de°
, c⁄° *Ñe°ri˘ 
sour˚
);

21 
size_t
 
°æí
(c⁄° *
°r
);

	@CORTEX_M4F_STM32F4/include/filesystem.h

1 #i‚de‡
__FILESYSTEM_H__


2 
	#__FILESYSTEM_H__


	)

4 
	~<°döt.h
>

5 
	~<hash-djb2.h
>

7 
	#MAX_FS
 16

	)

8 
	#OPENFAIL
 (-1)

	)

10 (*
	tfs_›í_t
)(* 
	t›aque
, c⁄° * 
	t‚ame
, 
	tÊags
, 
	tmode
);

13 
	`__©åibuã__
((
c⁄°ru˘‹
)Ë
	`fs_öô
();

15 
	`ªgi°î_fs
(c⁄° * 
mou¡poöt
, 
fs_›í_t
 
ˇŒback
, * 
›aque
);

16 
	`fs_›í
(c⁄° * 
∑th
, 
Êags
, 
mode
);

	@CORTEX_M4F_STM32F4/include/fio.h

1 #i‚de‡
__FIO_H__


2 
	#__FIO_H__


	)

4 
	~<°dio.h
>

6 
	e›í_ty≥s_t
 {

7 
	mO_RDONLY
 = 0,

8 
	mO_WRONLY
 = 1,

9 
	mO_RDWR
 = 2,

10 
	mO_CREAT
 = 4,

11 
	mO_TRUNC
 = 8,

12 
	mO_APPEND
 = 16,

15 
	#MAX_FDS
 32

	)

17 
	$ssize_t
 (*
	tfdªad_t
)(* 
	t›aque
, * 
	tbuf
, 
	tsize_t
 
	tcou¡
);

18 
	$ssize_t
 (*
	tfdwrôe_t
)(* 
	t›aque
, c⁄° * 
	tbuf
, 
	tsize_t
 
	tcou¡
);

19 
	$off_t
 (*
	tfd£ek_t
)(* 
	t›aque
, 
	toff_t
 
	toff£t
, 
	twhí˚
);

20 (*
	tfd˛o£_t
)(* 
	t›aque
);

22 
	sfddef_t
 {

23 
fdªad_t
 
fdªad
;

24 
fdwrôe_t
 
fdwrôe
;

25 
fd£ek_t
 
fd£ek
;

26 
fd˛o£_t
 
fd˛o£
;

27 * 
›aque
;

32 
	`__©åibuã__
((
c⁄°ru˘‹
)Ë
	`fio_öô
();

34 
	`fio_is_›í
(
fd
);

35 
	`fio_›í
(
fdªad_t
, 
fdwrôe_t
, 
fd£ek_t
, 
fd˛o£_t
, * 
›aque
);

36 
ssize_t
 
	`fio_ªad
(
fd
, * 
buf
, 
size_t
 
cou¡
);

37 
ssize_t
 
	`fio_wrôe
(
fd
, c⁄° * 
buf
, 
size_t
 
cou¡
);

38 
off_t
 
	`fio_£ek
(
fd
, off_à
off£t
, 
whí˚
);

39 
	`fio_˛o£
(
fd
);

40 
	`fio_£t_›aque
(
fd
, * 
›aque
);

42 
	`ªgi°î_devfs
();

	@CORTEX_M4F_STM32F4/include/hash-djb2.h

1 #i‚de‡
__HASH_DJB2_H__


2 
	#__HASH_DJB2_H__


	)

4 
	~<uni°d.h
>

6 
uöt32_t
 
hash_djb2
(c⁄° 
uöt8_t
 * 
°r
, 
ssize_t
 
max
);

	@CORTEX_M4F_STM32F4/include/host.h

1 #i‚de‡
HOST_H


2 
	#HOST_H


	)

3 
	~<°rög.h
>

4 
	~<°d¨g.h
>

10 
	eHOST_SYSCALL
{

11 
	mSYS_OPEN
=0x01,

12 
	mSYS_CLOSE
,

13 
	mSYS_WRITEC
,

14 
	mSYS_WRITE0
,

15 
	mSYS_WRITE
,

16 
	mSYS_READ
,

17 
	mSYS_READC
,

18 
	mSYS_ISERROR
,

19 
	mSYS_ISTTY
,

20 
	mSYS_SEEK
,

21 
	mSYS_FLEN
=0xC,

22 
	mSYS_TMPNAM
,

23 
	mSYS_REMOVE
,

24 
	mSYS_RENAME
,

25 
	mSYS_CLOCK
,

26 
	mSYS_TIME
,

27 
	mSYS_SYSTEM
,

28 
	mSYS_ERRNO
,

29 
	mSYS_GET_CMDLINE
=0x15,

30 
	mSYS_HEAPINFO
,

31 
	mSYS_ELAPSED
=0x30,

32 
	mSYS_TICKFREQ


35 
	$ho°_ˇŒ
(
HOST_SYSCALL
, *
¨gv
Ë
	`__©åibuã__
((
«ked
));

37 
	`ho°_sy°em
(
va_li°
 
v1
);

38 
	`ho°_›í
(
va_li°
 
v1
);

39 
	`ho°_˛o£
(
va_li°
 
v1
);

40 
	`ho°_wrôe
(
va_li°
 
v1
);

42 
	`ho°_a˘i⁄
(
HOST_SYSCALL
 
a˘i⁄
, ...);

	@CORTEX_M4F_STM32F4/include/osdebug.h

1 #i‚de‡
__OSDEBUG_H__


2 
	#__OSDEBUG_H__


	)

4 
osDbgPrötf
(c⁄° * 
fmt
, ...);

6 
	#DBGOUT
 
osDbgPrötf


	)

	@CORTEX_M4F_STM32F4/include/romfs.h

1 #i‚de‡
__ROMFS_H__


2 
	#__ROMFS_H__


	)

4 
	~<°döt.h
>

6 
ªgi°î_romfs
(c⁄° * 
mou¡poöt
, c⁄° 
uöt8_t
 * 
romfs
);

7 c⁄° 
uöt8_t
 * 
romfs_gë_fûe_by_hash
(c⁄° uöt8_à* 
romfs
, 
uöt32_t
 
h
, uöt32_à* 
Àn
);

	@CORTEX_M4F_STM32F4/include/shell.h

1 #i‚de‡
SHELL_H


2 
	#SHELL_H


	)

4 
∑r£_comm™d
(*
°r
, *
¨gv
[]);

6 
	tcmdfunc
(, *[]);

8 
cmdfunc
 *
do_comm™d
(c⁄° *
°r
);

	@CORTEX_M4F_STM32F4/include/stm32_p103.h

1 #i‚de‡
__STM32_P103_H


2 
	#__STM32_P103_H


	)

10 
RSS_C⁄figuøti⁄
();

11 
GPIO_C⁄figuøti⁄
();

12 
USART1_C⁄figuøti⁄
();

21 
öô_rs232
();

23 
íabÀ_rs232_öãºu±s
();

25 
íabÀ_rs232
();

	@CORTEX_M4F_STM32F4/include/stm32f10x_conf.h

22 #i‚de‡
__STM32F10x_CONF_H


23 
	#__STM32F10x_CONF_H


	)

38 
	~"°m32f10x_gpio.h
"

47 
	~"°m32f10x_ußπ.h
"

58 #ifde‡ 
USE_FULL_ASSERT


68 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

72 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@CORTEX_M4F_STM32F4/main.c

1 
	#USE_STDPERIPH_DRIVER


	)

2 
	~"°m32f4xx.h
"

3 
	~"°m32_p103.h
"

5 
	~"FªeRTOS.h
"

6 
	~"èsk.h
"

7 
	~"queue.h
"

8 
	~"£mphr.h
"

9 
	~<°rög.h
>

12 
	~"fûesy°em.h
"

13 
	~"fio.h
"

14 
	~"romfs.h
"

16 
	~"˛ib.h
"

17 
	~"shñl.h
"

18 
	~"ho°.h
"

20 
	#PHASE_DELAY
 150

	)

24 c⁄° 
_§omfs
;

28 vﬁ©ûê
xSem≠h‹eH™dÀ
 
	g£rül_tx_waô_£m
 = 
NULL
;

30 vﬁ©ûê
xQueueH™dÀ
 
	g£rül_rx_queue
 = 
NULL
;

34 
	$USART1_IRQH™dÀr
()

36 sig√d 
p‹tBASE_TYPE
 
xHighîPri‹ôyTaskWokí
;

39 i‡(
	`USART_GëITSètus
(
USART1
, 
USART_IT_TXE
Ë!
RESET
) {

43 
	`xSem≠h‹eGiveFromISR
(
£rül_tx_waô_£m
, &
xHighîPri‹ôyTaskWokí
);

46 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_TXE
, 
DISABLE
);

48 }if(
	`USART_GëITSètus
(
USART1
, 
USART_IT_RXNE
Ë!
RESET
){

49 
msg
 = 
	`USART_Re˚iveD©a
(
USART1
);

52 if(!
	`xQueueSídToBackFromISR
(
£rül_rx_queue
, &
msg
, &
xHighîPri‹ôyTaskWokí
))

62 i‡(
xHighîPri‹ôyTaskWokí
) {

63 
	`èskYIELD
();

65 
	}
}

67 
	$£nd_byã
(
ch
)

73 !
	`xSem≠h‹eTake
(
£rül_tx_waô_£m
, 
p‹tMAX_DELAY
));

78 
	`USART_SídD©a
(
USART1
, 
ch
);

79 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_TXE
, 
ENABLE
);

80 
	}
}

82 
	$ªcv_byã
()

84 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

85 
msg
;

86 !
	`xQueueRe˚ive
(
£rül_rx_queue
, &
msg
, 
p‹tMAX_DELAY
));

87  
msg
;

88 
	}
}

89 
	$comm™d_¥om±
(*
pvP¨amëîs
)

91 
buf
[128];

92 *
¨gv
[20];

93 
höt
[] = 
USER_NAME
 "@" USER_NAME "-STM32:~$ ";

95 
	`LCD_SëCﬁ‹s
(0xFFFF, 0x0000);

96 
	`LCD_Di•œyCh¨
(20, 20, 75);

97 
	`fio_¥ötf
(1, "\rWelcomeÅo FreeRTOS Shell\r\n");

99 
	`fio_¥ötf
(1, "%s", 
höt
);

100 
	`fio_ªad
(0, 
buf
, 127);

101 
n
=
	`∑r£_comm™d
(
buf
, 
¨gv
);

103 
cmdfunc
 *
Âå
=
	`do_comm™d
(
¨gv
[0]);

104 
	`LCD_Di•œySåögLöe
(0, 
¨gv
[0]);

105 if(
Âå
!=
NULL
)

106 
	`Âå
(
n
, 
¨gv
);

108 
	`fio_¥ötf
(2, "\r\n\"%s\" comm™dÇŸ found.\r\n", 
¨gv
[0]);

111 
	}
}

113 
	$sy°em_loggî
(*
pvP¨amëîs
)

115 sig√d 
buf
[128];

116 
ouçut
[512] = {0};

117 *
èg
 = "\nName State Priority Stack Num\n*******************************************\n";

118 
h™dÀ
, 
îr‹
;

119 c⁄° 
p‹tTickTy≥
 
xDñay
 = 100000 / 100;

120 
	`ho°_a˘i⁄
(
SYS_SYSTEM
, "mkdir output");

121 
h™dÀ
 = 
	`ho°_a˘i⁄
(
SYS_OPEN
, "output/syslog", 4);

122 if(
h™dÀ
 == -1) {

123 
	`fio_¥ötf
(1, "Open fileÉrror!\n");

128 
	`mem˝y
(
ouçut
, 
èg
, 
	`°æí
(tag));

129 
îr‹
 = 
	`ho°_a˘i⁄
(
SYS_WRITE
, 
h™dÀ
, (*)
ouçut
, 
	`°æí
(output));

130 if(
îr‹
 != 0) {

131 
	`fio_¥ötf
(1, "Wrôêfûêîr‹! Remaö %d byã†didn'àwrôêöÅhêfûe.\n\r", 
îr‹
);

132 
	`ho°_a˘i⁄
(
SYS_CLOSE
, 
h™dÀ
);

135 
	`vTaskLi°
(
buf
);

137 
	`mem˝y
(
ouçut
, (*)(
buf
 + 2), 
	`°æí
((*)buf) - 2);

139 
îr‹
 = 
	`ho°_a˘i⁄
(
SYS_WRITE
, 
h™dÀ
, (*)
buf
, 
	`°æí
((*)buf));

140 if(
îr‹
 != 0) {

141 
	`fio_¥ötf
(1, "Wrôêfûêîr‹! Remaö %d byã†didn'àwrôêöÅhêfûe.\n\r", 
îr‹
);

142 
	`ho°_a˘i⁄
(
SYS_CLOSE
, 
h™dÀ
);

146 
	`vTaskDñay
(
xDñay
);

149 
	`ho°_a˘i⁄
(
SYS_CLOSE
, 
h™dÀ
);

150 
	}
}

152 
	$gpio_öô
(){

154 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

156 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

157 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_13
 | 
GPIO_Pö_14
 | 
GPIO_Pö_9
 | 
GPIO_Pö_10
;

158 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

159 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

160 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

161 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

162 
	`GPIO_Inô
(
GPIOG
, &
GPIO_InôSåu˘uª
);

163 
	}
}

164 
	$Dñay
(
uöt32_t
 vﬁ©ûê
DñayTime_uS
){

165 
uöt32_t
 
DñayTime
 = 0;

166 
DñayTime
 = 
Sy°emC‹eClock
/1000000*
DñayTime_uS
;

167 ;
DñayTime
 != 0 ; DelayTime--)

168 
	`__NOP
();

169 
	}
}

171 
	$˛ockwi£
(
n
)

173 
	`GPIO_Re£tBôs
(
GPIOG
, 
GPIO_Pö_9
 | 
GPIO_Pö_10
 | \

174 
GPIO_Pö_13
 | 
GPIO_Pö_14
);

175 
i
 = 0; i < 
n
; i++) {

176 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_14
);

177 
	`Dñay
(
PHASE_DELAY
);

178 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_13
);

179 
	`Dñay
(
PHASE_DELAY
);

180 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_14
);

181 
	`Dñay
(
PHASE_DELAY
);

182 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_10
);

183 
	`Dñay
(
PHASE_DELAY
);

184 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_13
);

185 
	`Dñay
(
PHASE_DELAY
);

186 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_9
);

187 
	`Dñay
(
PHASE_DELAY
);

188 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_10
);

189 
	`Dñay
(
PHASE_DELAY
);

190 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_14
);

191 
	`Dñay
(
PHASE_DELAY
);

193 
	}
}

194 
	$cou¡îClockwi£
(
n
)

196 
	`GPIO_Re£tBôs
(
GPIOG
, 
GPIO_Pö_9
 | 
GPIO_Pö_10
 | \

197 
GPIO_Pö_13
 | 
GPIO_Pö_14
);

198 
i
 = 0; i < 
n
; i++) {

199 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_9
);

200 
	`Dñay
(
PHASE_DELAY
);

201 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_10
);

202 
	`Dñay
(
PHASE_DELAY
);

203 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_9
);

204 
	`Dñay
(
PHASE_DELAY
);

205 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_13
);

206 
	`Dñay
(
PHASE_DELAY
);

207 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_10
);

208 
	`Dñay
(
PHASE_DELAY
);

209 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_14
);

210 
	`Dñay
(
PHASE_DELAY
);

211 
	`GPIO_ToggÀBôs
(
GPIOG
, 
GPIO_Pö_13
);

212 
	`Dñay
(
PHASE_DELAY
);

213 
	`GPIO_SëBôs
(
GPIOG
, 
GPIO_Pö_9
);

214 
	`Dñay
(
PHASE_DELAY
);

216 
	}
}

217 
	$maö
()

219 
	`gpio_öô
();

220 
	`˛ockwi£
(512);

221 
	`cou¡îClockwi£
(512);

224 
	`LCD_Inô
();

225 
	`LTDC_Cmd
(
ENABLE
);

226 
	`LCD_LayîInô
();

227 
	`LCD_SëLayî
( 0x0001 );

228 
	`LCD_CÀ¨
( 0x0000 );

229 
	`LCD_SëTextCﬁ‹
( 0xFFFF );

241 
	`xTaskCª©e
(
comm™d_¥om±
,

242 (sig√d 
p‹tCHAR
 *) "CLI",

243 512 , 
NULL
, 
tskIDLE_PRIORITY
 + 2, NULL);

251 
	`xTaskCª©e
(,

252 (sig√d 
p‹tCHAR
 *) "",

253 512 , 
NULL
, 
tskIDLE_PRIORITY
 + 1, NULL);

255 
	`vTaskSèπScheduÀr
();

258 
	}
}

260 
	$vAµliˇti⁄TickHook
()

262 
	}
}

	@CORTEX_M4F_STM32F4/main.h

29 #i‚de‡
__MAIN_H


30 
	#__MAIN_H


	)

33 
	~"°m32f429i_discovîy.h
"

34 
	~"°m32f429i_discovîy_lcd.h
"

35 
	~"°m32f429i_discovîy_i€.h
"

	@CORTEX_M4F_STM32F4/src/clib.c

1 
	~"fio.h
"

2 
	~<°d¨g.h
>

3 
	~"˛ib.h
"

5 
£nd_byã
();

7 
size_t
 
	$fio_¥ötf
(
fd
, c⁄° *
f‹m©
, ...){

8 
i
,
cou¡
=0;

10 
	`va_li°
(
v1
);

11 
	`va_°¨t
(
v1
, 
f‹m©
);

13 
tmpöt
;

14 *
tmpch¨p
;

16 
i
=0; 
f‹m©
[i]; ++i){

17 if(
f‹m©
[
i
]=='%'){

18 
f‹m©
[
i
+1]){

20 
	`£nd_byã
('%'); ;

24 
tmpöt
 = 
	`va_¨g
(
v1
, );

25 
tmpch¨p
 = 
	`ôﬂ
(
f‹m©
[
i
+1]=='x'?"0123456789abcdef":"0123456789ABCDEF", 
tmpöt
, format[i+1]=='d'?10: 16);

26 
	`fio_wrôe
(
fd
, 
tmpch¨p
, 
	`°æí
(tmpcharp));

29 
tmpch¨p
 = 
	`va_¨g
(
v1
, *);

30 
	`fio_wrôe
(
fd
, 
tmpch¨p
, 
	`°æí
(tmpcharp));

34 ++
i
;

36 
	`fio_wrôe
(
fd
, 
f‹m©
+
i
, 1);

39 
	`va_íd
(
v1
);

40  
cou¡
;

41 
	}
}

43 
	$•rötf
(*
de°
, c⁄° *
f‹m©
, ...){

44 
i
,
cou¡
=0, 
p
;

46 
	`va_li°
(
v1
);

47 
	`va_°¨t
(
v1
, 
f‹m©
);

49 
tmpöt
;

50 *
tmpch¨p
;

51 
tmpch¨
;

53 
i
=0, 
p
=0; 
f‹m©
[i]; ++i){

54 if(
f‹m©
[
i
]=='%'){

55 
f‹m©
[
i
+1]){

57 
de°
[
p
++]='%'; ;

62 
tmpöt
 = 
	`va_¨g
(
v1
, );

63 if(
f‹m©
[
i
+1]=='u')

64 
tmpch¨p
 = 
	`utﬂ
(
f‹m©
[
i
+1]=='X'?"0123456789ABCDEF":"0123456789abcdef" ,()
tmpöt
, 10);

66 
tmpch¨p
 = 
	`ôﬂ
(
f‹m©
[
i
+1]=='X'?"0123456789ABCDEF":"0123456789abcdef", 
tmpöt
, format[i+1]=='d'?10: 16);

68 ;*
tmpch¨p
;++tmpch¨p, ++
p
)

69 
de°
[
p
]=*
tmpch¨p
;

72 
tmpch¨p
 = 
	`va_¨g
(
v1
, *);

73 ;*
tmpch¨p
;++tmpch¨p, ++
p
)

74 
de°
[
p
]=*
tmpch¨p
;

77 
tmpch¨
 = 
	`va_¨g
(
v1
, );

78 
de°
[
p
++]=
tmpch¨
;

82 ++
i
;

84 
de°
[
p
++]=
f‹m©
[
i
];

87 
	`va_íd
(
v1
);

88 
de°
[
p
]='\0';

89  
cou¡
;

90 
	}
}

93 
size_t
 
	$°æí
(c⁄° *
°r
){

94 
size_t
 
cou¡
;

95 
cou¡
=0;*
°r
;++count, ++str);

96  
cou¡
;

97 
	}
}

99 *
	$°rˇt
(* 
ª°ri˘
 
de°
, c⁄° *Ñe°ri˘ 
sour˚
){

101 ;*
de°
;++dest);

103 ;*
sour˚
; ++
de°
, ++source)

104 *
de°
=*
sour˚
;

105 *
de°
='\0';

106  
de°
;

107 
	}
}

109 *
	$ôﬂ
(c⁄° *
numbox
, 
num
, 
ba£
){

110 
buf
[32]={0};

111 
i
;

112 if(
num
==0){

113 
buf
[30]='0';

114  &
buf
[30];

116 
√g©ive
=(
num
<0);

117 if(
√g©ive
Ë
num
=-num;

118 
i
=30; i>=0&&
num
; --i,Çum/=
ba£
)

119 
buf
[
i
] = 
numbox
[
num
 % 
ba£
];

120 if(
√g©ive
){

121 
buf
[
i
]='-';

122 --
i
;

124  
buf
+
i
+1;

125 
	}
}

127 *
	$utﬂ
(c⁄° *
numbox
, 
num
, 
ba£
){

128 
buf
[32]={0};

129 
i
;

130 if(
num
==0){

131 
buf
[30]='0';

132  &
buf
[30];

134 
i
=30; i>=0&&
num
; --i,Çum/=
ba£
)

135 
buf
[
i
] = 
numbox
 [
num
 % 
ba£
];

136  
buf
+
i
+1;

137 
	}
}

	@CORTEX_M4F_STM32F4/src/filesystem.c

1 
	~"osdebug.h
"

2 
	~"fûesy°em.h
"

3 
	~"fio.h
"

5 
	~<°döt.h
>

6 
	~<°rög.h
>

7 
	~<hash-djb2.h
>

9 
	#MAX_FS
 16

	)

11 
	sfs_t
 {

12 
uöt32_t
 
	mhash
;

13 
fs_›í_t
 
	mcb
;

14 * 
	m›aque
;

17 
fs_t
 
	gfss
[
MAX_FS
];

19 
__©åibuã__
((
c⁄°ru˘‹
)Ë
	$fs_öô
() {

20 
	`mem£t
(
fss
, 0, (fss));

21 
	}
}

23 
	$ªgi°î_fs
(c⁄° * 
mou¡poöt
, 
fs_›í_t
 
ˇŒback
, * 
›aque
) {

24 
i
;

25 
	`DBGOUT
("ªgi°î_fs(\"%s\", %p, %p)\r\n", 
mou¡poöt
, 
ˇŒback
, 
›aque
);

27 
i
 = 0; i < 
MAX_FS
; i++) {

28 i‡(!
fss
[
i
].
cb
) {

29 
fss
[
i
].
hash
 = 
	`hash_djb2
((c⁄° 
uöt8_t
 *Ë
mou¡poöt
, -1);

30 
fss
[
i
].
cb
 = 
ˇŒback
;

31 
fss
[
i
].
›aque
 = opaque;

37 
	}
}

39 
	$fs_›í
(c⁄° * 
∑th
, 
Êags
, 
mode
) {

40 c⁄° * 
¶ash
;

41 
uöt32_t
 
hash
;

42 
i
;

45 
∑th
[0] == '/')

46 
∑th
++;

48 
¶ash
 = 
	`°rchr
(
∑th
, '/');

50 i‡(!
¶ash
)

53 
hash
 = 
	`hash_djb2
((c⁄° 
uöt8_t
 *Ë
∑th
, 
¶ash
 -Öath);

54 
∑th
 = 
¶ash
 + 1;

56 
i
 = 0; i < 
MAX_FS
; i++) {

57 i‡(
fss
[
i
].
hash
 == hash)

58  
fss
[
i
].
	`cb
(fss[i].
›aque
, 
∑th
, 
Êags
, 
mode
);

62 
	}
}

	@CORTEX_M4F_STM32F4/src/fio.c

1 
	~<°rög.h
>

2 
	~<FªeRTOS.h
>

3 
	~<£mphr.h
>

4 
	~<uni°d.h
>

5 
	~"fio.h
"

6 
	~"fûesy°em.h
"

7 
	~"osdebug.h
"

8 
	~"hash-djb2.h
"

10 
fddef_t
 
	gfio_fds
[
MAX_FDS
];

13 
ªcv_byã
();

14 
£nd_byã
();

16 
	eKeyName
{
	mESC
=27, 
	mBACKSPACE
=127};

19 
ssize_t
 
	$°dö_ªad
(* 
›aque
, * 
buf
, 
size_t
 
cou¡
) {

20 
i
=0, 
ídoÊöe
=0, 
œ°_chr_is_esc
;

21 *
±rbuf
=
buf
;

22 
ch
;

23 
i
 < 
cou¡
&&
ídoÊöe
!=1){

24 
±rbuf
[
i
]=
	`ªcv_byã
();

25 
±rbuf
[
i
]){

28 
±rbuf
[
i
]='\0';

29 
ídoÊöe
=1;

32 if(
œ°_chr_is_esc
){

33 
œ°_chr_is_esc
=0;

34 
ch
=
	`ªcv_byã
();

35 if(
ch
>=1&&ch<=6){

36 
ch
=
	`ªcv_byã
();

40 
ESC
:

41 
œ°_chr_is_esc
=1;

43 
BACKSPACE
:

44 
œ°_chr_is_esc
=0;

45 if(
i
>0){

46 
	`£nd_byã
('\b');

47 
	`£nd_byã
(' ');

48 
	`£nd_byã
('\b');

49 --
i
;

53 
œ°_chr_is_esc
=0;

55 
	`£nd_byã
(
±rbuf
[
i
]);

56 ++
i
;

58  
i
;

59 
	}
}

61 
ssize_t
 
	$°dout_wrôe
(* 
›aque
, c⁄° * 
buf
, 
size_t
 
cou¡
) {

62 
i
;

63 c⁄° * 
d©a
 = (c⁄° *Ë
buf
;

65 
i
 = 0; i < 
cou¡
; i++)

66 
	`£nd_byã
(
d©a
[
i
]);

68  
cou¡
;

69 
	}
}

71 
xSem≠h‹eH™dÀ
 
	gfio_£m
 = 
NULL
;

73 
__©åibuã__
((
c⁄°ru˘‹
)Ë
	$fio_öô
() {

74 
	`mem£t
(
fio_fds
, 0, (fio_fds));

75 
fio_fds
[0].
fdªad
 = 
°dö_ªad
;

76 
fio_fds
[1].
fdwrôe
 = 
°dout_wrôe
;

77 
fio_fds
[2].
fdwrôe
 = 
°dout_wrôe
;

78 
fio_£m
 = 
	`xSem≠h‹eCª©eMuãx
();

79 
	}
}

81 
fddef_t
 * 
	$fio_gëfd
(
fd
) {

82 i‡((
fd
 < 0Ë|| (fd >
MAX_FDS
))

83  
NULL
;

84  
fio_fds
 + 
fd
;

85 
	}
}

87 
	$fio_is_›í_öt
(
fd
) {

88 i‡((
fd
 < 0Ë|| (fd >
MAX_FDS
))

90 
r
 = !((
fio_fds
[
fd
].
fdªad
 =
NULL
) &&

91 (
fio_fds
[
fd
].
fdwrôe
 =
NULL
) &&

92 (
fio_fds
[
fd
].
fd£ek
 =
NULL
) &&

93 (
fio_fds
[
fd
].
fd˛o£
 =
NULL
) &&

94 (
fio_fds
[
fd
].
›aque
 =
NULL
));

95  
r
;

96 
	}
}

98 
	$fio_födfd
() {

99 
i
;

101 
i
 = 0; i < 
MAX_FDS
; i++) {

102 i‡(!
	`fio_is_›í_öt
(
i
))

103  
i
;

107 
	}
}

109 
	$fio_is_›í
(
fd
) {

110 
r
 = 0;

111 
	`xSem≠h‹eTake
(
fio_£m
, 
p‹tMAX_DELAY
);

112 
r
 = 
	`fio_is_›í_öt
(
fd
);

113 
	`xSem≠h‹eGive
(
fio_£m
);

114  
r
;

115 
	}
}

117 
	$fio_›í
(
fdªad_t
 
fdªad
, 
fdwrôe_t
 
fdwrôe
, 
fd£ek_t
 
fd£ek
, 
fd˛o£_t
 
fd˛o£
, * 
›aque
) {

118 
fd
;

120 
	`xSem≠h‹eTake
(
fio_£m
, 
p‹tMAX_DELAY
);

121 
fd
 = 
	`fio_födfd
();

123 i‡(
fd
 >= 0) {

124 
fio_fds
[
fd
].
fdªad
 = fdread;

125 
fio_fds
[
fd
].
fdwrôe
 = fdwrite;

126 
fio_fds
[
fd
].
fd£ek
 = fdseek;

127 
fio_fds
[
fd
].
fd˛o£
 = fdclose;

128 
fio_fds
[
fd
].
›aque
 = opaque;

130 
	`xSem≠h‹eGive
(
fio_£m
);

132  
fd
;

133 
	}
}

135 
ssize_t
 
	$fio_ªad
(
fd
, * 
buf
, 
size_t
 
cou¡
) {

136 
ssize_t
 
r
 = 0;

138 i‡(
	`fio_is_›í_öt
(
fd
)) {

139 i‡(
fio_fds
[
fd
].
fdªad
) {

140 
r
 = 
fio_fds
[
fd
].
	`fdªad
(fio_fds[fd].
›aque
, 
buf
, 
cou¡
);

142 
r
 = -3;

145 
r
 = -2;

147  
r
;

148 
	}
}

150 
ssize_t
 
	$fio_wrôe
(
fd
, c⁄° * 
buf
, 
size_t
 
cou¡
) {

151 
ssize_t
 
r
 = 0;

153 i‡(
	`fio_is_›í_öt
(
fd
)) {

154 i‡(
fio_fds
[
fd
].
fdwrôe
) {

155 
r
 = 
fio_fds
[
fd
].
	`fdwrôe
(fio_fds[fd].
›aque
, 
buf
, 
cou¡
);

157 
r
 = -3;

160 
r
 = -2;

162  
r
;

163 
	}
}

165 
off_t
 
	$fio_£ek
(
fd
, 
off_t
 
off£t
, 
whí˚
) {

166 
off_t
 
r
 = 0;

168 i‡(
	`fio_is_›í_öt
(
fd
)) {

169 i‡(
fio_fds
[
fd
].
fd£ek
) {

170 
r
 = 
fio_fds
[
fd
].
	`fd£ek
(fio_fds[fd].
›aque
, 
off£t
, 
whí˚
);

172 
r
 = -3;

175 
r
 = -2;

177  
r
;

178 
	}
}

180 
	$fio_˛o£
(
fd
) {

181 
r
 = 0;

183 i‡(
	`fio_is_›í_öt
(
fd
)) {

184 i‡(
fio_fds
[
fd
].
fd˛o£
)

185 
r
 = 
fio_fds
[
fd
].
	`fd˛o£
(fio_fds[fd].
›aque
);

186 
	`xSem≠h‹eTake
(
fio_£m
, 
p‹tMAX_DELAY
);

187 
	`mem£t
(
fio_fds
 + 
fd
, 0, (
fddef_t
));

188 
	`xSem≠h‹eGive
(
fio_£m
);

190 
r
 = -2;

192  
r
;

193 
	}
}

195 
	$fio_£t_›aque
(
fd
, * 
›aque
) {

196 i‡(
	`fio_is_›í_öt
(
fd
))

197 
fio_fds
[
fd
].
›aque
 = opaque;

198 
	}
}

200 
	#°dö_hash
 0x0BA00421

	)

201 
	#°dout_hash
 0x7FA08308

	)

202 
	#°dîr_hash
 0x7FA058A3

	)

204 
	$devfs_›í
(* 
›aque
, c⁄° * 
∑th
, 
Êags
, 
mode
) {

205 
uöt32_t
 
h
 = 
	`hash_djb2
((c⁄° 
uöt8_t
 *Ë
∑th
, -1);

207 
h
) {

208 
°dö_hash
:

209 i‡(
Êags
 & (
O_WRONLY
 | 
O_RDWR
))

211  
	`fio_›í
(
°dö_ªad
, 
NULL
, NULL, NULL, NULL);

213 
°dout_hash
:

214 i‡(
Êags
 & 
O_RDONLY
)

216  
	`fio_›í
(
NULL
, 
°dout_wrôe
, NULL, NULL, NULL);

218 
°dîr_hash
:

219 i‡(
Êags
 & 
O_RDONLY
)

221  
	`fio_›í
(
NULL
, 
°dout_wrôe
, NULL, NULL, NULL);

225 
	}
}

227 
	$ªgi°î_devfs
() {

228 
	`DBGOUT
("Registering devfs.\r\n");

229 
	`ªgi°î_fs
("dev", 
devfs_›í
, 
NULL
);

230 
	}
}

	@CORTEX_M4F_STM32F4/src/hash-djb2.c

1 
	~<°döt.h
>

2 
	~"hash-djb2.h
"

3 
	~"osdebug.h
"

5 
uöt32_t
 
	$hash_djb2
(c⁄° 
uöt8_t
 * 
°r
, 
ssize_t
 
_max
) {

6 
uöt32_t
 
hash
 = 5381;

7 
uöt32_t
 
max
 = (uöt32_tË
_max
;

8 
c
;

10 ((
c
 = *
°r
++)Ë&& 
max
--) {

11 
hash
 = ((hash << 5Ë+ hashË^ 
c
;

14  
hash
;

15 
	}
}

	@CORTEX_M4F_STM32F4/src/host.c

1 
	~"ho°.h
"

2 
	~<°d¨g.h
>

4 
	u∑øm_t
{

5 
	mpdI¡
;

6 *
	mpdPå
;

7 *
	mpdChrPå
;

8 } 
	t∑øm
;

10 
	tho°func
(
	tva_li°
);

13 
HOST_SYSCALL
 
	ma˘i⁄
;

14 
ho°func
 *
	mÂå
;

15 } 
	tho°cmdli°
;

17 
	#MKHCL
(
a
, 
n
Ë{.
a˘i⁄
˜, .
Âå
=
ho°_
 ##Ç}

	)

19 c⁄° 
ho°cmdli°
 
	gh˛
[23]={

20 [
SYS_OPEN
] = 
MKHCL
(SYS_OPEN, 
›í
),

21 [
SYS_CLOSE
] = 
MKHCL
(SYS_CLOSE, 
˛o£
),

22 [
SYS_WRITE
] = 
MKHCL
(SYS_WRITE, 
wrôe
),

23 [
SYS_SYSTEM
] = 
MKHCL
(SYS_SYSTEM, 
sy°em
),

27 
	$ho°_ˇŒ
(
HOST_SYSCALL
 
a˘i⁄
, *
¨gv
)

33 
ªsu…
;

34 
	`__asm__
( \

38 :"Ù" (
ªsu…
) ::\

40  
ªsu…
;

41 
	}
}

43 
	$ho°_sy°em
(
va_li°
 
v1
){

44 *
tmpChrPå
;

46 
tmpChrPå
 = 
	`va_¨g
(
v1
, *);

47  
	`ho°_ˇŒ
(
SYS_SYSTEM
, (
∑øm
 []){{.
pdChrPå
=
tmpChrPå
}, {.
pdI¡
=
	`°æí
(tmpChrPtr)}});

48 
	}
}

50 
	$ho°_›í
(
va_li°
 
v1
) {

51 *
tmpChrPå
;

53 
tmpChrPå
 = 
	`va_¨g
(
v1
, *);

54  
	`ho°_ˇŒ
(
SYS_OPEN
, (
∑øm
 []){{.
pdChrPå
=
tmpChrPå
}, {.
pdI¡
=
	`va_¨g
(
v1
, )}, {.pdI¡=
	`°æí
(tmpChrPtr)}});

55 
	}
}

57 
	$ho°_˛o£
(
va_li°
 
v1
) {

58  
	`ho°_ˇŒ
(
SYS_CLOSE
, (
∑øm
 []){{.
pdI¡
=
	`va_¨g
(
v1
, )}});

59 
	}
}

61 
	$ho°_wrôe
(
va_li°
 
v1
) {

62  
	`ho°_ˇŒ
(
SYS_WRITE
, (
∑øm
 []){{.
pdI¡
=
	`va_¨g
(
v1
, )}, {.
pdPå
=va_arg(v1, *)}, {.pdInt=va_arg(v1, )}});

63 
	}
}

65 
	$ho°_a˘i⁄
(
HOST_SYSCALL
 
a˘i⁄
, ...)

67 
ªsu…
;

69 
va_li°
 
v1
;

70 
	`va_°¨t
(
v1
, 
a˘i⁄
);

72 
ªsu…
 = 
h˛
[
a˘i⁄
].
	`Âå
(
v1
);

74 
	`va_íd
(
v1
);

76  
ªsu…
;

77 
	}
}

	@CORTEX_M4F_STM32F4/src/mmtest.c

1 
	~"FªeRTOS.h
"

2 
	~"fio.h
"

3 
	~"˛ib.h
"

6 *
pvP‹tMÆloc
(
size_t
 
xW™ãdSize
);

7 
vP‹tFªe
(*
pv
);

8 
size_t
 
xP‹tGëFªeHópSize
();

10 
	s¶Ÿ
 {

11 *
	mpoöãr
;

12 
	msize
;

13 
	mlf§
;

16 
	#CIRCBUFSIZE
 5000

	)

17 
	gwrôe_poöãr
, 
	gªad_poöãr
;

18 
¶Ÿ
 
	g¶Ÿs
[
CIRCBUFSIZE
];

19 
	glf§
 = 0xACE1;

22 
	$cúcbuf_size
()

24  (
wrôe_poöãr
 + 
CIRCBUFSIZE
 - 
ªad_poöãr
) % CIRCBUFSIZE;

25 
	}
}

27 
	$wrôe_cb
(
¶Ÿ
 
foo
)

29 i‡(
	`cúcbuf_size
(Ë=
CIRCBUFSIZE
 - 1) {

30 
	`fio_¥ötf
(2, "\r\ncircular buffer overflow\r\n");

33 
¶Ÿs
[
wrôe_poöãr
++] = 
foo
;

34 
wrôe_poöãr
 %
CIRCBUFSIZE
;

35 
	}
}

37 
¶Ÿ
 
	$ªad_cb
()

39 
¶Ÿ
 
foo
;

40 i‡(
wrôe_poöãr
 =
ªad_poöãr
) {

42  (
¶Ÿ
){ .
poöãr
=
NULL
, .
size
=0, .
lf§
=0 };

44 
foo
 = 
¶Ÿs
[
ªad_poöãr
++];

45 
ªad_poöãr
 %
CIRCBUFSIZE
;

46  
foo
;

47 
	}
}

51 
	$¥ng
(Ë
	`__©åibuã__
((
«ked
));

52 
	$¥ng
(){

77 
	`__asm__
 (

94 : "Ù" (
lf§
)

95 : "r" (
lf§
)

98 
	`__asm__
("bxÜr\t\n");

101 
	}
}

104 
	$mmã°_comm™d
(
n
, *
¨gv
[]){

105 
i
, 
size
;

106 *
p
;

108 
	`fio_¥ötf
(2, "\r\n");

110 
size
 = 
	`¥ng
() & 0x7FF;

111 
	`fio_¥ötf
(1, "åyÅÿÆloˇã %d byãs\r\n", 
size
);

112 
p
 = (*Ë
	`pvP‹tMÆloc
(
size
);

113 
	`fio_¥ötf
(1, "mÆlo¯ªtu∫ed 0x%x\r\n", 
p
);

114 i‡(
p
 =
NULL
) {

116 
	`cúcbuf_size
() > 0) {

118 
¶Ÿ
 
foo
 = 
	`ªad_cb
();

119 
p
 = 
foo
.
poöãr
;

120 
lf§
 = 
foo
.lfsr;

121 
size
 = 
foo
.size;

122 
	`fio_¥ötf
(1, "‰ìá block, sizê%d\r\n", 
size
);

123 
i
 = 0; i < 
size
; i++) {

124 
u
 = 
p
[
i
];

125 
v
 = (Ë
	`¥ng
();

126 i‡(
u
 !
v
) {

127 
	`fio_¥ötf
(1, "OUCH: u=%x, v=%x\r\n", 
u
, 
v
);

131 
	`vP‹tFªe
(
p
);

132 i‡((
	`¥ng
() & 1) == 0) ;

135 
	`fio_¥ötf
(1, "Æloˇãá block, sizê%d\r\n", 
size
);

136 
	`wrôe_cb
((
¶Ÿ
){.
poöãr
=
p
, .
size
=size, .
lf§
=lfsr});

137 
i
 = 0; i < 
size
; i++) {

138 
p
[
i
] = (Ë
	`¥ng
();

143 
	}
}

	@CORTEX_M4F_STM32F4/src/osdebug.c

1 
	$osDbgPrötf
(c⁄° * 
fmt
, ...Ë{ 
	}
}

	@CORTEX_M4F_STM32F4/src/romfs.c

1 
	~<°rög.h
>

2 
	~<FªeRTOS.h
>

3 
	~<£mphr.h
>

4 
	~<uni°d.h
>

5 
	~"fio.h
"

6 
	~"fûesy°em.h
"

7 
	~"romfs.h
"

8 
	~"osdebug.h
"

9 
	~"hash-djb2.h
"

11 
	sromfs_fds_t
 {

12 c⁄° 
uöt8_t
 * 
	mfûe
;

13 
uöt32_t
 
	mcurs‹
;

16 
romfs_fds_t
 
	gromfs_fds
[
MAX_FDS
];

18 
uöt32_t
 
	$gë_u«lig√d
(c⁄° 
uöt8_t
 * 
d
) {

19  ((
uöt32_t
Ë
d
[0]) | ((uint32_t) (d[1] << 8)) | ((uint32_t) (d[2] << 16)) | ((uint32_t) (d[3] << 24));

20 
	}
}

22 
ssize_t
 
	$romfs_ªad
(* 
›aque
, * 
buf
, 
size_t
 
cou¡
) {

23 
romfs_fds_t
 * 
f
 = (romfs_fds_à*Ë
›aque
;

25 c⁄° 
uöt8_t
 * 
size_p
 = 
f
->
fûe
 - 20;

26 
uöt32_t
 
size
 = 
	`gë_u«lig√d
(
size_p
);

28 i‡((
f
->
curs‹
 + 
cou¡
Ë> 
size
)

29 
cou¡
 = 
size
 - 
f
->
curs‹
;

31 
	`mem˝y
(
buf
, 
f
->
fûe
 + f->
curs‹
, 
cou¡
);

32 
f
->
curs‹
 +
cou¡
;

34  
cou¡
;

35 
	}
}

37 
off_t
 
	$romfs_£ek
(* 
›aque
, 
off_t
 
off£t
, 
whí˚
) {

38 
romfs_fds_t
 * 
f
 = (romfs_fds_à*Ë
›aque
;

40 c⁄° 
uöt8_t
 * 
size_p
 = 
f
->
fûe
 - 20;

41 
uöt32_t
 
size
 = 
	`gë_u«lig√d
(
size_p
);

42 
uöt32_t
 
‹igö
;

44 
whí˚
) {

45 
SEEK_SET
:

46 
‹igö
 = 0;

48 
SEEK_CUR
:

49 
‹igö
 = 
f
->
curs‹
;

51 
SEEK_END
:

52 
‹igö
 = 
size
;

58 
off£t
 = 
‹igö
 + offset;

60 i‡(
off£t
 < 0)

62 i‡(
off£t
 > 
size
)

63 
off£t
 = 
size
;

65 
f
->
curs‹
 = 
off£t
;

67  
off£t
;

68 
	}
}

71 c⁄° 
uöt8_t
 * 
	gg_romfs
;

72 c⁄° 
uöt8_t
 * 
	$romfs_gë_fûe_by_hash
(c⁄° 
uöt8_t
 * 
romfs
, 
uöt32_t
 
h
, uöt32_à* 
Àn
) {

73 c⁄° 
uöt8_t
 * 
mëa
;

74 
g_romfs
 = 
romfs
;

76 
mëa
 = 
romfs
; 
	`gë_u«lig√d
(meta) && get_unaligned(meta + 4); meta += get_unaligned(meta + 4) + 24) {

77 i‡(
	`gë_u«lig√d
(
mëa
Ë=
h
) {

78 i‡(
Àn
) {

79 *
Àn
 = 
	`gë_u«lig√d
(
mëa
 + 4);

81  
mëa
 + 24;

85  
NULL
;

86 
	}
}

88 
	$romfs_›í
(* 
›aque
, c⁄° * 
∑th
, 
Êags
, 
mode
) {

89 
uöt32_t
 
h
 = 
	`hash_djb2
((c⁄° 
uöt8_t
 *Ë
∑th
, -1);

90 c⁄° 
uöt8_t
 * 
romfs
 = (c⁄° uöt8_à*Ë
›aque
;

91 c⁄° 
uöt8_t
 * 
fûe
;

92 
r
 = -1;

94 
fûe
 = 
	`romfs_gë_fûe_by_hash
(
romfs
, 
h
, 
NULL
);

96 i‡(
fûe
) {

97 
r
 = 
	`fio_›í
(
romfs_ªad
, 
NULL
, 
romfs_£ek
, NULL, NULL);

98 i‡(
r
 > 0) {

99 
romfs_fds
[
r
].
fûe
 = file;

100 
romfs_fds
[
r
].
curs‹
 = 0;

101 
	`fio_£t_›aque
(
r
, 
romfs_fds
 +Ñ);

104  
r
;

105 
	}
}

107 
	$ªgi°î_romfs
(c⁄° * 
mou¡poöt
, c⁄° 
uöt8_t
 * 
romfs
) {

109 
	`ªgi°î_fs
(
mou¡poöt
, 
romfs_›í
, (*Ë
romfs
);

110 
	}
}

	@CORTEX_M4F_STM32F4/src/shell.c

1 
	~"shñl.h
"

2 
	~<°ddef.h
>

3 
	~"˛ib.h
"

4 
	~<°rög.h
>

5 
	~"fio.h
"

6 
	~"fûesy°em.h
"

8 
	~"FªeRTOS.h
"

9 
	~"èsk.h
"

10 
	~"ho°.h
"

13 c⁄° *
	m«me
;

14 
cmdfunc
 *
	mÂå
;

15 c⁄° *
	mdesc
;

16 } 
	tcmdli°
;

20 
	#MAX_FS
 16

	)

21 
	sfs_t
 {

22 
uöt32_t
 
	mhash
;

23 
fs_›í_t
 
	mcb
;

24 * 
	m›aque
;

27 c⁄° 
uöt8_t
 * 
g_romfs
;

33 
fs_t
 
fss
[
MAX_FS
];

35 
ls_comm™d
(, **);

36 
m™_comm™d
(, **);

37 
ˇt_comm™d
(, **);

38 
ps_comm™d
(, **);

39 
ho°_comm™d
(, **);

40 
hñp_comm™d
(, **);

41 
ho°_comm™d
(, **);

42 
mmã°_comm™d
(, **);

45 
©oi
(*
öput
);

48 
ã°_comm™d
(, **);

51 
uöt32_t
 
	$gë_u«lig√d
(c⁄° 
uöt8_t
 * 
d
) {

52  ((
uöt32_t
Ë
d
[0]) | ((uint32_t) (d[1] << 8)) | ((uint32_t) (d[2] << 16)) | ((uint32_t) (d[3] << 24));

53 
	}
}

54 
	#MKCL
(
n
, 
d
Ë{.
«me
=#n, .
Âå
Ú ## 
_comm™d
, .
desc
=d}

	)

56 
cmdli°
 
	g˛
[]={

57 
MKCL
(
ls
, "List directory"),

58 
MKCL
(
m™
, "ShowÅhe manual ofÅhe command"),

59 
MKCL
(
ˇt
, "Concatenate filesándÖrint onÅhe stdout"),

60 
MKCL
(
ps
, "Reportá snapshot ofÅhe currentÖrocesses"),

61 
MKCL
(
ho°
, "Run command on host"),

62 
MKCL
(
mmã°
, "heap memoryállocationÅest"),

63 
MKCL
(
hñp
, "help"),

64 
MKCL
(
ã°
, "testÇew function")

67 
	$∑r£_comm™d
(*
°r
, *
¨gv
[]){

68 
b_quŸe
=0, 
b_dbquŸe
=0;

69 
i
;

70 
cou¡
=0, 
p
=0;

71 
i
=0; 
°r
[i]; ++i){

72 if(
°r
[
i
]=='\'')

73 ++
b_quŸe
;

74 if(
°r
[
i
]=='"')

75 ++
b_dbquŸe
;

76 if(
°r
[
i
]==' '&&
b_quŸe
%2==0&&
b_dbquŸe
%2==0){

77 
°r
[
i
]='\0';

78 
¨gv
[
cou¡
++]=&
°r
[
p
];

79 
p
=
i
+1;

83 
¨gv
[
cou¡
++]=&
°r
[
p
];

85  
cou¡
;

86 
	}
}

88 
	$ls_comm™d
(
n
, *
¨gv
[]){

89 if(
n
 == 1){

91 
fss
[0].
	`cb
(fss[0].
›aque
, "romfs", 0, 
O_RDONLY
);

93 c⁄° 
uöt8_t
 * 
mëa
;

94 
	`fio_¥ötf
(1, "\r\n");

96 
mëa
 = 
g_romfs
 ; 
	`gë_u«lig√d
(meta) && get_unaligned(meta+4) ; meta+=get_unaligned(meta+4) + 24){

98 
	`fio_¥ötf
(1, "%†", 
mëa
+8);

100 
	`fio_¥ötf
(1, "\r\n");

102 
	}
}

104 
	$fûedump
(c⁄° *
fûíame
){

105 
buf
[128];

107 
fd
=
	`fs_›í
(
fûíame
, 0, 
O_RDONLY
);

109 if(
fd
==
OPENFAIL
)

112 
	`fio_¥ötf
(1, "\r\n");

114 
cou¡
;

115 (
cou¡
=
	`fio_ªad
(
fd
, 
buf
, (buf)))>0){

116 
	`fio_wrôe
(1, 
buf
, 
cou¡
);

119 
	`fio_˛o£
(
fd
);

121 
	}
}

123 
	$ps_comm™d
(
n
, *
¨gv
[]){

124 sig√d 
buf
[1024];

125 
	`vTaskLi°
(
buf
);

126 
	`fio_¥ötf
(1, "\n\rName State Priority Stack Num\n\r");

127 
	`fio_¥ötf
(1, "*******************************************\n\r");

128 
	`fio_¥ötf
(1, "%s\r\n", 
buf
 + 2);

129 
	}
}

131 
	$ˇt_comm™d
(
n
, *
¨gv
[]){

132 if(
n
==1){

133 
	`fio_¥ötf
(2, "\r\nUsage: cat <filename>\r\n");

137 if(!
	`fûedump
(
¨gv
[1]))

138 
	`fio_¥ötf
(2, "\r\n%†nÿsuch fûê‹ dúe˘‹y.\r\n", 
¨gv
[1]);

139 
	}
}

141 
	$m™_comm™d
(
n
, *
¨gv
[]){

142 if(
n
==1){

143 
	`fio_¥ötf
(2, "\r\nUsage: man <command>\r\n");

147 
buf
[128]="/romfs/manual/";

148 
	`°rˇt
(
buf
, 
¨gv
[1]);

150 if(!
	`fûedump
(
buf
))

151 
	`fio_¥ötf
(2, "\r\nManualÇotávailable.\r\n");

152 
	}
}

154 
	$ho°_comm™d
(
n
, *
¨gv
[]){

155 
i
, 
Àn
 = 0, 
∫t
;

156 
comm™d
[128] = {0};

158 if(
n
>1){

159 
i
 = 1; i < 
n
; i++) {

160 
	`mem˝y
(&
comm™d
[
Àn
], 
¨gv
[
i
], 
	`°æí
(argv[i]));

161 
Àn
 +(
	`°æí
(
¨gv
[
i
]) + 1);

162 
comm™d
[
Àn
 - 1] = ' ';

164 
∫t
=
	`ho°_a˘i⁄
(
SYS_SYSTEM
, 
comm™d
);

165 
	`fio_¥ötf
(1, "\r\nföish wôhÉxô codê%d.\r\n", 
∫t
);

168 
	`fio_¥ötf
(2, "\r\nUsage: host 'command'\r\n");

170 
	}
}

172 
	$hñp_comm™d
(
n
,*
¨gv
[]){

173 
i
;

174 
	`fio_¥ötf
(1, "\r\n");

175 
i
=0;i<(
˛
)/(cl[0]); ++i){

176 
	`fio_¥ötf
(1, "%†- %s\r\n", 
˛
[
i
].
«me
, cl[i].
desc
);

178 
	}
}

180 
	$©oi
(*
öput
){

181 
i
;

182 
sum
 = 0;

183 
i
=0 ; 
öput
[i]!='\0' ; i++){

184 
sum
 *= 10;

185 
sum
 +
öput
[
i
] - '0';

187  
sum
;

188 
	}
}

190 
	$ã°_comm™d
(
n
, *
¨gv
[]) {

215 
	}
}

217 
cmdfunc
 *
	$do_comm™d
(c⁄° *
cmd
){

219 
i
;

221 
i
=0; i<(
˛
)/(cl[0]); ++i){

222 if(
	`°rcmp
(
˛
[
i
].
«me
, 
cmd
)==0)

223  
˛
[
i
].
Âå
;

225  
NULL
;

226 
	}
}

227 
	~"shñl.h
"

	@CORTEX_M4F_STM32F4/src/stm32_p103.c

1 
	~"°m32_p103.h
"

2 
	~"°m32f4xx.h
"

3 
	~"°m32f4xx_gpio.h
"

4 
	~"°m32f4xx_rcc.h
"

5 
	~"°m32f4xx_ußπ.h
"

6 
	~"°m32f4xx_exti.h
"

7 
	~"misc.h
"

9 
	$RCC_C⁄figuøti⁄
()

13 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

15 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOA
, 
ENABLE
);

16 
	}
}

20 
	$GPIO_C⁄figuøti⁄
()

22 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

25 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_9
 | 
GPIO_Pö_10
;

26 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

27 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

28 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

29 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

30 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

33 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚9
, 
GPIO_AF_USART1
);

34 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚10
, 
GPIO_AF_USART1
);

35 
	}
}

39 
	$USART1_C⁄figuøti⁄
()

41 
USART_InôTy≥Def
 
USART_InôSåu˘uª
;

52 
USART_InôSåu˘uª
.
USART_BaudR©e
 = 115200;

53 
USART_InôSåu˘uª
.
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

54 
USART_InôSåu˘uª
.
USART_St›Bôs
 = 
USART_St›Bôs_1
;

55 
USART_InôSåu˘uª
.
USART_P¨ôy
 = 
USART_P¨ôy_No
;

56 
USART_InôSåu˘uª
.
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

57 
USART_InôSåu˘uª
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

58 
	`USART_Inô
(
USART1
, &
USART_InôSåu˘uª
);

59 
	}
}

60 
	$öô_rs232
()

62 
	`RCC_C⁄figuøti⁄
();

63 
	`GPIO_C⁄figuøti⁄
();

64 
	`USART1_C⁄figuøti⁄
();

65 
	}
}

67 
	$íabÀ_rs232_öãºu±s
()

69 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

72 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_TXE
, 
DISABLE
);

73 
	`USART_ITC⁄fig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

77 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USART1_IRQn
;

78 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

79 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

80 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

81 
	}
}

83 
	$íabÀ_rs232
()

86 
	`USART_Cmd
(
USART1
, 
ENABLE
);

87 
	}
}

	@CORTEX_M4F_STM32F4/src/string-util.c

1 
	~<°ddef.h
>

2 
	~<°döt.h
>

3 
	~<limôs.h
>

5 
	#ALIGN
 ((
size_t
))

	)

6 
	#ONES
 ((
size_t
)-1/
UCHAR_MAX
)

	)

7 
	#HIGHS
 (
ONES
 * (
UCHAR_MAX
/2+1))

	)

8 
	#HASZERO
(
x
Ë((x)-
ONES
 & ~(xË& 
HIGHS
)

	)

10 
	#SS
 ((
size_t
))

	)

11 *
	$mem£t
(*
de°
, 
c
, 
size_t
 
n
)

13 *
s
 = 
de°
;

14 
c
 = ()c;

15 ; ((
uöçå_t
)
s
 & 
ALIGN
Ë&& 
n
;Ç--Ë*s++ = 
c
;

16 i‡(
n
) {

17 
size_t
 *
w
, 
k
 = 
ONES
 * 
c
;

18 
w
 = (*)
s
; 
n
>=
SS
;Ç-=SS, w++Ë*w = 
k
;

19 
s
 = (*)
w
; 
n
;Ç--, s++Ë*†
c
;

21  
de°
;

22 
	}
}

24 *
	$mem˝y
(*
de°
, c⁄° *
§c
, 
size_t
 
n
)

26 *
ªt
 = 
de°
;

29 
uöt8_t
 *
d°8
 = 
de°
;

30 c⁄° 
uöt8_t
 *
§c8
 = 
§c
;

31 
n
 % 4) {

32 3 : *
d°8
++ = *
§c8
++;

33 2 : *
d°8
++ = *
§c8
++;

34 1 : *
d°8
++ = *
§c8
++;

39 
uöt32_t
 *
d°32
 = (*)
d°8
;

40 c⁄° 
uöt32_t
 *
§c32
 = (*)
§c8
;

41 
n
 =Ç / 4;

42 
n
--) {

43 *
d°32
++ = *
§c32
++;

46  
ªt
;

47 
	}
}

49 *
	$°rchr
(c⁄° *
s
, 
c
)

51 ; *
s
 && *†!
c
; s++);

52  (*
s
 =
c
Ë? (*)†: 
NULL
;

53 
	}
}

55 *
	$°r˝y
(*
de°
, c⁄° *
§c
)

57 c⁄° *
s
 = 
§c
;

58 *
d
 = 
de°
;

59 (*
d
++ = *
s
++));

60  
de°
;

61 
	}
}

63 *
	$°∫˝y
(*
de°
, c⁄° *
§c
, 
size_t
 
n
)

65 c⁄° *
s
 = 
§c
;

66 *
d
 = 
de°
;

67 
n
-- && (*
d
++ = *
s
++));

68  
de°
;

69 
	}
}

71 
	$°rcmp
(c⁄° *
a
, c⁄° *
b
)

73 *
a
 && (*a==*
b
))

74 ++
a
, ++
b
;

75  *
a
-*
b
;

76 
	}
}

	@CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c

117 
	~"°m32f4xx.h
"

143 
	#VECT_TAB_OFFSET
 0x00

	)

149 
	#PLL_M
 25

	)

150 
	#PLL_N
 300

	)

153 
	#PLL_P
 2

	)

156 
	#PLL_Q
 7

	)

176 
uöt32_t
 
	gSy°emC‹eClock
 = 150000000;

178 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

188 
SëSysClock
();

189 #ifde‡
DATA_IN_ExtSRAM


190 
Sy°emInô_ExtMemCé
();

208 
	$Sy°emInô
()

211 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

212 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

216 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

219 
RCC
->
CFGR
 = 0x00000000;

222 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

225 
RCC
->
PLLCFGR
 = 0x24003010;

228 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

231 
RCC
->
CIR
 = 0x00000000;

233 #ifde‡
DATA_IN_ExtSRAM


234 
	`Sy°emInô_ExtMemCé
();

239 
	`SëSysClock
();

242 #ifde‡
VECT_TAB_SRAM


243 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

245 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

247 
	}
}

285 
	$Sy°emC‹eClockUpd©e
()

287 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

290 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

292 
tmp
)

295 
Sy°emC‹eClock
 = 
HSI_VALUE
;

298 
Sy°emC‹eClock
 = 
HSE_VALUE
;

305 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

306 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

308 i‡(
∂lsour˚
 != 0)

311 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

316 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

319 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

320 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

323 
Sy°emC‹eClock
 = 
HSI_VALUE
;

328 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

330 
Sy°emC‹eClock
 >>
tmp
;

331 
	}
}

341 
	$SëSysClock
()

346 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

349 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

354 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

355 
SèπUpCou¡î
++;

356 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

358 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

360 
HSESètus
 = (
uöt32_t
)0x01;

364 
HSESètus
 = (
uöt32_t
)0x00;

367 i‡(
HSESètus
 =(
uöt32_t
)0x01)

370 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

371 
PWR
->
CR
 |
PWR_CR_VOS
;

374 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

377 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

380 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

383 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

384 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

387 
RCC
->
CR
 |
RCC_CR_PLLON
;

390 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

395 
FLASH
->
ACR
 = 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_4WS
;

398 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

399 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

402 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

411 
	}
}

419 #ifde‡
DATA_IN_ExtSRAM


428 
	$Sy°emInô_ExtMemCé
()

451 
RCC
->
AHB1ENR
 = 0x00000078;

454 
GPIOD
->
AFR
[0] = 0x00cc00cc;

455 
GPIOD
->
AFR
[1] = 0xcc0ccccc;

457 
GPIOD
->
MODER
 = 0xaaaa0a0a;

459 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

461 
GPIOD
->
OTYPER
 = 0x00000000;

463 
GPIOD
->
PUPDR
 = 0x00000000;

466 
GPIOE
->
AFR
[0] = 0xc00cc0cc;

467 
GPIOE
->
AFR
[1] = 0xcccccccc;

469 
GPIOE
->
MODER
 = 0xaaaa828a;

471 
GPIOE
->
OSPEEDR
 = 0xffffc3cf;

473 
GPIOE
->
OTYPER
 = 0x00000000;

475 
GPIOE
->
PUPDR
 = 0x00000000;

478 
GPIOF
->
AFR
[0] = 0x00cccccc;

479 
GPIOF
->
AFR
[1] = 0xcccc0000;

481 
GPIOF
->
MODER
 = 0xaa000aaa;

483 
GPIOF
->
OSPEEDR
 = 0xff000fff;

485 
GPIOF
->
OTYPER
 = 0x00000000;

487 
GPIOF
->
PUPDR
 = 0x00000000;

490 
GPIOG
->
AFR
[0] = 0x00cccccc;

491 
GPIOG
->
AFR
[1] = 0x000000c0;

493 
GPIOG
->
MODER
 = 0x00080aaa;

495 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

497 
GPIOG
->
OTYPER
 = 0x00000000;

499 
GPIOG
->
PUPDR
 = 0x00000000;

503 
RCC
->
AHB3ENR
 = 0x00000001;

506 
FSMC_B™k1
->
BTCR
[2] = 0x00001015;

507 
FSMC_B™k1
->
BTCR
[3] = 0x00010603;

508 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

536 
	}
}

	@CORTEX_M4F_STM32F4/stm32f4xx_conf.h

29 #i‚de‡
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

32 #i‡
deföed
 (
HSE_VALUE
)

34 #unde‡
HSE_VALUE


35 
	#HSE_VALUE
 ((
uöt32_t
)8000000)

	)

40 
	~"°m32f4xx_adc.h
"

41 
	~"°m32f4xx_ˇn.h
"

42 
	~"°m32f4xx_¸c.h
"

43 
	~"°m32f4xx_¸yp.h
"

44 
	~"°m32f4xx_dac.h
"

45 
	~"°m32f4xx_dbgmcu.h
"

46 
	~"°m32f4xx_dcmi.h
"

47 
	~"°m32f4xx_dma.h
"

48 
	~"°m32f4xx_exti.h
"

49 
	~"°m32f4xx_Êash.h
"

50 
	~"°m32f4xx_…dc.h
"

51 
	~"°m32f4xx_dma2d.h
"

52 
	~"°m32f4xx_fmc.h
"

53 
	~"°m32f4xx_hash.h
"

54 
	~"°m32f4xx_gpio.h
"

55 
	~"°m32f4xx_i2c.h
"

56 
	~"°m32f4xx_iwdg.h
"

57 
	~"°m32f4xx_pwr.h
"

58 
	~"°m32f4xx_rcc.h
"

59 
	~"°m32f4xx_∫g.h
"

60 
	~"°m32f4xx_πc.h
"

61 
	~"°m32f4xx_sdio.h
"

62 
	~"°m32f4xx_•i.h
"

63 
	~"°m32f4xx_syscfg.h
"

64 
	~"°m32f4xx_tim.h
"

65 
	~"°m32f4xx_ußπ.h
"

66 
	~"°m32f4xx_wwdg.h
"

67 
	~"misc.h
"

83 #ifde‡ 
USE_FULL_ASSERT


93 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

95 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

97 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@CORTEX_M4F_STM32F4/stm32f4xx_it.c

31 
	~"°m32f4xx_ô.h
"

32 
	~"maö.h
"

54 
	$NMI_H™dÀr
()

56 
	}
}

63 
	$H¨dFau…_H™dÀr
()

69 
	}
}

76 
	$MemM™age_H™dÀr
()

82 
	}
}

89 
	$BusFau…_H™dÀr
()

95 
	}
}

102 
	$UßgeFau…_H™dÀr
()

108 
	}
}

115 
	$SVC_H™dÀr
()

117 
	}
}

124 
	$DebugM⁄_H™dÀr
()

126 
	}
}

133 
	$PídSV_H™dÀr
()

135 
	}
}

142 
	$SysTick_H™dÀr
()

144 
	}
}

	@CORTEX_M4F_STM32F4/stm32f4xx_it.h

29 #i‚de‡
__STM32F4xx_IT_H


30 
	#__STM32F4xx_IT_H


	)

32 #ifde‡
__˝lu•lus


37 
	~"°m32f4xx.h
"

43 
NMI_H™dÀr
();

44 
H¨dFau…_H™dÀr
();

45 
MemM™age_H™dÀr
();

46 
BusFau…_H™dÀr
();

47 
UßgeFau…_H™dÀr
();

48 
SVC_H™dÀr
();

49 
DebugM⁄_H™dÀr
();

50 
PídSV_H™dÀr
();

51 
SysTick_H™dÀr
();

53 #ifde‡
__˝lu•lus


	@CORTEX_M4F_STM32F4/traffic/draw_graph.c

1 
	~<°dio.h
>

3 
	~"maö.h
"

4 
	~"FªeRTOS.h
"

5 
	~"èsk.h
"

6 
	~"døw_gøph.h
"

9 
gøph_öfo
 
	g„n˚_öfo
 [] = {

10 {
FENCE_V_X
, 
FENCE_V_Y
, {
FENCE_V_WIDTH
}, {
FENCE_V_HEIGHT
}},

11 {
FENCE_H_X
, 
FENCE_H_Y
, {
FENCE_H_WIDTH
}, {
FENCE_H_HEIGHT
}},

12 {
FENCE_V_X
, 
FENCE_V_Y_NEXT
, {
FENCE_V_WIDTH
}, {
FENCE_V_HEIGHT
}},

13 {
FENCE_H_X
, 
FENCE_H_Y_NEXT
, {
FENCE_H_WIDTH
}, {
FENCE_H_HEIGHT
}},

14 {
FENCE_V_X_NEXT
, 
FENCE_V_Y
, {
FENCE_V_WIDTH
}, {
FENCE_V_HEIGHT
}},

15 {
FENCE_H_X_NEXT
, 
FENCE_H_Y
, {
FENCE_H_WIDTH
}, {
FENCE_H_HEIGHT
}},

16 {
FENCE_V_X_NEXT
, 
FENCE_V_Y_NEXT
, {
FENCE_V_WIDTH
}, {
FENCE_V_HEIGHT
}},

17 {
FENCE_H_X_NEXT
, 
FENCE_H_Y_NEXT
, {
FENCE_H_WIDTH
}, {
FENCE_H_HEIGHT
}},

21 
gøph_öfo
 
	gdlöe_öfo
 [] = {

22 {
DLINE_V_X
, 
DLINE_V_Y
, {
DLINE_V_LEN
},

23 {
LCD_DIR_VERTICAL
}},

24 {
DLINE_V_X
, 
DLINE_V_Y_NEXT
, {
DLINE_V_LEN
},

25 {
LCD_DIR_VERTICAL
}},

26 {
DLINE_V_X
 + 
DLINE_SPACE
, 
DLINE_V_Y
, {
DLINE_V_LEN
},

27 {
LCD_DIR_VERTICAL
}},

28 {
DLINE_V_X
 + 
DLINE_SPACE
, 
DLINE_V_Y_NEXT
, {
DLINE_V_LEN
},

29 {
LCD_DIR_VERTICAL
}},

31 {
DLINE_H_X
, 
DLINE_H_Y
, {
DLINE_H_LEN
},

32 {
LCD_DIR_HORIZONTAL
}},

33 {
DLINE_H_X
, 
DLINE_H_Y
 + 
DLINE_SPACE
,{
DLINE_H_LEN
},

34 {
LCD_DIR_HORIZONTAL
}},

35 {
DLINE_H_X_NEXT
, 
DLINE_H_Y
, {
DLINE_H_LEN
},

36 {
LCD_DIR_HORIZONTAL
}},

37 {
DLINE_H_X_NEXT
, 
DLINE_H_Y
 + 
DLINE_SPACE
,{
DLINE_H_LEN
},

38 {
LCD_DIR_HORIZONTAL
}},

42 
gøph_öfo
 
	gåaffic_light_v_öfo
[] = {

43 {60, 220, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_RED
}},

44 {60, 230, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_YELLOW
}},

45 {60, 240, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_GREEN
}},

46 {180, 100, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_RED
}},

47 {180, 90, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_YELLOW
}},

48 {180, 80, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_GREEN
}},

51 
gøph_öfo
 
	gåaffic_light_h_öfo
[] = {

52 {60, 100, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_RED
}},

53 {50, 100, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_YELLOW
}},

54 {40, 100, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_GREEN
}},

55 {180, 220, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_RED
}},

56 {190, 220, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_YELLOW
}},

57 {200, 220, {
TRAFFIC_LIGHT_RADIUS
}, {
LCD_COLOR_DARK_GREEN
}},

60 
uöt16_t
 
	gåaffic_light_cﬁ‹
[
TRAFFIC_LIGHT_NUM
] =

61 {
LCD_COLOR_RED
, 
LCD_COLOR_YELLOW
, 
LCD_COLOR_GREEN
};

64 
	$DøwEachTøfficLight
(
gøph_öfo
 *
gøph
, 
ödex
,

65 
°©e
)

67 
uöt16_t
 
cﬁ‹
;

69 
cﬁ‹
 = ((
ödex
 % 
TRAFFIC_LIGHT_NUM
Ë=
°©e
) ?

70 
åaffic_light_cﬁ‹
[
°©e
] : 
gøph
->
hd
.
cﬁ‹
;

72 
	`LCD_SëTextCﬁ‹
(
cﬁ‹
);

73 
	`LCD_DøwFuŒCú˛e
(
gøph
->
x
, gøph->
y
, gøph->
wl
.
ødius
);

75 
	}
}

77 
	$DøwTøfficLight
(
v_°©e
, 
h_°©e
)

79 
i
;

80 
ñemíts
 = (
åaffic_light_v_öfo
) /

81 (
åaffic_light_v_öfo
[0]);

83 
i
=0;i<
ñemíts
;i++) {

84 
	`DøwEachTøfficLight
(&
åaffic_light_v_öfo
[
i
], i, 
v_°©e
);

85 
	`DøwEachTøfficLight
(&
åaffic_light_h_öfo
[
i
], i, 
h_°©e
);

88 
	}
}

90 
	$DøwBackground
()

92 
gøph_öfo
 *
gøph
;

94 
	`LCD_SëTextCﬁ‹
(
LCD_COLOR_BLUE
);

95 
gøph
 = 
„n˚_öfo
; gøph->
wl
.
width
; graph++) {

96 
	`LCD_DøwFuŒRe˘
(
gøph
->
x
, gøph->
y
,

97 
gøph
->
wl
.
width
, gøph->
hd
.
height
);

100 
	`LCD_SëTextCﬁ‹
(
LCD_COLOR_YELLOW
);

101 
gøph
 = 
dlöe_öfo
; gøph->
wl
.
Àn
; graph++) {

102 
	`LCD_DøwLöe
(
gøph
->
x
, gøph->
y
, gøph->
wl
.
Àn
, gøph->
hd
.
dú
);

104 
	}
}

	@CORTEX_M4F_STM32F4/traffic/include/draw_graph.h

1 #i‚de‡
DøwBackground_H


2 
	#DøwBackground_H


	)

4 
	#ROAD_WIDTH
 80

	)

7 
	#FENCE_V_WIDTH
 10

	)

8 
	#FENCE_V_HEIGHT
 \

9 ((
LCD_PIXEL_HEIGHT
 - 
ROAD_WIDTH
 - (
FENCE_V_WIDTH
 << 1)Ë>> 1)

	)

12 
	#FENCE_V_X
 \

13 ((
LCD_PIXEL_WIDTH
 - 
ROAD_WIDTH
 - (
FENCE_V_WIDTH
 << 1)Ë>> 1)

	)

16 
	#FENCE_V_Y
 0

	)

22 
	#FENCE_H_WIDTH
 (
FENCE_V_X
 + 
FENCE_V_WIDTH
)

	)

28 
	#FENCE_H_HEIGHT
 
FENCE_V_WIDTH


	)

34 
	#FENCE_H_X
 
FENCE_V_Y


	)

40 
	#FENCE_H_Y
 
FENCE_V_HEIGHT


	)

42 
	#FENCE_V_X_NEXT
 \

43 (
FENCE_V_X
 + 
FENCE_V_WIDTH
 + 
ROAD_WIDTH
)

	)

44 
	#FENCE_V_Y_NEXT
 \

45 (
FENCE_V_Y
 + 
FENCE_V_HEIGHT
 + (
FENCE_V_WIDTH
 << 1Ë+ 
ROAD_WIDTH
)

	)

47 
	#FENCE_H_X_NEXT
 \

48 (
FENCE_H_X
 + 
FENCE_H_WIDTH
 + 
ROAD_WIDTH
)

	)

49 
	#FENCE_H_Y_NEXT
 \

50 (
FENCE_H_Y
 + 
FENCE_H_HEIGHT
 + 
ROAD_WIDTH
)

	)

54 
	#DLINE_TOTAL_WIDTH
 10

	)

55 
	#DLINE_SPACE
 8

	)

58 
	#DLINE_V_X_ROAD
 ((
ROAD_WIDTH
 - 
DLINE_TOTAL_WIDTH
Ë>> 1)

	)

60 
	#DLINE_V_X
 (
FENCE_V_X
 + 
FENCE_V_WIDTH
 + 
DLINE_V_X_ROAD
)

	)

61 
	#DLINE_V_Y
 
FENCE_V_Y


	)

62 
	#DLINE_V_LEN
 
FENCE_V_HEIGHT


	)

63 
	#DLINE_V_Y_NEXT
 (
FENCE_V_HEIGHT
 + (
FENCE_V_WIDTH
 << 1Ë+ 
ROAD_WIDTH
)

	)

66 
	#DLINE_H_Y_ROAD
 
DLINE_V_X_ROAD


	)

68 
	#DLINE_H_X
 
FENCE_V_Y


	)

69 
	#DLINE_H_Y
 (
FENCE_V_HEIGHT
 + 
FENCE_V_WIDTH
 + 
DLINE_H_Y_ROAD
)

	)

70 
	#DLINE_H_LEN
 
FENCE_V_X


	)

71 
	#DLINE_H_X_NEXT
 (
FENCE_V_X
 + (
FENCE_H_HEIGHT
 << 1Ë+ 
ROAD_WIDTH
)

	)

74 
	#TRAFFIC_LIGHT_NUM
 3

	)

75 
	#TRAFFIC_LIGHT_RADIUS
 5

	)

77 
	#LCD_COLOR_DARK_RED
 
	`ASSEMBLE_RGB
(0x75, 0, 0)

	)

78 
	#LCD_COLOR_DARK_YELLOW
 
	`ASSEMBLE_RGB
(0xA6, 0xA6, 0)

	)

79 
	#LCD_COLOR_DARK_GREEN
 
	`ASSEMBLE_RGB
(0, 0xA6, 0)

	)

82 
	mCAR_V_DOWN
,

83 
	mCAR_V_UP
,

84 
	mCAR_H_LEFT
,

85 
	mCAR_H_RIGHT
,

86 
	mCAR_NUM_DIRECTIONS


89 
	sgøph_öfo
 {

90 
öt16_t
 
	mx
;

91 
öt16_t
 
	my
;

94 
uöt16_t
 
	mwidth
;

95 
uöt16_t
 
	mÀn
;

96 
uöt16_t
 
	mødius
;

97 } 
	mwl
;

100 
uöt16_t
 
	mheight
;

101 
uöt8_t
 
	mdú
;

102 
uöt16_t
 
	mcﬁ‹
;

103 } 
	mhd
;

107 
DøwBackground
();

108 
DøwTøfficLight
(, );

	@CORTEX_M4F_STM32F4/traffic/include/move_car.h

1 #i‚de‡
MoveC¨_H


2 
	#MoveC¨_H


	)

3 
	~"døw_gøph.h
"

4 
	~"FªeRTOS.h
"

5 
	~"èsk.h
"

6 
	~"queue.h
"

8 
	#CAR_WIDTH
 10

	)

9 
	#CAR_HEIGHT
 20

	)

10 
	#CAR_STEP
 10

	)

12 
	#CAR_FENCE_DISTANCE
 10

	)

14 
	#CAR_V_DOWN_X
 (
FENCE_V_X
 + 
FENCE_V_WIDTH
 + 
CAR_FENCE_DISTANCE
)

	)

15 
	#CAR_V_UP_X
 (
DLINE_V_X
 + 
DLINE_TOTAL_WIDTH
 + 
CAR_FENCE_DISTANCE
)

	)

17 
	#CAR_H_LEFT_Y
 (
FENCE_H_Y
 + 
FENCE_H_HEIGHT
 + 
CAR_FENCE_DISTANCE
)

	)

18 
	#CAR_H_RIGHT_Y
 (
DLINE_H_Y
 + 
DLINE_TOTAL_WIDTH
 + 
CAR_FENCE_DISTANCE
)

	)

20 
	#CAR_IN_RANGE
(
x
, 
y
) \

21 
x
 >0 && x < 
LCD_PIXEL_WIDTH
 && 
y
 >0 && y <
LCD_PIXEL_HEIGHT


	)

23 
	#TRAFFIC_GREEN_TICK
 4000 / 
p‹tTICK_RATE_MS


	)

24 
	#TRAFFIC_YELLOW_TICK
 800 / 
p‹tTICK_RATE_MS


	)

25 
	#TRAFFIC_TICK_SLICE
 100 / 
p‹tTICK_RATE_MS


	)

28 
	mTRAFFIC_RED
,

29 
	mTRAFFIC_YELLOW
,

30 
	mTRAFFIC_GREEN
,

31 
	mTRAFFIC_COUNT


34 
	sˇr_öfo
 {

35 
uöt16_t
 
	mcﬁ‹
;

36 
uöt16_t
 
	mª£rved
;

37 
gøph_öfo
 
	mˇr_gøph
;

41 
MoveC¨
(, );

42 
Rï‹tEº‹
(*);

	@CORTEX_M4F_STM32F4/traffic/move_car.c

1 
	~<°dio.h
>

2 
	~<°dlib.h
>

4 
	~"maö.h
"

5 
	~"move_ˇr.h
"

7 
ˇr_öfo
 
	gˇr_v_down_li°
[] = {

8 {0, 0, {
CAR_V_DOWN_X
, 90, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

9 {0, 0, {
CAR_V_DOWN_X
, 60, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

10 {0, 0, {
CAR_V_DOWN_X
, 30, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

11 {0, 0, {
CAR_V_DOWN_X
, 0, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

15 
ˇr_öfo
 
	gˇr_v_up_li°
[] = {

16 {0, 0, {
CAR_V_UP_X
, 
LCD_PIXEL_HEIGHT
 - 120, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

17 {0, 0, {
CAR_V_UP_X
, 
LCD_PIXEL_HEIGHT
 - 90, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

18 {0, 0, {
CAR_V_UP_X
, 
LCD_PIXEL_HEIGHT
 - 60, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

19 {0, 0, {
CAR_V_UP_X
, 
LCD_PIXEL_HEIGHT
 - 30, {
CAR_WIDTH
}, {
CAR_HEIGHT
}}},

24 
ˇr_öfo
 
	gˇr_h_À·_li°
[] = {

25 {0, 0, {
LCD_PIXEL_WIDTH
-60, 
CAR_H_LEFT_Y
, {
CAR_HEIGHT
}, {
CAR_WIDTH
}}},

26 {0, 0, {
LCD_PIXEL_WIDTH
-30, 
CAR_H_LEFT_Y
, {
CAR_HEIGHT
}, {
CAR_WIDTH
}}},

30 
ˇr_öfo
 
	gˇr_h_right_li°
[] = {

31 {0, 0, {60, 
CAR_H_RIGHT_Y
, {
CAR_HEIGHT
}, {
CAR_WIDTH
}}},

32 {0, 0, {30, 
CAR_H_RIGHT_Y
, {
CAR_HEIGHT
}, {
CAR_WIDTH
}}},

37 
ˇr_öfo
 *
	gˇrs_Æl
[
CAR_NUM_DIRECTIONS
] = {

38 
ˇr_v_down_li°
, 
ˇr_v_up_li°
, 
ˇr_h_À·_li°
, 
ˇr_h_right_li°


41 
uöt16_t
 
	gcﬁ‹_¨øy
[] = {
LCD_COLOR_GREY
, 
LCD_COLOR_BLUE
,

42 
LCD_COLOR_BLUE2
, 
LCD_COLOR_RED
,

43 
LCD_COLOR_MAGENTA
, 
LCD_COLOR_GREEN
,

44 
LCD_COLOR_CYAN
, 
LCD_COLOR_YELLOW
};

46 
	$Rï‹tEº‹
(*
°r
)

48 
sFONT
 *
f⁄t
;

50 
f⁄t
 = 
	`LCD_GëF⁄t
();

52 
	`LCD_SëBackCﬁ‹
(
LCD_COLOR_BLACK
);

53 
	`LCD_CÀ¨Löe
(
LCD_PIXEL_HEIGHT
 - 
f⁄t
->
Height
);

55 
	`LCD_SëBackCﬁ‹
(
LCD_COLOR_BLUE
);

57 
	`LCD_Di•œySåögLöe
(
LCD_PIXEL_HEIGHT
 - 
f⁄t
->
Height
,

58 (
uöt8_t
 *Ë
°r
);

60 
	}
}

62 
uöt16_t
 
	$C¨GëCﬁ‹
()

64 
uöt16_t
 
cﬁ‹_ödex
;

67 
	`RNG_GëFœgSètus
(
RNG_FLAG_DRDY
Ë!
SET
)

70 
cﬁ‹_ödex
 = 
	`RNG_GëR™domNumbî
() %

71 ((
cﬁ‹_¨øy
) / (color_array[0]));

73  
cﬁ‹_¨øy
[
cﬁ‹_ödex
];

74 
	}
}

83 
	$CheckOµosôeDúC¨s
(
gøph_öfo
 *
g_±r
, 
dú
,

84 
di°™˚
, 
limô
)

86 
ˇr_öfo
 *
c_±r
;

87 
gøph_öfo
 *
g_tmp
;

88 
vÆ
, 
tmp_vÆ
;

91 
vÆ
 = (
dú
 <
CAR_V_UP
 ? 
g_±r
->
y
 : g_±r->
x
);

94 i‡(
vÆ
 + 
di°™˚
 =
limô
)

98 
c_±r
=
ˇrs_Æl
[
dú
];c_±r->
ˇr_gøph
.
wl
.
width
;c_ptr++) {

99 
g_tmp
 = &
c_±r
->
ˇr_gøph
;

101 i‡(
g_±r
 =
g_tmp
)

104 
tmp_vÆ
 = (
dú
 <
CAR_V_UP
 ? 
g_tmp
->
y
 : g_tmp->
x
);

107 i‡(
di°™˚
 > 0) {

108 i‡(
tmp_vÆ
 =(
vÆ
 + (
di°™˚
 + 
CAR_HEIGHT
)))

111 i‡(
tmp_vÆ
 =(
vÆ
 - (
	`abs
(
di°™˚
Ë+ 
CAR_HEIGHT
)))

117 
	}
}

119 
	$Upd©eXY
(
ˇr_öfo
 *
c_±r
, 
dú
, 
di°™˚
,

120 
›posôe
)

122 
gøph_öfo
 *
g_±r
 = &
c_±r
->
ˇr_gøph
;

124 
dú
) {

125 
CAR_V_DOWN
:

126 i‡(
›posôe
 && 
	`CheckOµosôeDúC¨s
(
g_±r
, 
dú
, 
di°™˚
,

127 
FENCE_V_HEIGHT
))

130 
g_±r
->
y
 +
di°™˚
;

132 i‡(
g_±r
->
y
 >
LCD_PIXEL_HEIGHT
) {

133 
g_±r
->
y
 = 0;

134 
c_±r
->
cﬁ‹
 = 0;

138 
CAR_V_UP
:

139 i‡(
›posôe
 && 
	`CheckOµosôeDúC¨s
(
g_±r
, 
dú
, -
di°™˚
,

140 
FENCE_V_Y_NEXT
))

143 
g_±r
->
y
 -
di°™˚
;

145 i‡(
g_±r
->
y
 <= 0) {

146 
g_±r
->
y
 = 
LCD_PIXEL_HEIGHT
;

147 
c_±r
->
cﬁ‹
 = 0;

151 
CAR_H_LEFT
:

152 i‡(
›posôe
 && 
	`CheckOµosôeDúC¨s
(
g_±r
, 
dú
, -
di°™˚
,

153 
FENCE_H_X_NEXT
))

156 
g_±r
->
x
 -
di°™˚
;

157 i‡(
g_±r
->
x
 < 0) {

165 
g_±r
->
x
 = (
LCD_PIXEL_WIDTH
 - g_±r->
wl
.
width
);

166 
c_±r
->
cﬁ‹
 = 0;

170 
CAR_H_RIGHT
:

171 i‡(
›posôe
 && 
	`CheckOµosôeDúC¨s
(
g_±r
, 
dú
, 
di°™˚
,

172 
FENCE_V_X
))

175 
g_±r
->
x
 +
di°™˚
;

177 i‡(
g_±r
->
x
 > (
LCD_PIXEL_WIDTH
 - g_±r->
wl
.
width
)) {

178 
g_±r
->
x
 = 0;

179 
c_±r
->
cﬁ‹
 = 0;

189 
	}
}

191 
	$CheckFÆlInZ⁄e
(
x
, 
y
)

193 i‡(
x
 > 
FENCE_H_WIDTH
 && x < 
FENCE_H_X_NEXT
 &&

194 
y
 > (
FENCE_H_Y
 + 
FENCE_V_WIDTH
Ë&& y < 
FENCE_H_Y_NEXT
)

198 
	}
}

200 
	$CheckOµosôeDúe˘i⁄
(
dú
, 
v_°©e
, 
h_°©e
)

202 i‡(
v_°©e
 =
TRAFFIC_RED
 && (
dú
 =
CAR_H_LEFT
 || dú =
CAR_H_RIGHT
))

205 i‡(
h_°©e
 =
TRAFFIC_RED
 && (
dú
 =
CAR_V_DOWN
 || dú =
CAR_V_UP
))

209 
	}
}

211 
	$C¨sDriveRed
(
dú
, 
v_°©e
, 
h_°©e
)

213 
ˇr_öfo
 *
c_±r
;

214 
gøph_öfo
 *
g_±r
;

216 
i
;

217 
°¨t_ödex
 = 0, 
°›_ödex
 = 0;

219 i‡(
h_°©e
 =
TRAFFIC_GREEN
 &&

220 (
dú
 =
CAR_V_DOWN
 || dú =
CAR_V_UP
)) {

221 
°¨t_ödex
 = 
CAR_H_LEFT
;

222 
°›_ödex
 = 
CAR_H_RIGHT
;

225 i‡(
v_°©e
 =
TRAFFIC_GREEN
 &&

226 (
dú
 =
CAR_H_LEFT
 || dú =
CAR_H_RIGHT
)) {

227 
°¨t_ödex
 = 
CAR_V_DOWN
;

228 
°›_ödex
 = 
CAR_V_UP
;

231 i‡(!
°›_ödex
)

234 
i
=
°¨t_ödex
;i<=
°›_ödex
;i++) {

235 
c_±r
=
ˇrs_Æl
[
i
];c_±r->
ˇr_gøph
.
wl
.
width
;c_ptr++) {

236 
g_±r
 = &
c_±r
->
ˇr_gøph
;

237 i‡(
	`CheckFÆlInZ⁄e
(
g_±r
->
x
, g_±r->
y
))

243 
	}
}

245 
	$MoveC¨
(
åaffic_v_°©e
, 
åaffic_h_°©e
)

247 
ˇr_öfo
 *
c_±r
;

248 
gøph_öfo
 *
g_±r
;

250 
i
;

251 
›posôe
;

253 
	`DøwTøfficLight
(
åaffic_v_°©e
, 
åaffic_h_°©e
);

255 
i
=0;i<
CAR_NUM_DIRECTIONS
;i++) {

262 i‡(
	`C¨sDriveRed
(
i
, 
åaffic_v_°©e
, 
åaffic_h_°©e
))

265 
›posôe
 = 
	`CheckOµosôeDúe˘i⁄
(
i
, 
åaffic_v_°©e
,

266 
åaffic_h_°©e
);

268 
c_±r
=
ˇrs_Æl
[
i
];c_±r->
ˇr_gøph
.
wl
.
width
;c_ptr++) {

269 
g_±r
 = &
c_±r
->
ˇr_gøph
;

272 
	`LCD_SëTextCﬁ‹
(
LCD_COLOR_BLACK
);

273 
	`LCD_DøwFuŒRe˘
(
g_±r
->
x
, g_±r->
y
, g_±r->
wl
.
width
,

274 
g_±r
->
hd
.
height
);

277 
	`Upd©eXY
(
c_±r
, 
i
, 
CAR_STEP
, 
›posôe
);

279 i‡(!
c_±r
->
cﬁ‹
)

280 
c_±r
->
cﬁ‹
 = 
	`C¨GëCﬁ‹
();

283 
	`LCD_SëTextCﬁ‹
(
c_±r
->
cﬁ‹
);

284 
	`LCD_DøwFuŒRe˘
(
g_±r
->
x
, g_±r->
y
, g_±r->
wl
.
width
,

285 
g_±r
->
hd
.
height
);

289 
	}
}

	@Utilities/Common/fonts.c

29 
	~"f⁄ts.h
"

75 c⁄° 
uöt16_t
 
	gASCII16x24_TabÀ
 [] = {

647 c⁄° 
uöt16_t
 
	gASCII12x12_TabÀ
 [] = {

745 c⁄° 
uöt16_t
 
	gASCII8x12_TabÀ
 [] = {

843 c⁄° 
uöt16_t
 
	gASCII8x8_TabÀ
 [] = {

942 
sFONT
 
	gF⁄t16x24
 = {

943 
ASCII16x24_TabÀ
,

948 
sFONT
 
	gF⁄t12x12
 = {

949 
ASCII12x12_TabÀ
,

954 
sFONT
 
	gF⁄t8x12
 = {

955 
ASCII8x12_TabÀ
,

961 
sFONT
 
	gF⁄t8x8
 = {

962 
ASCII8x8_TabÀ
,

	@Utilities/Common/fonts.h

29 #i‚de‡
__FONTS_H


30 
	#__FONTS_H


	)

32 #ifde‡
__˝lu•lus


37 
	~<°döt.h
>

58 
	s_tF⁄t


60 c⁄° 
uöt16_t
 *
èbÀ
;

61 
uöt16_t
 
Width
;

62 
uöt16_t
 
Height
;

64 } 
	tsFONT
;

66 
sFONT
 
F⁄t16x24
;

67 
sFONT
 
F⁄t12x12
;

68 
sFONT
 
F⁄t8x12
;

69 
sFONT
 
F⁄t8x8
;

78 
	#LINE
(
x
Ë((xË* (((
sFONT
 *)
	`LCD_GëF⁄t
())->
Height
))

	)

98 #ifde‡
__˝lu•lus


	@Utilities/Common/lcd_log.c

40 
	~"lcd_log.h
"

88 
LCD_LOG_löe
 
	gLCD_CacheBuf„r
 [
LCD_CACHE_DEPTH
];

89 
uöt16_t
 
	gLCD_LöeCﬁ‹
;

90 
uöt16_t
 
	gLCD_CacheBuf„r_x±r
;

91 
uöt16_t
 
	gLCD_CacheBuf„r_y±r_t›
;

92 
uöt16_t
 
	gLCD_CacheBuf„r_y±r_bŸtom
;

94 
uöt16_t
 
	gLCD_CacheBuf„r_y±r_t›_bak
;

95 
uöt16_t
 
	gLCD_CacheBuf„r_y±r_bŸtom_bak
;

97 
Fun˘i⁄ÆSèã
 
	gLCD_CacheBuf„r_y±r_övît
;

98 
Fun˘i⁄ÆSèã
 
	gLCD_S¸ﬁlA˘ive
;

99 
Fun˘i⁄ÆSèã
 
	gLCD_Lock
;

100 
Fun˘i⁄ÆSèã
 
	gLCD_S¸ﬁÀd
;

101 
uöt16_t
 
	gLCD_S¸ﬁlBackSãp
;

111 
LCD_LOG_Upd©eDi•œy
 ();

128 
	$LCD_LOG_Inô
 ( )

131 
	`LCD_LOG_DeInô
();

133 
	`LCD_CÀ¨
(
Bœck
);

134 
	}
}

141 
	$LCD_LOG_DeInô
()

143 
LCD_LöeCﬁ‹
 = 
LCD_LOG_DEFAULT_COLOR
;

144 
LCD_CacheBuf„r_x±r
 = 0;

145 
LCD_CacheBuf„r_y±r_t›
 = 0;

146 
LCD_CacheBuf„r_y±r_bŸtom
 = 0;

148 
LCD_CacheBuf„r_y±r_t›_bak
 = 0;

149 
LCD_CacheBuf„r_y±r_bŸtom_bak
 = 0;

151 
LCD_CacheBuf„r_y±r_övît

ENABLE
;

152 
LCD_S¸ﬁlA˘ive
 = 
DISABLE
;

153 
LCD_Lock
 = 
DISABLE
;

154 
LCD_S¸ﬁÀd
 = 
DISABLE
;

155 
LCD_S¸ﬁlBackSãp
 = 0;

156 
	}
}

163 
	$LCD_LOG_SëHódî
 (
uöt8_t
 *
TôÀ
)

165 
sFONT
 *
cF⁄t
;

166 
uöt32_t
 
size
 = 0 , 
idx
;

167 
uöt8_t
 *
±r
 = 
TôÀ
;

168 
uöt8_t
 
tmp
[27];

171 *
±r
++Ë
size
 ++ ;

174 if(
size
 > 26)

176 
size
 = 26;

179 
idx
 = 0 ; idx < 27 ; idx ++)

181 
tmp
[
idx
] = ' ';

184 
idx
 = 0 ; idx < 
size
 ; idx ++)

186 
tmp
[
idx
 + (27 - 
size
)/2] = 
TôÀ
[idx];

190 
	`LCD_CÀ¨
(
Bœck
);

193 
	`LCD_SëF⁄t
 (&
F⁄t12x12
);

195 
cF⁄t
 = 
	`LCD_GëF⁄t
();

197 
	`LCD_SëTextCﬁ‹
(
Whôe
);

198 
	`LCD_SëBackCﬁ‹
(
Blue
);

199 
	`LCD_CÀ¨Löe
(0);

200 
	`LCD_Di•œySåögLöe
(
cF⁄t
->
Height
, 
tmp
);

201 
	`LCD_CÀ¨Löe
(2 * 
cF⁄t
->
Height
);

203 
	`LCD_SëBackCﬁ‹
(
Bœck
);

204 
	`LCD_SëF⁄t
 (&
F⁄t8x12
);

205 
	}
}

212 
	$LCD_LOG_SëFoŸî
(
uöt8_t
 *
Sètus
)

214 
sFONT
 *
cF⁄t
;

215 
uöt8_t
 
tmp
[40], 
i
;

216 
	`LCD_SëBackCﬁ‹
(
Blue
);

217 
cF⁄t
 = 
	`LCD_GëF⁄t
();

219 
i
0; i< (320/
cF⁄t
->
Width
)-1 ; i++)

221 
tmp
[
i
] = ' ';

224 
tmp
[(320/
cF⁄t
->
Width
)-1] = 0;

225 
	`LCD_Di•œySåögLöe
(
LCD_PIXEL_HEIGHT
 - 
cF⁄t
->
Height
, 
tmp
);

226 
	`LCD_Di•œySåögLöe
(
LCD_PIXEL_HEIGHT
 - 
cF⁄t
->
Height
, 
Sètus
);

227 
	`LCD_SëBackCﬁ‹
(
Bœck
);

228 
	}
}

235 
	$LCD_LOG_CÀ¨TextZ⁄e
()

237 
uöt8_t
 
i
=0;

238 
sFONT
 *
cF⁄t
 = 
	`LCD_GëF⁄t
();

240 
i
0 ; i < 
YWINDOW_SIZE
; i++)

242 
	`LCD_CÀ¨Löe
((
i
 + 
YWINDOW_MIN
Ë* 
cF⁄t
->
Height
);

245 
	`LCD_LOG_DeInô
();

246 
	}
}

254 
	gPUTCHAR_PROTOTYPE


257 
sFONT
 *
	gcF⁄t
 = 
LCD_GëF⁄t
();

258 
uöt32_t
 
	gidx
;

260 if(
	gLCD_Lock
 =
DISABLE
)

262 if((
LCD_S¸ﬁlA˘ive
 =
ENABLE
)||(LCD_ScrollActive == ENABLE))

264 
LCD_CacheBuf„r_y±r_bŸtom
 = 
LCD_CacheBuf„r_y±r_bŸtom_bak
;

265 
	gLCD_CacheBuf„r_y±r_t›
 = 
LCD_CacheBuf„r_y±r_t›_bak
;

266 
	gLCD_S¸ﬁlA˘ive
 = 
DISABLE
;

267 
	gLCD_S¸ﬁÀd
 = 
DISABLE
;

268 
	gLCD_S¸ﬁlBackSãp
 = 0;

272 if(–
	gLCD_CacheBuf„r_x±r
 < 
	gLCD_PIXEL_WIDTH
 /
	gcF⁄t
->
	gWidth
 ) && ( 
	gch
 != '\n'))

274 
LCD_CacheBuf„r
[
LCD_CacheBuf„r_y±r_bŸtom
].
löe
[
LCD_CacheBuf„r_x±r
++] = (
uöt16_t
)
ch
;

278 if(
	gLCD_CacheBuf„r_y±r_t›
 >
LCD_CacheBuf„r_y±r_bŸtom
)

281 if(
LCD_CacheBuf„r_y±r_övît
 =
DISABLE
)

283 
LCD_CacheBuf„r_y±r_t›
++;

285 if(
	gLCD_CacheBuf„r_y±r_t›
 =
LCD_CACHE_DEPTH
)

287 
LCD_CacheBuf„r_y±r_t›
 = 0;

292 
	gLCD_CacheBuf„r_y±r_övît

DISABLE
;

296 
	gidx
 = 
LCD_CacheBuf„r_x±r
 ; idx < 
	gLCD_PIXEL_WIDTH
 /
	gcF⁄t
->
	gWidth
; idx++)

298 
	gLCD_CacheBuf„r
[
LCD_CacheBuf„r_y±r_bŸtom
].
	glöe
[
LCD_CacheBuf„r_x±r
++] = ' ';

300 
	gLCD_CacheBuf„r
[
LCD_CacheBuf„r_y±r_bŸtom
].
	gcﬁ‹
 = 
LCD_LöeCﬁ‹
;

302 
	gLCD_CacheBuf„r_x±r
 = 0;

304 
LCD_LOG_Upd©eDi•œy
 ();

306 
	gLCD_CacheBuf„r_y±r_bŸtom
 ++;

308 i‡(
	gLCD_CacheBuf„r_y±r_bŸtom
 =
LCD_CACHE_DEPTH
)

310 
LCD_CacheBuf„r_y±r_bŸtom
 = 0;

311 
	gLCD_CacheBuf„r_y±r_t›
 = 1;

312 
	gLCD_CacheBuf„r_y±r_övît
 = 
ENABLE
;

315 if–
	gch
 != '\n')

317 
LCD_CacheBuf„r
[
LCD_CacheBuf„r_y±r_bŸtom
].
löe
[
LCD_CacheBuf„r_x±r
++] = (
uöt16_t
)
ch
;

322  
	gch
;

330 
	$LCD_LOG_Upd©eDi•œy
 ()

332 
uöt8_t
 
˙t
 = 0 ;

333 
uöt16_t
 
Àngth
 = 0 ;

334 
uöt16_t
 
±r
 = 0, 
ödex
 = 0;

336 
sFONT
 *
cF⁄t
 = 
	`LCD_GëF⁄t
();

338 if((
LCD_CacheBuf„r_y±r_bŸtom
 < (
YWINDOW_SIZE
 -1)) &&

339 (
LCD_CacheBuf„r_y±r_bŸtom
 >
LCD_CacheBuf„r_y±r_t›
))

341 
	`LCD_SëTextCﬁ‹
(
LCD_CacheBuf„r
[
˙t
 + 
LCD_CacheBuf„r_y±r_bŸtom
].
cﬁ‹
);

342 
	`LCD_Di•œySåögLöe
 ((
YWINDOW_MIN
 + 
LCD_CacheBuf„r_y±r_bŸtom
Ë* 
cF⁄t
->
Height
,

343 (
uöt8_t
 *)(
LCD_CacheBuf„r
[
˙t
 + 
LCD_CacheBuf„r_y±r_bŸtom
].
löe
));

348 if(
LCD_CacheBuf„r_y±r_bŸtom
 < 
LCD_CacheBuf„r_y±r_t›
)

351 
Àngth
 = 
LCD_CACHE_DEPTH
 + 
LCD_CacheBuf„r_y±r_bŸtom
 ;

355 
Àngth
 = 
LCD_CacheBuf„r_y±r_bŸtom
;

358 
±r
 = 
Àngth
 - 
YWINDOW_SIZE
 + 1;

360 
˙t
 = 0 ; c¡ < 
YWINDOW_SIZE
 ; cnt ++)

363 
ödex
 = (
˙t
 + 
±r
 )% 
LCD_CACHE_DEPTH
 ;

365 
	`LCD_SëTextCﬁ‹
(
LCD_CacheBuf„r
[
ödex
].
cﬁ‹
);

366 
	`LCD_Di•œySåögLöe
 ((
˙t
 + 
YWINDOW_MIN
Ë* 
cF⁄t
->
Height
,

367 (
uöt8_t
 *)(
LCD_CacheBuf„r
[
ödex
].
löe
));

372 
	}
}

374 #ifde‡
LCD_SCROLL_ENABLED


380 
Eº‹Sètus
 
	$LCD_LOG_S¸ﬁlBack
 ()

383 if(
LCD_S¸ﬁlA˘ive
 =
DISABLE
)

386 
LCD_CacheBuf„r_y±r_bŸtom_bak
 = 
LCD_CacheBuf„r_y±r_bŸtom
;

387 
LCD_CacheBuf„r_y±r_t›_bak
 = 
LCD_CacheBuf„r_y±r_t›
;

390 if(
LCD_CacheBuf„r_y±r_bŸtom
 > 
LCD_CacheBuf„r_y±r_t›
)

393 i‡((
LCD_CacheBuf„r_y±r_bŸtom
 - 
LCD_CacheBuf„r_y±r_t›
Ë<
YWINDOW_SIZE
)

395 
LCD_Lock
 = 
DISABLE
;

396  
ERROR
;

399 
LCD_S¸ﬁlA˘ive
 = 
ENABLE
;

401 if((
LCD_CacheBuf„r_y±r_bŸtom
 > 
LCD_CacheBuf„r_y±r_t›
)&&

402 (
LCD_S¸ﬁÀd
 =
DISABLE
 ))

404 
LCD_CacheBuf„r_y±r_bŸtom
--;

405 
LCD_S¸ﬁÀd
 = 
ENABLE
;

410 if(
LCD_S¸ﬁlA˘ive
 =
ENABLE
)

412 
LCD_Lock
 = 
ENABLE
;

414 if(
LCD_CacheBuf„r_y±r_bŸtom
 > 
LCD_CacheBuf„r_y±r_t›
)

417 if((
LCD_CacheBuf„r_y±r_bŸtom
 - 
LCD_CacheBuf„r_y±r_t›
Ë< 
YWINDOW_SIZE
 )

419 
LCD_Lock
 = 
DISABLE
;

420  
ERROR
;

423 
LCD_CacheBuf„r_y±r_bŸtom
 --;

425 if(
LCD_CacheBuf„r_y±r_bŸtom
 <
LCD_CacheBuf„r_y±r_t›
)

428 if((
LCD_CACHE_DEPTH
 - 
LCD_CacheBuf„r_y±r_t›
 + 
LCD_CacheBuf„r_y±r_bŸtom
Ë< 
YWINDOW_SIZE
)

430 
LCD_Lock
 = 
DISABLE
;

431  
ERROR
;

433 
LCD_CacheBuf„r_y±r_bŸtom
 --;

435 if(
LCD_CacheBuf„r_y±r_bŸtom
 == 0xFFFF)

437 
LCD_CacheBuf„r_y±r_bŸtom
 = 
LCD_CACHE_DEPTH
 - 2;

440 
LCD_S¸ﬁlBackSãp
++;

441 
	`LCD_LOG_Upd©eDi•œy
();

442 
LCD_Lock
 = 
DISABLE
;

444  
SUCCESS
;

445 
	}
}

452 
Eº‹Sètus
 
	$LCD_LOG_S¸ﬁlF‹w¨d
 ()

455 if(
LCD_S¸ﬁlBackSãp
 != 0)

457 if(
LCD_S¸ﬁlA˘ive
 =
DISABLE
)

460 
LCD_CacheBuf„r_y±r_bŸtom_bak
 = 
LCD_CacheBuf„r_y±r_bŸtom
;

461 
LCD_CacheBuf„r_y±r_t›_bak
 = 
LCD_CacheBuf„r_y±r_t›
;

463 if(
LCD_CacheBuf„r_y±r_bŸtom
 > 
LCD_CacheBuf„r_y±r_t›
)

466 i‡((
LCD_CacheBuf„r_y±r_bŸtom
 - 
LCD_CacheBuf„r_y±r_t›
Ë<
YWINDOW_SIZE
)

468 
LCD_Lock
 = 
DISABLE
;

469  
ERROR
;

472 
LCD_S¸ﬁlA˘ive
 = 
ENABLE
;

474 if((
LCD_CacheBuf„r_y±r_bŸtom
 > 
LCD_CacheBuf„r_y±r_t›
)&&

475 (
LCD_S¸ﬁÀd
 =
DISABLE
 ))

477 
LCD_CacheBuf„r_y±r_bŸtom
--;

478 
LCD_S¸ﬁÀd
 = 
ENABLE
;

483 if(
LCD_S¸ﬁlA˘ive
 =
ENABLE
)

485 
LCD_Lock
 = 
ENABLE
;

486 
LCD_S¸ﬁlBackSãp
--;

488 if(++
LCD_CacheBuf„r_y±r_bŸtom
 =
LCD_CACHE_DEPTH
)

490 
LCD_CacheBuf„r_y±r_bŸtom
 = 0;

493 
	`LCD_LOG_Upd©eDi•œy
();

494 
LCD_Lock
 = 
DISABLE
;

497  
SUCCESS
;

501 
LCD_Lock
 = 
DISABLE
;

502  
ERROR
;

504 
	}
}

	@Utilities/Common/lcd_log.h

29 #i‚de‡ 
__LCD_LOG_H__


30 
	#__LCD_LOG_H__


	)

34 
	~"lcd_log_c⁄f.h
"

61 #ifde‡
__GNUC__


64 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch¨
(
ch
)

	)

66 
	#PUTCHAR_PROTOTYPE
 
	`Âutc
(
ch
, 
FILE
 *
f
)

	)

71 #ifde‡
LCD_SCROLL_ENABLED


72 
	#LCD_CACHE_DEPTH
 (
YWINDOW_SIZE
 + 
CACHE_SIZE
)

	)

74 
	#LCD_CACHE_DEPTH
 
YWINDOW_SIZE


	)

83 
	s_LCD_LOG_löe


85 
uöt8_t
 
	mlöe
[
XWINDOW_MAX
];

86 
uöt16_t
 
	mcﬁ‹
;

88 }
	tLCD_LOG_löe
;

97 
	#LCD_EºLog
(...Ë
LCD_LöeCﬁ‹
 = 
Red
;\

	)

98 
¥ötf
("ERROR: ") ;\

99 
¥ötf
(
__VA_ARGS__
);\

100 
	gLCD_LöeCﬁ‹
 = 
LCD_LOG_DEFAULT_COLOR


102 
	#LCD_U§Log
(...Ë
LCD_LöeCﬁ‹
 = 
LCD_LOG_DEFAULT_COLOR
;\

	)

103 
¥ötf
(
__VA_ARGS__
);\

106 
	#LCD_DbgLog
(...Ë
LCD_LöeCﬁ‹
 = 
Cy™
;\

	)

107 
¥ötf
(
__VA_ARGS__
);\

108 
	gLCD_LöeCﬁ‹
 = 
LCD_LOG_DEFAULT_COLOR


116 
uöt16_t
 
LCD_LöeCﬁ‹
;

124 
LCD_LOG_Inô
();

125 
LCD_LOG_DeInô
();

126 
LCD_LOG_SëHódî
(
uöt8_t
 *
TôÀ
);

127 
LCD_LOG_SëFoŸî
(
uöt8_t
 *
Sètus
);

128 
LCD_LOG_CÀ¨TextZ⁄e
();

129 #ifde‡
LCD_SCROLL_ENABLED


130 
Eº‹Sètus
 
LCD_LOG_S¸ﬁlBack
();

131 
Eº‹Sètus
 
LCD_LOG_S¸ﬁlF‹w¨d
();

	@Utilities/Common/lcd_log_conf_template.h

34 #i‚de‡ 
__LCD_LOG_CONF_H__


35 
	#__LCD_LOG_CONF_H__


	)

38 
	~"°m32xxx_evÆ_lcd.h
"

39 
	~<°dio.h
>

55 
	#LCD_SCROLL_ENABLED


	)

58 
	#LCD_LOG_DEFAULT_COLOR
 
LCD_COLOR_WHITE


	)

61 
	#YWINDOW_MIN
 3

	)

62 
	#YWINDOW_SIZE
 12

	)

63 
	#XWINDOW_MAX
 50

	)

66 
	#CACHE_SIZE
 50

	)

	@Utilities/Common/stm32_eval_legacy.h

29 #i‚de‡
__STM32_EVAL_LEGACY_H


30 
	#__STM32_EVAL_LEGACY_H


	)

32 #ifde‡
__˝lu•lus


41 #ifde‡
USE_STM3220F_EVAL


42 
	#USE_STM322xG_EVAL


	)

44 
	#STM3220F_LCD_Inô
 
STM322xG_LCD_Inô


	)

47 
	#Buâ⁄_WAKEUP
 
BUTTON_WAKEUP


	)

48 
	#Buâ⁄_TAMPER
 
BUTTON_TAMPER


	)

49 
	#Buâ⁄_KEY
 
BUTTON_KEY


	)

50 
	#Buâ⁄_RIGHT
 
BUTTON_RIGHT


	)

51 
	#Buâ⁄_LEFT
 
BUTTON_LEFT


	)

52 
	#Buâ⁄_UP
 
BUTTON_UP


	)

53 
	#Buâ⁄_DOWN
 
BUTTON_DOWN


	)

54 
	#Buâ⁄_SEL
 
BUTTON_SEL


	)

55 
	#Mode_GPIO
 
BUTTON_MODE_GPIO


	)

56 
	#Mode_EXTI
 
BUTTON_MODE_EXTI


	)

57 
	#Buâ⁄_Mode_Ty≥Def
 
Buâ⁄Mode_Ty≥Def


	)

58 
	#JOY_CENTER
 
JOY_SEL


	)

59 
	#JOY_Sèã_Ty≥Def
 
JOYSèã_Ty≥Def


	)

62 
	#LCD_RSNWR_GPIO_CLK
 
LCD_NWR_GPIO_CLK


	)

63 
	#LCD_SPI_GPIO_PORT
 
LCD_SPI_SCK_GPIO_PORT


	)

64 
	#LCD_SPI_GPIO_CLK
 
LCD_SPI_SCK_GPIO_CLK


	)

65 
	#R0
 
LCD_REG_0


	)

66 
	#R1
 
LCD_REG_1


	)

67 
	#R2
 
LCD_REG_2


	)

68 
	#R3
 
LCD_REG_3


	)

69 
	#R4
 
LCD_REG_4


	)

70 
	#R5
 
LCD_REG_5


	)

71 
	#R6
 
LCD_REG_6


	)

72 
	#R7
 
LCD_REG_7


	)

73 
	#R8
 
LCD_REG_8


	)

74 
	#R9
 
LCD_REG_9


	)

75 
	#R10
 
LCD_REG_10


	)

76 
	#R12
 
LCD_REG_12


	)

77 
	#R13
 
LCD_REG_13


	)

78 
	#R14
 
LCD_REG_14


	)

79 
	#R15
 
LCD_REG_15


	)

80 
	#R16
 
LCD_REG_16


	)

81 
	#R17
 
LCD_REG_17


	)

82 
	#R18
 
LCD_REG_18


	)

83 
	#R19
 
LCD_REG_19


	)

84 
	#R20
 
LCD_REG_20


	)

85 
	#R21
 
LCD_REG_21


	)

86 
	#R22
 
LCD_REG_22


	)

87 
	#R23
 
LCD_REG_23


	)

88 
	#R24
 
LCD_REG_24


	)

89 
	#R25
 
LCD_REG_25


	)

90 
	#R26
 
LCD_REG_26


	)

91 
	#R27
 
LCD_REG_27


	)

92 
	#R28
 
LCD_REG_28


	)

93 
	#R29
 
LCD_REG_29


	)

94 
	#R30
 
LCD_REG_30


	)

95 
	#R31
 
LCD_REG_31


	)

96 
	#R32
 
LCD_REG_32


	)

97 
	#R33
 
LCD_REG_33


	)

98 
	#R34
 
LCD_REG_34


	)

99 
	#R36
 
LCD_REG_36


	)

100 
	#R37
 
LCD_REG_37


	)

101 
	#R40
 
LCD_REG_40


	)

102 
	#R41
 
LCD_REG_41


	)

103 
	#R43
 
LCD_REG_43


	)

104 
	#R45
 
LCD_REG_45


	)

105 
	#R48
 
LCD_REG_48


	)

106 
	#R49
 
LCD_REG_49


	)

107 
	#R50
 
LCD_REG_50


	)

108 
	#R51
 
LCD_REG_51


	)

109 
	#R52
 
LCD_REG_52


	)

110 
	#R53
 
LCD_REG_53


	)

111 
	#R54
 
LCD_REG_54


	)

112 
	#R55
 
LCD_REG_55


	)

113 
	#R56
 
LCD_REG_56


	)

114 
	#R57
 
LCD_REG_57


	)

115 
	#R59
 
LCD_REG_59


	)

116 
	#R60
 
LCD_REG_60


	)

117 
	#R61
 
LCD_REG_61


	)

118 
	#R62
 
LCD_REG_62


	)

119 
	#R63
 
LCD_REG_63


	)

120 
	#R64
 
LCD_REG_64


	)

121 
	#R65
 
LCD_REG_65


	)

122 
	#R66
 
LCD_REG_66


	)

123 
	#R67
 
LCD_REG_67


	)

124 
	#R68
 
LCD_REG_68


	)

125 
	#R69
 
LCD_REG_69


	)

126 
	#R70
 
LCD_REG_70


	)

127 
	#R71
 
LCD_REG_71


	)

128 
	#R72
 
LCD_REG_72


	)

129 
	#R73
 
LCD_REG_73


	)

130 
	#R74
 
LCD_REG_74


	)

131 
	#R75
 
LCD_REG_75


	)

132 
	#R76
 
LCD_REG_76


	)

133 
	#R77
 
LCD_REG_77


	)

134 
	#R78
 
LCD_REG_78


	)

135 
	#R79
 
LCD_REG_79


	)

136 
	#R80
 
LCD_REG_80


	)

137 
	#R81
 
LCD_REG_81


	)

138 
	#R82
 
LCD_REG_82


	)

139 
	#R83
 
LCD_REG_83


	)

140 
	#R96
 
LCD_REG_96


	)

141 
	#R97
 
LCD_REG_97


	)

142 
	#R106
 
LCD_REG_106


	)

143 
	#R118
 
LCD_REG_118


	)

144 
	#R128
 
LCD_REG_128


	)

145 
	#R129
 
LCD_REG_129


	)

146 
	#R130
 
LCD_REG_130


	)

147 
	#R131
 
LCD_REG_131


	)

148 
	#R132
 
LCD_REG_132


	)

149 
	#R133
 
LCD_REG_133


	)

150 
	#R134
 
LCD_REG_134


	)

151 
	#R135
 
LCD_REG_135


	)

152 
	#R136
 
LCD_REG_136


	)

153 
	#R137
 
LCD_REG_137


	)

154 
	#R139
 
LCD_REG_139


	)

155 
	#R140
 
LCD_REG_140


	)

156 
	#R141
 
LCD_REG_141


	)

157 
	#R143
 
LCD_REG_143


	)

158 
	#R144
 
LCD_REG_144


	)

159 
	#R145
 
LCD_REG_145


	)

160 
	#R146
 
LCD_REG_146


	)

161 
	#R147
 
LCD_REG_147


	)

162 
	#R148
 
LCD_REG_148


	)

163 
	#R149
 
LCD_REG_149


	)

164 
	#R150
 
LCD_REG_150


	)

165 
	#R151
 
LCD_REG_151


	)

166 
	#R152
 
LCD_REG_152


	)

167 
	#R153
 
LCD_REG_153


	)

168 
	#R154
 
LCD_REG_154


	)

169 
	#R157
 
LCD_REG_157


	)

170 
	#R192
 
LCD_REG_192


	)

171 
	#R193
 
LCD_REG_193


	)

172 
	#R227
 
LCD_REG_227


	)

173 
	#R229
 
LCD_REG_229


	)

174 
	#R231
 
LCD_REG_231


	)

175 
	#R239
 
LCD_REG_239


	)

176 
	#Whôe
 
LCD_COLOR_WHITE


	)

177 
	#Bœck
 
LCD_COLOR_BLACK


	)

178 
	#Gªy
 
LCD_COLOR_GREY


	)

179 
	#Blue
 
LCD_COLOR_BLUE


	)

180 
	#Blue2
 
LCD_COLOR_BLUE2


	)

181 
	#Red
 
LCD_COLOR_RED


	)

182 
	#Magíè
 
LCD_COLOR_MAGENTA


	)

183 
	#Gªí
 
LCD_COLOR_GREEN


	)

184 
	#Cy™
 
LCD_COLOR_CYAN


	)

185 
	#Yñlow
 
LCD_COLOR_YELLOW


	)

186 
	#Löe0
 
LCD_LINE_0


	)

187 
	#Löe1
 
LCD_LINE_1


	)

188 
	#Löe2
 
LCD_LINE_2


	)

189 
	#Löe3
 
LCD_LINE_3


	)

190 
	#Löe4
 
LCD_LINE_4


	)

191 
	#Löe5
 
LCD_LINE_5


	)

192 
	#Löe6
 
LCD_LINE_6


	)

193 
	#Löe7
 
LCD_LINE_7


	)

194 
	#Löe8
 
LCD_LINE_8


	)

195 
	#Löe9
 
LCD_LINE_9


	)

196 
	#H‹iz⁄èl
 
LCD_DIR_HORIZONTAL


	)

197 
	#Vîtiˇl
 
LCD_DIR_VERTICAL


	)

202 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery.c

30 
	~"°m32f429i_discovîy.h
"

77 
GPIO_Ty≥Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED3_GPIO_PORT
, 
LED4_GPIO_PORT
};

78 c⁄° 
uöt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED3_PIN
, 
LED4_PIN
};

79 c⁄° 
uöt32_t
 
	gGPIO_CLK
[
LEDn
] = {
LED3_GPIO_CLK
, 
LED4_GPIO_CLK
};

81 
GPIO_Ty≥Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
USER_BUTTON_GPIO_PORT
};

83 c⁄° 
uöt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
USER_BUTTON_PIN
};

85 c⁄° 
uöt32_t
 
	gBUTTON_CLK
[
BUTTONn
] = {
USER_BUTTON_GPIO_CLK
};

87 c⁄° 
uöt16_t
 
	gBUTTON_EXTI_LINE
[
BUTTONn
] = {
USER_BUTTON_EXTI_LINE
};

89 c⁄° 
uöt8_t
 
	gBUTTON_PORT_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PORT_SOURCE
};

91 c⁄° 
uöt8_t
 
	gBUTTON_PIN_SOURCE
[
BUTTONn
] = {
USER_BUTTON_EXTI_PIN_SOURCE
};

92 c⁄° 
uöt8_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
USER_BUTTON_EXTI_IRQn
};

94 
DMA_InôTy≥Def
 
	gsEEDMA_InôSåu˘uª
;

95 
NVIC_InôTy≥Def
 
	gNVIC_InôSåu˘uª
;

122 
	$STM_EVAL_LEDInô
(
Led_Ty≥Def
 
Led
)

124 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

127 
	`RCC_AHB1PîùhClockCmd
(
GPIO_CLK
[
Led
], 
ENABLE
);

130 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_PIN
[
Led
];

131 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

132 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

133 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

134 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

135 
	`GPIO_Inô
(
GPIO_PORT
[
Led
], &
GPIO_InôSåu˘uª
);

136 
	}
}

146 
	$STM_EVAL_LEDOn
(
Led_Ty≥Def
 
Led
)

148 
GPIO_PORT
[
Led
]->
BSRRL
 = 
GPIO_PIN
[Led];

149 
	}
}

159 
	$STM_EVAL_LEDOff
(
Led_Ty≥Def
 
Led
)

161 
GPIO_PORT
[
Led
]->
BSRRH
 = 
GPIO_PIN
[Led];

162 
	}
}

172 
	$STM_EVAL_LEDToggÀ
(
Led_Ty≥Def
 
Led
)

174 
GPIO_PORT
[
Led
]->
ODR
 ^
GPIO_PIN
[Led];

175 
	}
}

188 
	$STM_EVAL_PBInô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄_Mode
)

190 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

191 
EXTI_InôTy≥Def
 
EXTI_InôSåu˘uª
;

192 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

195 
	`RCC_AHB1PîùhClockCmd
(
BUTTON_CLK
[
Buâ⁄
], 
ENABLE
);

196 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

199 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

200 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

201 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
BUTTON_PIN
[
Buâ⁄
];

202 
	`GPIO_Inô
(
BUTTON_PORT
[
Buâ⁄
], &
GPIO_InôSåu˘uª
);

204 i‡(
Buâ⁄_Mode
 =
BUTTON_MODE_EXTI
)

207 
	`SYSCFG_EXTILöeC⁄fig
(
BUTTON_PORT_SOURCE
[
Buâ⁄
], 
BUTTON_PIN_SOURCE
[Button]);

210 
EXTI_InôSåu˘uª
.
EXTI_Löe
 = 
BUTTON_EXTI_LINE
[
Buâ⁄
];

211 
EXTI_InôSåu˘uª
.
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

212 
EXTI_InôSåu˘uª
.
EXTI_Triggî
 = 
EXTI_Triggî_Risög
;

213 
EXTI_InôSåu˘uª
.
EXTI_LöeCmd
 = 
ENABLE
;

214 
	`EXTI_Inô
(&
EXTI_InôSåu˘uª
);

217 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
BUTTON_IRQn
[
Buâ⁄
];

218 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 0x0F;

219 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0x0F;

220 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

222 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

224 
	}
}

232 
uöt32_t
 
	$STM_EVAL_PBGëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
)

234  
	`GPIO_RódI≈utD©aBô
(
BUTTON_PORT
[
Buâ⁄
], 
BUTTON_PIN
[Button]);

235 
	}
}

242 
	$sEE_LowLevñ_DeInô
()

244 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

247 
	`I2C_Cmd
(
sEE_I2C
, 
DISABLE
);

250 
	`I2C_DeInô
(
sEE_I2C
);

253 
	`RCC_APB1PîùhClockCmd
(
sEE_I2C_CLK
, 
DISABLE
);

257 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
sEE_I2C_SCL_PIN
;

258 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

260 
	`GPIO_Inô
(
sEE_I2C_SCL_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

263 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
sEE_I2C_SDA_PIN
;

264 
	`GPIO_Inô
(
sEE_I2C_SDA_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

267 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
sEE_I2C_DMA_TX_IRQn
;

268 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 
sEE_I2C_DMA_PREPRIO
;

269 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 
sEE_I2C_DMA_SUBPRIO
;

270 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
DISABLE
;

271 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

274 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
sEE_I2C_DMA_RX_IRQn
;

275 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 
sEE_I2C_DMA_PREPRIO
;

276 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 
sEE_I2C_DMA_SUBPRIO
;

277 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

280 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_TX
, 
DISABLE
);

281 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_RX
, 
DISABLE
);

282 
	`DMA_DeInô
(
sEE_I2C_DMA_STREAM_TX
);

283 
	`DMA_DeInô
(
sEE_I2C_DMA_STREAM_RX
);

284 
	}
}

291 
	$sEE_LowLevñ_Inô
()

293 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

296 
	`RCC_APB1PîùhClockCmd
(
sEE_I2C_CLK
, 
ENABLE
);

299 
	`RCC_AHB1PîùhClockCmd
(
sEE_I2C_SCL_GPIO_CLK
 | 
sEE_I2C_SDA_GPIO_CLK
, 
ENABLE
);

301 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

304 
	`RCC_APB1PîùhRe£tCmd
(
sEE_I2C_CLK
, 
ENABLE
);

306 
	`RCC_APB1PîùhRe£tCmd
(
sEE_I2C_CLK
, 
DISABLE
);

310 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
sEE_I2C_SCL_PIN
;

311 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

312 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

313 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_OD
;

314 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

315 
	`GPIO_Inô
(
sEE_I2C_SCL_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

318 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
sEE_I2C_SDA_PIN
;

319 
	`GPIO_Inô
(
sEE_I2C_SDA_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

322 
	`GPIO_PöAFC⁄fig
(
sEE_I2C_SCL_GPIO_PORT
, 
sEE_I2C_SCL_SOURCE
, 
sEE_I2C_SCL_AF
);

325 
	`GPIO_PöAFC⁄fig
(
sEE_I2C_SDA_GPIO_PORT
, 
sEE_I2C_SDA_SOURCE
, 
sEE_I2C_SDA_AF
);

328 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
sEE_I2C_DMA_TX_IRQn
;

329 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 
sEE_I2C_DMA_PREPRIO
;

330 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 
sEE_I2C_DMA_SUBPRIO
;

331 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

332 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

335 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
sEE_I2C_DMA_RX_IRQn
;

336 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 
sEE_I2C_DMA_PREPRIO
;

337 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 
sEE_I2C_DMA_SUBPRIO
;

338 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

342 
	`RCC_AHB1PîùhClockCmd
(
sEE_I2C_DMA_CLK
, 
ENABLE
);

345 
	`DMA_CÀ¨Fœg
(
sEE_I2C_DMA_STREAM_TX
, 
sEE_TX_DMA_FLAG_FEIF
 | 
sEE_TX_DMA_FLAG_DMEIF
 | 
sEE_TX_DMA_FLAG_TEIF
 | \

346 
sEE_TX_DMA_FLAG_HTIF
 | 
sEE_TX_DMA_FLAG_TCIF
);

348 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_TX
, 
DISABLE
);

350 
	`DMA_DeInô
(
sEE_I2C_DMA_STREAM_TX
);

351 
sEEDMA_InôSåu˘uª
.
DMA_Ch™√l
 = 
sEE_I2C_DMA_CHANNEL
;

352 
sEEDMA_InôSåu˘uª
.
DMA_PîùhîÆBa£Addr
 = (
uöt32_t
)
sEE_I2C_DR_Addªss
;

353 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹y0Ba£Addr
 = (
uöt32_t
)0; ;

354 
sEEDMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_Mem‹yToPîùhîÆ
;

355 
sEEDMA_InôSåu˘uª
.
DMA_Buf„rSize
 = 0xFFFF;

356 
sEEDMA_InôSåu˘uª
.
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

357 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_E«bÀ
;

358 
sEEDMA_InôSåu˘uª
.
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

359 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

360 
sEEDMA_InôSåu˘uª
.
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

361 
sEEDMA_InôSåu˘uª
.
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_VîyHigh
;

362 
sEEDMA_InôSåu˘uª
.
DMA_FIFOMode
 = 
DMA_FIFOMode_E«bÀ
;

363 
sEEDMA_InôSåu˘uª
.
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_FuŒ
;

364 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

365 
sEEDMA_InôSåu˘uª
.
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

366 
	`DMA_Inô
(
sEE_I2C_DMA_STREAM_TX
, &
sEEDMA_InôSåu˘uª
);

369 
	`DMA_CÀ¨Fœg
(
sEE_I2C_DMA_STREAM_RX
, 
sEE_RX_DMA_FLAG_FEIF
 | 
sEE_RX_DMA_FLAG_DMEIF
 | 
sEE_RX_DMA_FLAG_TEIF
 | \

370 
sEE_RX_DMA_FLAG_HTIF
 | 
sEE_RX_DMA_FLAG_TCIF
);

372 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_RX
, 
DISABLE
);

374 
	`DMA_DeInô
(
sEE_I2C_DMA_STREAM_RX
);

375 
	`DMA_Inô
(
sEE_I2C_DMA_STREAM_RX
, &
sEEDMA_InôSåu˘uª
);

378 
	`DMA_ITC⁄fig
(
sEE_I2C_DMA_STREAM_TX
, 
DMA_IT_TC
, 
ENABLE
);

379 
	`DMA_ITC⁄fig
(
sEE_I2C_DMA_STREAM_RX
, 
DMA_IT_TC
, 
ENABLE
);

380 
	}
}

387 
	$sEE_LowLevñ_DMAC⁄fig
(
uöt32_t
 
pBuf„r
, uöt32_à
Buf„rSize
, uöt32_à
Dúe˘i⁄
)

390 i‡(
Dúe˘i⁄
 =
sEE_DIRECTION_TX
)

393 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹y0Ba£Addr
 = (
uöt32_t
)
pBuf„r
;

394 
sEEDMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_Mem‹yToPîùhîÆ
;

395 
sEEDMA_InôSåu˘uª
.
DMA_Buf„rSize
 = (
uöt32_t
)
Buf„rSize
;

396 
	`DMA_Inô
(
sEE_I2C_DMA_STREAM_TX
, &
sEEDMA_InôSåu˘uª
);

401 
sEEDMA_InôSåu˘uª
.
DMA_Mem‹y0Ba£Addr
 = (
uöt32_t
)
pBuf„r
;

402 
sEEDMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

403 
sEEDMA_InôSåu˘uª
.
DMA_Buf„rSize
 = (
uöt32_t
)
Buf„rSize
;

404 
	`DMA_Inô
(
sEE_I2C_DMA_STREAM_RX
, &
sEEDMA_InôSåu˘uª
);

406 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery.h

30 #i‚de‡
__STM32F429I_DISCOVERY_H


31 
	#__STM32F429I_DISCOVERY_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

61 
LED3
 = 0,

62 
LED4
 = 1

63 } 
	tLed_Ty≥Def
;

67 
BUTTON_USER
 = 0,

68 } 
	tBuâ⁄_Ty≥Def
;

72 
BUTTON_MODE_GPIO
 = 0,

73 
BUTTON_MODE_EXTI
 = 1

74 } 
	tBuâ⁄Mode_Ty≥Def
;

86 #i‡!
deföed
 (
USE_STM32F429I_DISCO
)

87 
	#USE_STM32F429I_DISCO


	)

94 
	#LEDn
 2

	)

96 
	#LED3_PIN
 
GPIO_Pö_13


	)

97 
	#LED3_GPIO_PORT
 
GPIOG


	)

98 
	#LED3_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

100 
	#LED4_PIN
 
GPIO_Pö_14


	)

101 
	#LED4_GPIO_PORT
 
GPIOG


	)

102 
	#LED4_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOG


	)

110 
	#BUTTONn
 1

	)

115 
	#USER_BUTTON_PIN
 
GPIO_Pö_0


	)

116 
	#USER_BUTTON_GPIO_PORT
 
GPIOA


	)

117 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

118 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Löe0


	)

119 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOA


	)

120 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PöSour˚0


	)

121 
	#USER_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

132 
	#sEE_I2C
 
I2C3


	)

133 
	#sEE_I2C_CLK
 
RCC_APB1Pîùh_I2C3


	)

134 
	#sEE_I2C_SCL_PIN
 
GPIO_Pö_8


	)

135 
	#sEE_I2C_SCL_GPIO_PORT
 
GPIOA


	)

136 
	#sEE_I2C_SCL_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

137 
	#sEE_I2C_SCL_SOURCE
 
GPIO_PöSour˚8


	)

138 
	#sEE_I2C_SCL_AF
 
GPIO_AF_I2C3


	)

139 
	#sEE_I2C_SDA_PIN
 
GPIO_Pö_9


	)

140 
	#sEE_I2C_SDA_GPIO_PORT
 
GPIOC


	)

141 
	#sEE_I2C_SDA_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

142 
	#sEE_I2C_SDA_SOURCE
 
GPIO_PöSour˚9


	)

143 
	#sEE_I2C_SDA_AF
 
GPIO_AF_I2C3


	)

144 
	#sEE_M24C64_32


	)

146 
	#sEE_I2C_DMA
 
DMA1


	)

147 
	#sEE_I2C_DMA_CHANNEL
 
DMA_Ch™√l_3


	)

148 
	#sEE_I2C_DMA_STREAM_TX
 
DMA1_Såóm4


	)

149 
	#sEE_I2C_DMA_STREAM_RX
 
DMA1_Såóm2


	)

150 
	#sEE_I2C_DMA_CLK
 
RCC_AHB1Pîùh_DMA1


	)

151 
	#sEE_I2C_DR_Addªss
 ((
uöt32_t
)0x40005C10)

	)

152 
	#sEE_USE_DMA


	)

154 
	#sEE_I2C_DMA_TX_IRQn
 
DMA1_Såóm4_IRQn


	)

155 
	#sEE_I2C_DMA_RX_IRQn
 
DMA1_Såóm2_IRQn


	)

156 
	#sEE_I2C_DMA_TX_IRQH™dÀr
 
DMA1_Såóm4_IRQH™dÀr


	)

157 
	#sEE_I2C_DMA_RX_IRQH™dÀr
 
DMA1_Såóm2_IRQH™dÀr


	)

158 
	#sEE_I2C_DMA_PREPRIO
 0

	)

159 
	#sEE_I2C_DMA_SUBPRIO
 0

	)

161 
	#sEE_TX_DMA_FLAG_FEIF
 
DMA_FLAG_FEIF4


	)

162 
	#sEE_TX_DMA_FLAG_DMEIF
 
DMA_FLAG_DMEIF4


	)

163 
	#sEE_TX_DMA_FLAG_TEIF
 
DMA_FLAG_TEIF4


	)

164 
	#sEE_TX_DMA_FLAG_HTIF
 
DMA_FLAG_HTIF4


	)

165 
	#sEE_TX_DMA_FLAG_TCIF
 
DMA_FLAG_TCIF4


	)

166 
	#sEE_RX_DMA_FLAG_FEIF
 
DMA_FLAG_FEIF2


	)

167 
	#sEE_RX_DMA_FLAG_DMEIF
 
DMA_FLAG_DMEIF2


	)

168 
	#sEE_RX_DMA_FLAG_TEIF
 
DMA_FLAG_TEIF2


	)

169 
	#sEE_RX_DMA_FLAG_HTIF
 
DMA_FLAG_HTIF2


	)

170 
	#sEE_RX_DMA_FLAG_TCIF
 
DMA_FLAG_TCIF2


	)

172 
	#sEE_DIRECTION_TX
 0

	)

173 
	#sEE_DIRECTION_RX
 1

	)

176 #i‚de‡
I2C_SPEED


177 
	#I2C_SPEED
 100000

	)

195 
STM_EVAL_LEDInô
(
Led_Ty≥Def
 
Led
);

196 
STM_EVAL_LEDOn
(
Led_Ty≥Def
 
Led
);

197 
STM_EVAL_LEDOff
(
Led_Ty≥Def
 
Led
);

198 
STM_EVAL_LEDToggÀ
(
Led_Ty≥Def
 
Led
);

199 
STM_EVAL_PBInô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄_Mode
);

200 
uöt32_t
 
STM_EVAL_PBGëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
);

201 
sEE_LowLevñ_DeInô
();

202 
sEE_LowLevñ_Inô
();

203 
sEE_LowLevñ_DMAC⁄fig
(
uöt32_t
 
pBuf„r
, uöt32_à
Buf„rSize
, uöt32_à
Dúe˘i⁄
);

208 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c

69 
	~"°m32f429i_discovîy_i2c_ì.h
"

115 
__IO
 
uöt16_t
 
	gsEEAddªss
 = 0;

116 
__IO
 
uöt32_t
 
	gsEETimeout
 = 
sEE_LONG_TIMEOUT
;

117 
__IO
 
uöt16_t
* 
	gsEED©aRódPoöãr
;

118 
__IO
 
uöt8_t
* 
	gsEED©aWrôePoöãr
;

119 
__IO
 
uöt8_t
 
	gsEED©aNum
;

142 
	$sEE_DeInô
()

144 
	`sEE_LowLevñ_DeInô
();

145 
	}
}

152 
	$sEE_Inô
()

154 
I2C_InôTy≥Def
 
I2C_InôSåu˘uª
;

156 
	`sEE_LowLevñ_Inô
();

159 i‡((
sEE_I2C
->
CR1
 & 
I2C_CR1_PE
) == 0)

163 
I2C_InôSåu˘uª
.
I2C_Mode
 = 
I2C_Mode_I2C
;

164 
I2C_InôSåu˘uª
.
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

165 
I2C_InôSåu˘uª
.
I2C_OwnAddªss1
 = 0x00;

166 
I2C_InôSåu˘uª
.
I2C_Ack
 = 
I2C_Ack_E«bÀ
;

167 
I2C_InôSåu˘uª
.
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

168 
I2C_InôSåu˘uª
.
I2C_ClockS≥ed
 = 
I2C_SPEED
;

171 
	`I2C_Inô
(
sEE_I2C
, &
I2C_InôSåu˘uª
);

174 
	`I2C_Cmd
(
sEE_I2C
, 
ENABLE
);

178 
	`I2C_DMACmd
(
sEE_I2C
, 
ENABLE
);

181 
sEEAddªss
 = 
sEE_HW_ADDRESS
;

182 
	}
}

205 
uöt32_t
 
	$sEE_RódBuf„r
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
RódAddr
, uöt16_t* 
NumByãToRód
)

211 
sEED©aRódPoöãr
 = 
NumByãToRód
;

214 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

215 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_BUSY
))

217 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

221 
	`I2C_Gíî©eSTART
(
sEE_I2C
, 
ENABLE
);

224 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

225 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

227 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

231 
	`I2C_Síd7bôAddªss
(
sEE_I2C
, 
sEEAddªss
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

234 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

235 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

237 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

241 
	`I2C_SídD©a
(
sEE_I2C
, (
uöt8_t
)((
RódAddr
 & 0xFF00) >> 8));

244 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

245 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

247 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

251 
	`I2C_SídD©a
(
sEE_I2C
, (
uöt8_t
)(
RódAddr
 & 0x00FF));

254 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

255 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_BTF
Ë=
RESET
)

257 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

261 
	`I2C_Gíî©eSTART
(
sEE_I2C
, 
ENABLE
);

264 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

265 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

267 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

271 
	`I2C_Síd7bôAddªss
(
sEE_I2C
, 
sEEAddªss
, 
I2C_Dúe˘i⁄_Re˚ivî
);

275 i‡((
uöt16_t
)(*
NumByãToRód
) < 2)

278 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

279 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_ADDR
Ë=
RESET
)

281 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

285 
	`I2C_AcknowÀdgeC⁄fig
(
sEE_I2C
, 
DISABLE
);

288 ()
sEE_I2C
->
SR2
;

291 
	`I2C_Gíî©eSTOP
(
sEE_I2C
, 
ENABLE
);

294 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

295 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_RXNE
Ë=
RESET
)

297 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

301 *
pBuf„r
 = 
	`I2C_Re˚iveD©a
(
sEE_I2C
);

304 (
uöt16_t
)(*
NumByãToRód
)--;

307 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

308 
sEE_I2C
->
CR1
 & 
I2C_CR1_STOP
)

310 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

314 
	`I2C_AcknowÀdgeC⁄fig
(
sEE_I2C
, 
ENABLE
);

319 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

320 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

322 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

326 
	`sEE_LowLevñ_DMAC⁄fig
((
uöt32_t
)
pBuf„r
, (
uöt16_t
)(*
NumByãToRód
), 
sEE_DIRECTION_RX
);

329 
	`I2C_DMALa°Tøns„rCmd
(
sEE_I2C
, 
ENABLE
);

332 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_RX
, 
ENABLE
);

336  
sEE_OK
;

337 
	}
}

366 
uöt32_t
 
	$sEE_WrôePage
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
WrôeAddr
, uöt8_t* 
NumByãToWrôe
)

372 
sEED©aWrôePoöãr
 = 
NumByãToWrôe
;

375 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

376 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_BUSY
))

378 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

382 
	`I2C_Gíî©eSTART
(
sEE_I2C
, 
ENABLE
);

385 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

386 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

388 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

392 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

393 
	`I2C_Síd7bôAddªss
(
sEE_I2C
, 
sEEAddªss
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

396 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

397 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

399 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

403 
	`I2C_SídD©a
(
sEE_I2C
, (
uöt8_t
)((
WrôeAddr
 & 0xFF00) >> 8));

406 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

407 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

409 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

413 
	`I2C_SídD©a
(
sEE_I2C
, (
uöt8_t
)(
WrôeAddr
 & 0x00FF));

416 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

417 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_BYTE_TRANSMITTING
))

419 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

423 
	`sEE_LowLevñ_DMAC⁄fig
((
uöt32_t
)
pBuf„r
, (
uöt8_t
)(*
NumByãToWrôe
), 
sEE_DIRECTION_TX
);

426 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_TX
, 
ENABLE
);

429  
sEE_OK
;

430 
	}
}

440 
	$sEE_WrôeBuf„r
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
WrôeAddr
, uöt16_à
NumByãToWrôe
)

442 
uöt16_t
 
NumOfPage
 = 0, 
NumOfSögÀ
 = 0, 
cou¡
 = 0;

443 
uöt16_t
 
Addr
 = 0;

445 
Addr
 = 
WrôeAddr
 % 
sEE_PAGESIZE
;

446 
cou¡
 = 
sEE_PAGESIZE
 - 
Addr
;

447 
NumOfPage
 = 
NumByãToWrôe
 / 
sEE_PAGESIZE
;

448 
NumOfSögÀ
 = 
NumByãToWrôe
 % 
sEE_PAGESIZE
;

451 if(
Addr
 == 0)

454 if(
NumOfPage
 == 0)

457 
sEED©aNum
 = 
NumOfSögÀ
;

459 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

461 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

462 
sEED©aNum
 > 0)

464 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

466 
	`sEE_WaôEïromSèndbySèã
();

471 
NumOfPage
--)

474 
sEED©aNum
 = 
sEE_PAGESIZE
;

475 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

477 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

478 
sEED©aNum
 > 0)

480 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

482 
	`sEE_WaôEïromSèndbySèã
();

483 
WrôeAddr
 +
sEE_PAGESIZE
;

484 
pBuf„r
 +
sEE_PAGESIZE
;

487 if(
NumOfSögÀ
!=0)

490 
sEED©aNum
 = 
NumOfSögÀ
;

491 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

493 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

494 
sEED©aNum
 > 0)

496 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

498 
	`sEE_WaôEïromSèndbySèã
();

506 if(
NumOfPage
== 0)

510 i‡(
NumByãToWrôe
 > 
cou¡
)

513 
sEED©aNum
 = 
cou¡
;

515 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

517 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

518 
sEED©aNum
 > 0)

520 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

522 
	`sEE_WaôEïromSèndbySèã
();

525 
sEED©aNum
 = (
NumByãToWrôe
 - 
cou¡
);

527 
	`sEE_WrôePage
((
uöt8_t
*)(
pBuf„r
 + 
cou¡
), (
WrôeAddr
 + cou¡), (uöt8_t*)(&
sEED©aNum
));

529 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

530 
sEED©aNum
 > 0)

532 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

534 
	`sEE_WaôEïromSèndbySèã
();

539 
sEED©aNum
 = 
NumOfSögÀ
;

540 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

542 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

543 
sEED©aNum
 > 0)

545 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

547 
	`sEE_WaôEïromSèndbySèã
();

553 
NumByãToWrôe
 -
cou¡
;

554 
NumOfPage
 = 
NumByãToWrôe
 / 
sEE_PAGESIZE
;

555 
NumOfSögÀ
 = 
NumByãToWrôe
 % 
sEE_PAGESIZE
;

557 if(
cou¡
 != 0)

560 
sEED©aNum
 = 
cou¡
;

561 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

563 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

564 
sEED©aNum
 > 0)

566 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

568 
	`sEE_WaôEïromSèndbySèã
();

569 
WrôeAddr
 +
cou¡
;

570 
pBuf„r
 +
cou¡
;

573 
NumOfPage
--)

576 
sEED©aNum
 = 
sEE_PAGESIZE
;

577 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

579 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

580 
sEED©aNum
 > 0)

582 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

584 
	`sEE_WaôEïromSèndbySèã
();

585 
WrôeAddr
 +
sEE_PAGESIZE
;

586 
pBuf„r
 +
sEE_PAGESIZE
;

588 if(
NumOfSögÀ
 != 0)

591 
sEED©aNum
 = 
NumOfSögÀ
;

592 
	`sEE_WrôePage
(
pBuf„r
, 
WrôeAddr
, (
uöt8_t
*)(&
sEED©aNum
));

594 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

595 
sEED©aNum
 > 0)

597 if((
sEETimeout
--Ë=0Ë{
	`sEE_TIMEOUT_U£rCÆlback
(); ;};

599 
	`sEE_WaôEïromSèndbySèã
();

603 
	}
}

619 
uöt32_t
 
	$sEE_WaôEïromSèndbySèã
()

621 
__IO
 
uöt16_t
 
tmpSR1
 = 0;

622 
__IO
 
uöt32_t
 
sEETrüls
 = 0;

625 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

626 
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_BUSY
))

628 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

637 
	`I2C_Gíî©eSTART
(
sEE_I2C
, 
ENABLE
);

640 
sEETimeout
 = 
sEE_FLAG_TIMEOUT
;

641 !
	`I2C_CheckEvít
(
sEE_I2C
, 
I2C_EVENT_MASTER_MODE_SELECT
))

643 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

647 
	`I2C_Síd7bôAddªss
(
sEE_I2C
, 
sEEAddªss
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

650 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

654 
tmpSR1
 = 
sEE_I2C
->
SR1
;

657 if((
sEETimeout
--Ë=0Ë 
	`sEE_TIMEOUT_U£rCÆlback
();

661 (
tmpSR1
 & (
I2C_SR1_ADDR
 | 
I2C_SR1_AF
)) == 0);

664 i‡(
tmpSR1
 & 
I2C_SR1_ADDR
)

668 ()
sEE_I2C
->
SR2
;

671 
	`I2C_Gíî©eSTOP
(
sEE_I2C
, 
ENABLE
);

674  
sEE_OK
;

679 
	`I2C_CÀ¨Fœg
(
sEE_I2C
, 
I2C_FLAG_AF
);

683 i‡(
sEETrüls
++ =
sEE_MAX_TRIALS_NUMBER
)

686  
	`sEE_TIMEOUT_U£rCÆlback
();

689 
	}
}

696 
	$sEE_I2C_DMA_TX_IRQH™dÀr
()

699 if(
	`DMA_GëFœgSètus
(
sEE_I2C_DMA_STREAM_TX
, 
sEE_TX_DMA_FLAG_TCIF
Ë!
RESET
)

702 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_TX
, 
DISABLE
);

703 
	`DMA_CÀ¨Fœg
(
sEE_I2C_DMA_STREAM_TX
, 
sEE_TX_DMA_FLAG_TCIF
);

706 
sEETimeout
 = 
sEE_LONG_TIMEOUT
;

707 !
	`I2C_GëFœgSètus
(
sEE_I2C
, 
I2C_FLAG_BTF
))

709 if((
sEETimeout
--Ë=0Ë
	`sEE_TIMEOUT_U£rCÆlback
();

713 
	`I2C_Gíî©eSTOP
(
sEE_I2C
, 
ENABLE
);

716 *
sEED©aWrôePoöãr
 = 0;

718 
	}
}

725 
	$sEE_I2C_DMA_RX_IRQH™dÀr
()

728 if(
	`DMA_GëFœgSètus
(
sEE_I2C_DMA_STREAM_RX
, 
sEE_RX_DMA_FLAG_TCIF
Ë!
RESET
)

731 
	`I2C_Gíî©eSTOP
(
sEE_I2C
, 
ENABLE
);

734 
	`DMA_Cmd
(
sEE_I2C_DMA_STREAM_RX
, 
DISABLE
);

735 
	`DMA_CÀ¨Fœg
(
sEE_I2C_DMA_STREAM_RX
, 
sEE_RX_DMA_FLAG_TCIF
);

738 *
sEED©aRódPoöãr
 = 0;

740 
	}
}

742 #ifde‡
USE_DEFAULT_TIMEOUT_CALLBACK


748 
uöt32_t
 
	$sEE_TIMEOUT_U£rCÆlback
()

754 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h

30 #i‚de‡
__STM32F429I_DISCOVERY_I2C_EE_H


31 
	#__STM32F429I_DISCOVERY_I2C_EE_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f429i_discovîy.h
"

76 
	#sEE_HW_ADDRESS
 0xA0

	)

77 
	#sEE_PAGESIZE
 4

	)

84 
	#sEE_FLAG_TIMEOUT
 ((
uöt32_t
)0x1000)

	)

85 
	#sEE_LONG_TIMEOUT
 ((
uöt32_t
)(10 * 
sEE_FLAG_TIMEOUT
))

	)

88 
	#sEE_MAX_TRIALS_NUMBER
 300

	)

90 
	#sEE_OK
 0

	)

91 
	#sEE_FAIL
 1

	)

108 
sEE_DeInô
();

109 
sEE_Inô
();

110 
uöt32_t
 
sEE_RódBuf„r
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
RódAddr
, uöt16_t* 
NumByãToRód
);

111 
uöt32_t
 
sEE_WrôePage
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
WrôeAddr
, uöt8_t* 
NumByãToWrôe
);

112 
sEE_WrôeBuf„r
(
uöt8_t
* 
pBuf„r
, 
uöt16_t
 
WrôeAddr
, uöt16_à
NumByãToWrôe
);

113 
uöt32_t
 
sEE_WaôEïromSèndbySèã
();

114 
sEE_I2C_DMA_TX_IRQH™dÀr
();

115 
sEE_I2C_DMA_RX_IRQH™dÀr
();

126 
uöt32_t
 
sEE_TIMEOUT_U£rCÆlback
();

128 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c

41 
	~"°m32f429i_discovîy_i€.h
"

73 
	#TIMEOUT_MAX
 0x3000

	)

89 
TP_STATE
 
	gTP_Sèã
;

91 
uöt32_t
 
	gIOE_TimeOut
 = 
TIMEOUT_MAX
;

100 
uöt16_t
 
IOE_TP_Ród_X
();

101 
uöt16_t
 
IOE_TP_Ród_Y
();

102 
uöt16_t
 
IOE_TP_Ród_Z
();

103 
IOE_GPIO_C⁄fig
();

104 
IOE_I2C_C⁄fig
();

105 
IOE_DMA_C⁄fig
(
IOE_DMADúe˘i⁄_Ty≥Def
 
Dúe˘i⁄
, 
uöt8_t
* 
buf„r
);

107 #i‚de‡
USE_Dñay


108 
dñay
(
__IO
 
uöt32_t
 
nCou¡
);

127 
uöt8_t
 
	$IOE_C⁄fig
()

130 
	`IOE_GPIO_C⁄fig
();

133 
	`IOE_I2C_C⁄fig
();

136 if(
	`IOE_IsO≥øti⁄Æ
())

138  
IOE_NOT_OPERATIONAL
;

142 
	`IOE_Re£t
();

146 
	`IOE_Fn˘Cmd
(
IOE_ADC_FCT
, 
ENABLE
);

147 
	`IOE_TP_C⁄fig
();

150  
IOE_OK
;

151 
	}
}

158 
uöt8_t
 
	$IOE_TPITC⁄fig
()

161 
	`IOE_GITCmd
(
ENABLE
);

164 
	`IOE_GITC⁄fig
((
uöt8_t
)(
IOE_GIT_TOUCH
 | 
IOE_GIT_FTH
 | 
IOE_GIT_FOV
), 
ENABLE
);

167 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_GPIO_INT_STA
);

170  
IOE_OK
;

171 
	}
}

178 
TP_STATE
* 
	$IOE_TP_GëSèã
()

180 
uöt32_t
 
xDiff
, 
yDiff
 , 
x
 , 
y
;

181 
uöt32_t
 
_x
 = 0, 
_y
 = 0;

184 
TP_Sèã
.
TouchDëe˘ed
 = (
	`I2C_RódDevi˚Regi°î
(
IOE_REG_TP_CTRL
) & 0x80);

186 if(
TP_Sèã
.
TouchDëe˘ed
)

188 
x
 = 
	`IOE_TP_Ród_X
();

189 
y
 = 
	`IOE_TP_Ród_Y
();

190 
xDiff
 = 
x
 > 
_x
? (x - _x): (_x - x);

191 
yDiff
 = 
y
 > 
_y
? (y - _y): (_y - y);

192 i‡(
xDiff
 + 
yDiff
 > 5)

194 
_x
 = 
x
;

195 
_y
 = 
y
;

199 
TP_Sèã
.
X
 = 
_x
;

202 
TP_Sèã
.
Y
 = 
_y
;

204 
TP_Sèã
.
Z
 = 
	`IOE_TP_Ród_Z
();

207 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_FIFO_STA
, 0x01);

208 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_FIFO_STA
, 0x00);

211  &
TP_Sèã
;

212 
	}
}

225 
FœgSètus
 
	$IOE_GëGITSètus
(
uöt8_t
 
GlobÆ_IT
)

227 
__IO
 
uöt8_t
 
tmp
 = 0;

230 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_INT_STA
);

232 i‡((
tmp
 & (
uöt8_t
)
GlobÆ_IT
) != 0)

234  
SET
;

238  
RESET
;

240 
	}
}

254 
uöt8_t
 
	$IOE_CÀ¨GITPídög
(
uöt8_t
 
GlobÆ_IT
)

257 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_INT_STA
, 
GlobÆ_IT
);

260  
IOE_OK
;

261 
	}
}

270 
uöt8_t
 
	$IOE_IsO≥øti⁄Æ
()

273 if–
	`IOE_RódID
(Ë!(
uöt16_t
)
STMPE811_ID
 )

276 i‡(
IOE_TimeOut
 == 0)

278 (
	`IOE_TimeoutU£rCÆlback
());

282  
IOE_FAILURE
;

287  
IOE_OK
;

289 
	}
}

296 
uöt8_t
 
	$IOE_Re£t
()

299 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_SYS_CTRL1
, 0x02);

302 
	`_dñay_
(2);

305 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_SYS_CTRL1
, 0x00);

308  
IOE_OK
;

309 
	}
}

316 
uöt16_t
 
	$IOE_RódID
()

318 
uöt16_t
 
tmp
 = 0;

321 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(0);

322 
tmp
 = (
uöt32_t
)(tmp << 8);

323 
tmp
 |(
uöt32_t
)
	`I2C_RódDevi˚Regi°î
(1);

326  (
uöt16_t
)
tmp
;

327 
	}
}

339 
uöt8_t
 
	$IOE_Fn˘Cmd
(
uöt8_t
 
F˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

341 
uöt8_t
 
tmp
 = 0;

344 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_SYS_CTRL2
);

346 i‡(
NewSèã
 !
DISABLE
)

349 
tmp
 &~(
uöt8_t
)
F˘
;

354 
tmp
 |(
uöt8_t
)
F˘
;

358 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_SYS_CTRL2
, 
tmp
);

361  
IOE_OK
;

362 
	}
}

370 
uöt8_t
 
	$IOE_GITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

372 
uöt8_t
 
tmp
 = 0;

375 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_INT_CTRL
);

377 i‡(
NewSèã
 !
DISABLE
)

380 
tmp
 |(
uöt8_t
)
IOE_GIT_EN
;

385 
tmp
 &~(
uöt8_t
)
IOE_GIT_EN
;

389 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_INT_CTRL
, 
tmp
);

392  
IOE_OK
;

393 
	}
}

407 
uöt8_t
 
	$IOE_GITC⁄fig
(
uöt8_t
 
GlobÆ_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

409 
uöt8_t
 
tmp
 = 0;

412 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_INT_EN
);

414 i‡(
NewSèã
 !
DISABLE
)

417 
tmp
 |(
uöt8_t
)
GlobÆ_IT
;

422 
tmp
 &~(
uöt8_t
)
GlobÆ_IT
;

425 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_INT_EN
, 
tmp
);

428  
IOE_OK
;

429 
	}
}

436 
uöt8_t
 
	$IOE_TP_C⁄fig
()

439 
	`IOE_Fn˘Cmd
(
IOE_TP_FCT
, 
ENABLE
);

442 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_ADC_CTRL1
, 0x49);

445 
	`_dñay_
(2);

448 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_ADC_CTRL2
, 0x01);

451 
	`IOE_IOAFC⁄fig
((
uöt8_t
)
TOUCH_IO_ALL
, 
DISABLE
);

454 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_TP_CFG
, 0x9A);

457 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_FIFO_TH
, 0x01);

460 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_FIFO_STA
, 0x01);

463 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_FIFO_STA
, 0x00);

466 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_TP_FRACT_XYZ
, 0x01);

469 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_TP_I_DRIVE
, 0x01);

473 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_TP_CTRL
, 0x03);

476 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_INT_STA
, 0xFF);

479 
TP_Sèã
.
TouchDëe˘ed
 = TP_Sèã.
X
 = TP_Sèã.
Y
 = TP_Sèã.
Z
 = 0;

482  
IOE_OK
;

483 
	}
}

492 
uöt8_t
 
	$IOE_IOAFC⁄fig
(
uöt8_t
 
IO_Pö
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

494 
uöt8_t
 
tmp
 = 0;

497 
tmp
 = 
	`I2C_RódDevi˚Regi°î
(
IOE_REG_GPIO_AF
);

499 i‡(
NewSèã
 !
DISABLE
)

502 
tmp
 |(
uöt8_t
)
IO_Pö
;

507 
tmp
 &~(
uöt8_t
)
IO_Pö
;

511 
	`I2C_WrôeDevi˚Regi°î
(
IOE_REG_GPIO_AF
, 
tmp
);

514  
IOE_OK
;

515 
	}
}

523 
uöt8_t
 
	$I2C_DMA_WrôeDevi˚Regi°î
(
uöt8_t
 
Regi°îAddr
, uöt8_à
Regi°îVÆue
)

525 
uöt32_t
 
ªad_vîif
 = 0;

526 
uöt8_t
 
IOE_Buf„rTX
 = 0;

529 
IOE_Buf„rTX
 = 
Regi°îVÆue
;

532 
	`IOE_DMA_C⁄fig
(
IOE_DMA_TX
, (
uöt8_t
*)(&
IOE_Buf„rTX
));

535 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

538 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

539 
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_SB
Ë=
RESET
)

541 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

545 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

548 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

549 !
	`I2C_CheckEvít
(
IOE_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

551 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

555 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

558 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

559 (!
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_TXE
)Ë&& (!I2C_GëFœgSètus(IOE_I2C,
I2C_FLAG_BTF
)))

561 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

565 
	`I2C_DMACmd
(
IOE_I2C
,
ENABLE
);

568 
	`DMA_Cmd
(
IOE_DMA_TX_STREAM
, 
ENABLE
);

571 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

572 !
	`DMA_GëFœgSètus
(
IOE_DMA_TX_STREAM
,
IOE_DMA_TX_TCFLAG
))

574 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

578 
IOE_TimeOut
 = 0xFF * 
TIMEOUT_MAX
;

579 (!
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_BTF
)))

581 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

585 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

588 
	`DMA_Cmd
(
IOE_DMA_TX_STREAM
, 
DISABLE
);

591 
	`I2C_DMACmd
(
IOE_I2C
,
DISABLE
);

594 
	`DMA_CÀ¨Fœg
(
IOE_DMA_TX_STREAM
,
IOE_DMA_TX_TCFLAG
);

596 #ifde‡
VERIFY_WRITTENDATA


600 
ªad_vîif
 = 
	`I2C_RódDevi˚Regi°î
(
Regi°îAddr
);

602 i‡(
ªad_vîif
 !
Regi°îVÆue
)

605 
ªad_vîif
 = 
IOE_FAILURE
;

610 
ªad_vîif
 = 0;

615  
ªad_vîif
;

616 
	}
}

623 
uöt8_t
 
	$I2C_DMA_RódDevi˚Regi°î
(
uöt8_t
 
Regi°îAddr
)

625 
uöt8_t
 
IOE_Buf„rRX
[2] = {0x00, 0x00};

628 
	`IOE_DMA_C⁄fig
(
IOE_DMA_RX
, (
uöt8_t
*)
IOE_Buf„rRX
);

631 
	`I2C_DMALa°Tøns„rCmd
(
IOE_I2C
, 
ENABLE
);

634 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

637 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

638 !
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_SB
))

640 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

644 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

647 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

648 !
	`I2C_CheckEvít
(
IOE_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

650 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

654 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

657 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

658 (!
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_TXE
)Ë&& (!I2C_GëFœgSètus(IOE_I2C,
I2C_FLAG_BTF
)))

660 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

664 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

667 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

668 !
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_SB
))

670 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

674 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Re˚ivî
);

677 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

678 !
	`I2C_CheckEvít
(
IOE_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

680 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

684 
	`I2C_DMACmd
(
IOE_I2C
,
ENABLE
);

687 
	`DMA_Cmd
(
IOE_DMA_RX_STREAM
, 
ENABLE
);

690 
IOE_TimeOut
 = 2 * 
TIMEOUT_MAX
;

691 !
	`DMA_GëFœgSètus
(
IOE_DMA_RX_STREAM
,
IOE_DMA_RX_TCFLAG
))

693 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

697 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

700 
	`DMA_Cmd
(
IOE_DMA_RX_STREAM
, 
DISABLE
);

703 
	`I2C_DMACmd
(
IOE_I2C
,
DISABLE
);

706 
	`DMA_CÀ¨Fœg
(
IOE_DMA_RX_STREAM
,
IOE_DMA_RX_TCFLAG
);

709  (
uöt8_t
)
IOE_Buf„rRX
[0];

710 
	}
}

718 
uöt16_t
 
	$I2C_DMA_RódD©aBuf„r
(
uöt32_t
 
Regi°îAddr
)

720 
uöt8_t
 
tmp
= 0;

721 
uöt8_t
 
IOE_Buf„rRX
[2] = {0x00, 0x00};

724 
	`IOE_DMA_C⁄fig
(
IOE_DMA_RX
, (
uöt8_t
*)
IOE_Buf„rRX
);

727 
	`I2C_DMALa°Tøns„rCmd
(
IOE_I2C
, 
ENABLE
);

730 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

733 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

734 !
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_SB
))

736 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

740 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

743 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

744 !
	`I2C_CheckEvít
(
IOE_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

746 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

750 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

753 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

754 (!
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_TXE
)Ë&& (!I2C_GëFœgSètus(IOE_I2C,
I2C_FLAG_BTF
)))

756 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

760 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

763 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

764 !
	`I2C_GëFœgSètus
(
IOE_I2C
,
I2C_FLAG_SB
))

766 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

770 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Re˚ivî
);

773 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

774 !
	`I2C_CheckEvít
(
IOE_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

776 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

780 
	`I2C_DMACmd
(
IOE_I2C
,
ENABLE
);

783 
	`DMA_Cmd
(
IOE_DMA_RX_STREAM
, 
ENABLE
);

786 
IOE_TimeOut
 = 2 * 
TIMEOUT_MAX
;

787 !
	`DMA_GëFœgSètus
(
IOE_DMA_RX_STREAM
, 
IOE_DMA_RX_TCFLAG
))

789 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

793 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

796 
	`DMA_Cmd
(
IOE_DMA_RX_STREAM
, 
DISABLE
);

799 
	`I2C_DMACmd
(
IOE_I2C
,
DISABLE
);

802 
	`DMA_CÀ¨Fœg
(
IOE_DMA_RX_STREAM
,
IOE_DMA_RX_TCFLAG
);

805 
tmp
 = 
IOE_Buf„rRX
[0];

806 
IOE_Buf„rRX
[0] = IOE_BufferRX[1];

807 
IOE_Buf„rRX
[1] = 
tmp
;

810  (
uöt16_t
Ë((uöt16_t)
IOE_Buf„rRX
[0] | (uint16_t)IOE_BufferRX[1]<< 8);

811 
	}
}

819 
uöt16_t
 
	$IOE_TP_Ród_X
()

821 
öt32_t
 
x
, 
xr
;

824 
x
 = 
	`I2C_RódD©aBuf„r
(
IOE_REG_TP_DATA_X
);

827 if(
x
 <= 3000)

829 
x
 = 3870 - x;

833 
x
 = 3800 - x;

837 
xr
 = 
x
 / 15;

840 if(
xr
 <= 0)

842 
xr
 = 0;

844 i‡(
xr
 > 240)

846 
xr
 = 239;

850  (
uöt16_t
)(
xr
);

851 
	}
}

858 
uöt16_t
 
	$IOE_TP_Ród_Y
()

860 
öt32_t
 
y
, 
yr
;

863 
y
 = 
	`I2C_RódD©aBuf„r
(
IOE_REG_TP_DATA_Y
);

867 
y
 -= 360;

870 
yr
 = 
y
 / 11;

873 if(
yr
 <= 0)

875 
yr
 = 0;

877 i‡(
yr
 > 320)

879 
yr
 = 319;

883  (
uöt16_t
)(
yr
);

884 
	}
}

891 
uöt16_t
 
	$IOE_TP_Ród_Z
()

893 
uöt32_t
 
z
;

896 
z
 = 
	`I2C_RódD©aBuf„r
(
IOE_REG_TP_DATA_Z
);

899 if(
z
 <= 0)

900 
z
 = 0;

901  (
uöt16_t
)(
z
);

902 
	}
}

909 
	$IOE_GPIO_C⁄fig
()

911 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

914 
	`RCC_APB1PîùhClockCmd
(
IOE_I2C_CLK
, 
ENABLE
);

915 
	`RCC_AHB1PîùhClockCmd
(
IOE_I2C_SCL_GPIO_CLK
 | 
IOE_I2C_SDA_GPIO_CLK
 |

916 
IOE_IT_GPIO_CLK
, 
ENABLE
);

917 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_SYSCFG
, 
ENABLE
);

920 
	`RCC_APB1PîùhRe£tCmd
(
IOE_I2C_CLK
, 
ENABLE
);

922 
	`RCC_APB1PîùhRe£tCmd
(
IOE_I2C_CLK
, 
DISABLE
);

925 
	`GPIO_PöAFC⁄fig
(
IOE_I2C_SCL_GPIO_PORT
, 
IOE_I2C_SCL_SOURCE
, 
IOE_I2C_SCL_AF
);

927 
	`GPIO_PöAFC⁄fig
(
IOE_I2C_SDA_GPIO_PORT
, 
IOE_I2C_SDA_SOURCE
, 
IOE_I2C_SDA_AF
);

930 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
IOE_I2C_SCL_PIN
;

931 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

932 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

933 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_OD
;

934 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

935 
	`GPIO_Inô
(
IOE_I2C_SCL_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

937 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
IOE_I2C_SDA_PIN
;

938 
	`GPIO_Inô
(
IOE_I2C_SDA_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

940 
	}
}

947 
	$IOE_I2C_C⁄fig
()

949 
I2C_InôTy≥Def
 
I2C_InôSåu˘uª
;

952 i‡((
IOE_I2C
->
CR1
 & 
I2C_CR1_PE
) == 0)

955 
I2C_InôSåu˘uª
.
I2C_Mode
 = 
I2C_Mode_I2C
;

956 
I2C_InôSåu˘uª
.
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

957 
I2C_InôSåu˘uª
.
I2C_OwnAddªss1
 = 0x00;

958 
I2C_InôSåu˘uª
.
I2C_Ack
 = 
I2C_Ack_E«bÀ
;

959 
I2C_InôSåu˘uª
.
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

960 
I2C_InôSåu˘uª
.
I2C_ClockS≥ed
 = 
I2C_SPEED
;

963 
	`I2C_Inô
(
IOE_I2C
, &
I2C_InôSåu˘uª
);

966 
	`I2C_Cmd
(
IOE_I2C
, 
ENABLE
);

968 
	}
}

975 
	$IOE_DMA_C⁄fig
(
IOE_DMADúe˘i⁄_Ty≥Def
 
Dúe˘i⁄
, 
uöt8_t
* 
buf„r
)

977 
DMA_InôTy≥Def
 
DMA_InôSåu˘uª
;

979 
	`RCC_AHB1PîùhClockCmd
(
IOE_DMA_CLK
, 
ENABLE
);

982 
DMA_InôSåu˘uª
.
DMA_Ch™√l
 = 
IOE_DMA_CHANNEL
;

985 
DMA_InôSåu˘uª
.
DMA_PîùhîÆBa£Addr
 = 
IOE_I2C_DR
;

988 
DMA_InôSåu˘uª
.
DMA_Mem‹y0Ba£Addr
 = (
uöt32_t
)
buf„r
;

991 
DMA_InôSåu˘uª
.
DMA_PîùhîÆInc
 = 
DMA_PîùhîÆInc_DißbÀ
;

994 
DMA_InôSåu˘uª
.
DMA_Mem‹yInc
 = 
DMA_Mem‹yInc_E«bÀ
;

997 
DMA_InôSåu˘uª
.
DMA_PîùhîÆD©aSize
 = 
DMA_PîùhîÆD©aSize_Byã
;

1000 
DMA_InôSåu˘uª
.
DMA_Mem‹yD©aSize
 = 
DMA_Mem‹yD©aSize_Byã
;

1003 
DMA_InôSåu˘uª
.
DMA_Mode
 = 
DMA_Mode_N‹mÆ
;

1006 
DMA_InôSåu˘uª
.
DMA_Pri‹ôy
 = 
DMA_Pri‹ôy_Low
;

1009 
DMA_InôSåu˘uª
.
DMA_FIFOMode
 = 
DMA_FIFOMode_E«bÀ
;

1012 
DMA_InôSåu˘uª
.
DMA_FIFOThªshﬁd
 = 
DMA_FIFOThªshﬁd_1Qu¨ãrFuŒ
;

1015 
DMA_InôSåu˘uª
.
DMA_Mem‹yBur°
 = 
DMA_Mem‹yBur°_SögÀ
;

1018 
DMA_InôSåu˘uª
.
DMA_PîùhîÆBur°
 = 
DMA_PîùhîÆBur°_SögÀ
;

1021 i‡(
Dúe˘i⁄
 =
IOE_DMA_RX
)

1024 
DMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_PîùhîÆToMem‹y
;

1027 
DMA_InôSåu˘uª
.
DMA_Buf„rSize
 = 2;

1029 
	`DMA_DeInô
(
IOE_DMA_RX_STREAM
);

1031 
	`DMA_Inô
(
IOE_DMA_RX_STREAM
, &
DMA_InôSåu˘uª
);

1034 i‡(
Dúe˘i⁄
 =
IOE_DMA_TX
)

1037 
DMA_InôSåu˘uª
.
DMA_DIR
 = 
DMA_DIR_Mem‹yToPîùhîÆ
;

1040 
DMA_InôSåu˘uª
.
DMA_Buf„rSize
 = 1;

1042 
	`DMA_DeInô
(
IOE_DMA_TX_STREAM
);

1044 
	`DMA_Inô
(
IOE_DMA_TX_STREAM
, &
DMA_InôSåu˘uª
);

1046 
	}
}

1054 
uöt8_t
 
	$I2C_WrôeDevi˚Regi°î
(
uöt8_t
 
Regi°îAddr
, uöt8_à
Regi°îVÆue
)

1056 
uöt32_t
 
ªad_vîif
 = 0;

1059 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

1062 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1063 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_SB
))

1065 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1069 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

1072 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1073 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_ADDR
))

1075 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1079 
IOE_I2C
->
SR2
;

1082 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1083 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
))

1085 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1089 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

1092 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1093 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
))

1095 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1099 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îVÆue
);

1102 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1103 (!
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
)Ë|| (!I2C_GëFœgSètus(IOE_I2C, 
I2C_FLAG_BTF
)))

1105 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1109 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

1111 #ifde‡
VERIFY_WRITTENDATA


1115 
ªad_vîif
 = 
	`IOE_I2C_RódDevi˚Regi°î
(
Regi°îAddr
);

1118 i‡(
ªad_vîif
 !
Regi°îVÆue
)

1121 
ªad_vîif
 = 
IOE_FAILURE
;

1126 
ªad_vîif
 = 0;

1131  
ªad_vîif
;

1133 
	}
}

1140 
uöt8_t
 
	$I2C_RódDevi˚Regi°î
(
uöt8_t
 
Regi°îAddr
)

1142 
uöt8_t
 
tmp
 = 0;

1145 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

1148 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1149 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_SB
))

1151 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1154 
	`I2C_AcknowÀdgeC⁄fig
(
IOE_I2C
, 
DISABLE
);

1157 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

1160 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1161 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_ADDR
))

1163 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1167 
IOE_I2C
->
SR2
;

1170 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1171 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
))

1173 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1177 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

1180 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1181 (!
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
)Ë|| (!I2C_GëFœgSètus(IOE_I2C, 
I2C_FLAG_BTF
)))

1183 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1187 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

1190 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1191 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_SB
))

1193 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1197 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Re˚ivî
);

1200 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1201 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_ADDR
))

1203 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1207 
IOE_I2C
->
SR2
;

1210 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1211 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_RXNE
))

1213 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1217 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

1220 
tmp
 = 
	`I2C_Re˚iveD©a
(
IOE_I2C
);

1223 
	`I2C_AcknowÀdgeC⁄fig
(
IOE_I2C
, 
ENABLE
);

1226  
tmp
;

1228 
	}
}

1235 
uöt16_t
 
	$I2C_RódD©aBuf„r
(
uöt32_t
 
Regi°îAddr
)

1237 
uöt8_t
 
IOE_Buf„rRX
[2] = {0x00, 0x00};

1240 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

1243 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1244 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_SB
))

1246 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1250 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Tønsmôãr
);

1253 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1254 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_ADDR
))

1256 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1260 
IOE_I2C
->
SR2
;

1263 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1264 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_TXE
))

1266 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1270 
	`I2C_SídD©a
(
IOE_I2C
, 
Regi°îAddr
);

1273 
	`I2C_Gíî©eSTART
(
IOE_I2C
, 
ENABLE
);

1276 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1277 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_SB
))

1279 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1283 
	`I2C_Síd7bôAddªss
(
IOE_I2C
, 
IOE_ADDR
, 
I2C_Dúe˘i⁄_Re˚ivî
);

1286 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1287 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_ADDR
))

1289 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1293 
	`I2C_AcknowÀdgeC⁄fig
(
IOE_I2C
, 
DISABLE
);

1294 
	`I2C_NACKPosôi⁄C⁄fig
(
IOE_I2C
, 
I2C_NACKPosôi⁄_Next
);

1297 
IOE_I2C
->
SR2
;

1300 
IOE_TimeOut
 = 
TIMEOUT_MAX
;

1301 !
	`I2C_GëFœgSètus
(
IOE_I2C
, 
I2C_FLAG_BTF
))

1303 i‡(
IOE_TimeOut
-- =0Ë(
	`IOE_TimeoutU£rCÆlback
());

1307 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

1310 
IOE_Buf„rRX
[1] = 
	`I2C_Re˚iveD©a
(
IOE_I2C
);

1313 
IOE_Buf„rRX
[0] = 
	`I2C_Re˚iveD©a
(
IOE_I2C
);

1316 
	`I2C_AcknowÀdgeC⁄fig
(
IOE_I2C
, 
ENABLE
);

1317 
	`I2C_NACKPosôi⁄C⁄fig
(
IOE_I2C
, 
I2C_NACKPosôi⁄_Cuºít
);

1320  ((
uöt16_t
Ë
IOE_Buf„rRX
[0] | ((uint16_t)IOE_BufferRX[1]<< 8));

1321 
	}
}

1323 #i‚de‡
USE_TIMEOUT_USER_CALLBACK


1329 
uöt8_t
 
	$IOE_TimeoutU£rCÆlback
()

1331 
I2C_InôTy≥Def
 
I2C_InôSåu˘uª
;

1333 
	`I2C_Gíî©eSTOP
(
IOE_I2C
, 
ENABLE
);

1334 
	`I2C_So·w¨eRe£tCmd
(
IOE_I2C
, 
ENABLE
);

1335 
	`I2C_So·w¨eRe£tCmd
(
IOE_I2C
, 
DISABLE
);

1337 
	`IOE_GPIO_C⁄fig
();

1340 
	`I2C_DeInô
(
IOE_I2C
);

1341 
I2C_InôSåu˘uª
.
I2C_Mode
 = 
I2C_Mode_I2C
;

1342 
I2C_InôSåu˘uª
.
I2C_DutyCy˛e
 = 
I2C_DutyCy˛e_2
;

1343 
I2C_InôSåu˘uª
.
I2C_OwnAddªss1
 = 0x00;

1344 
I2C_InôSåu˘uª
.
I2C_Ack
 = 
I2C_Ack_E«bÀ
;

1345 
I2C_InôSåu˘uª
.
I2C_AcknowÀdgedAddªss
 = 
I2C_AcknowÀdgedAddªss_7bô
;

1346 
I2C_InôSåu˘uª
.
I2C_ClockS≥ed
 = 
I2C_SPEED
;

1349 
	`I2C_Cmd
(
IOE_I2C
, 
ENABLE
);

1350 
	`I2C_Inô
(
IOE_I2C
, &
I2C_InôSåu˘uª
);

1353 
	}
}

1356 #i‚de‡
USE_Dñay


1362 
	$dñay
(
__IO
 
uöt32_t
 
nCou¡
)

1364 
__IO
 
uöt32_t
 
ödex
 = 0;

1365 
ödex
 = (100000 * 
nCou¡
); index != 0; index--)

1368 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h

30 #i‚de‡
__STM32F429I_DISCOVERY_IOE_H


31 
	#__STM32F429I_DISCOVERY_IOE_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f429i_discovîy.h
"

66 
uöt16_t
 
TouchDëe˘ed
;

67 
uöt16_t
 
X
;

68 
uöt16_t
 
Y
;

69 
uöt16_t
 
Z
;

70 }
	tTP_STATE
;

77 
IOE_OK
 = 0,

78 
IOE_FAILURE
,

79 
IOE_TIMEOUT
,

80 
PARAM_ERROR
,

81 
IOE_NOT_OPERATIONAL
,

82 }
	tIOE_Sètus_TypDef
;

89 
BôRe£t
 = 0,

90 
BôSë
 = 1

91 }
	tIOE_BôVÆue_Ty≥Def
;

98 
IOE_DMA_TX
 = 0,

99 
IOE_DMA_RX
 = 1

100 }
	tIOE_DMADúe˘i⁄_Ty≥Def
;

132 #ifde‡
USE_Dñay


133 
	~"maö.h
"

135 
	#_dñay_
 
Dñay


	)

138 
	#_dñay_
 
dñay


	)

147 
	#IOE_I2C
 
I2C3


	)

148 
	#IOE_I2C_CLK
 
RCC_APB1Pîùh_I2C3


	)

149 
	#IOE_I2C_SCL_PIN
 
GPIO_Pö_8


	)

150 
	#IOE_I2C_SCL_GPIO_PORT
 
GPIOA


	)

151 
	#IOE_I2C_SCL_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

152 
	#IOE_I2C_SCL_SOURCE
 
GPIO_PöSour˚8


	)

153 
	#IOE_I2C_SCL_AF
 
GPIO_AF_I2C3


	)

154 
	#IOE_I2C_SDA_PIN
 
GPIO_Pö_9


	)

155 
	#IOE_I2C_SDA_GPIO_PORT
 
GPIOC


	)

156 
	#IOE_I2C_SDA_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

157 
	#IOE_I2C_SDA_SOURCE
 
GPIO_PöSour˚9


	)

158 
	#IOE_I2C_SDA_AF
 
GPIO_AF_I2C3


	)

159 
	#IOE_I2C_DR
 ((
uöt32_t
)0x40005C10)

	)

164 
	#IOE_DMA_CLK
 
RCC_AHB1Pîùh_DMA1


	)

165 
	#IOE_DMA_CHANNEL
 
DMA_Ch™√l_1


	)

167 #i‚de‡
IOE_DMA_TX_STREAM


168 
	#IOE_DMA_TX_STREAM
 
DMA1_Såóm6


	)

171 #i‚de‡
IOE_DMA_TX_TCFLAG


172 
	#IOE_DMA_TX_TCFLAG
 
DMA_FLAG_TCIF6


	)

175 #i‚de‡
IOE_DMA_RX_STREAM


176 
	#IOE_DMA_RX_STREAM
 
DMA1_Såóm0


	)

179 #i‚de‡
IOE_DMA_RX_TCFLAG


180 
	#IOE_DMA_RX_TCFLAG
 
DMA_FLAG_TCIF0


	)

186 
	#IOE_IT_PIN
 
GPIO_Pö_2


	)

187 
	#IOE_IT_GPIO_PORT
 
GPIOI


	)

188 
	#IOE_IT_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOI


	)

189 
	#IOE_IT_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOI


	)

190 
	#IOE_IT_EXTI_PIN_SOURCE
 
EXTI_PöSour˚2


	)

191 
	#IOE_IT_EXTI_LINE
 
EXTI_Löe2


	)

192 
	#IOE_IT_EXTI_IRQn
 
EXTI2_IRQn


	)

197 
	#IO1_IN_ALL_PINS
 (
uöt32_t
)(
MEMS_INT1_PIN
 | 
MEMS_INT2_PIN
)

	)

198 
	#IO2_IN_ALL_PINS
 (
uöt32_t
)0x00

	)

199 
	#IO1_OUT_ALL_PINS
 (
uöt32_t
)(
VBAT_DIV_PIN
)

	)

200 
	#IO2_OUT_ALL_PINS
 (
uöt32_t
)(
AUDIO_RESET_PIN
 | 
MII_INT_PIN
)

	)

205 
	#IOE_ADDR
 0x82

	)

206 
	#STMPE811_ID
 0x0811

	)

215 
	#IOE_ADC_FCT
 0x01

	)

216 
	#IOE_TP_FCT
 0x02

	)

217 
	#IOE_IO_FCT
 0x04

	)

222 
	#IOE_ITSRC_TP
 0x01

	)

227 
	#IOE_GIT_GPIO
 0x80

	)

228 
	#IOE_GIT_ADC
 0x40

	)

229 
	#IOE_GIT_FE
 0x10

	)

230 
	#IOE_GIT_FF
 0x08

	)

231 
	#IOE_GIT_FOV
 0x04

	)

232 
	#IOE_GIT_FTH
 0x02

	)

233 
	#IOE_GIT_TOUCH
 0x01

	)

242 
	#IOE_REG_CHP_ID
 0x00

	)

243 
	#IOE_REG_ID_VER
 0x02

	)

248 
	#IOE_REG_SYS_CTRL1
 0x03

	)

249 
	#IOE_REG_SYS_CTRL2
 0x04

	)

250 
	#IOE_REG_SPI_CFG
 0x08

	)

255 
	#IOE_REG_INT_CTRL
 0x09

	)

256 
	#IOE_REG_INT_EN
 0x0A

	)

257 
	#IOE_REG_INT_STA
 0x0B

	)

258 
	#IOE_REG_GPIO_INT_EN
 0x0C

	)

259 
	#IOE_REG_GPIO_INT_STA
 0x0D

	)

264 
	#IOE_REG_GPIO_SET_PIN
 0x10

	)

265 
	#IOE_REG_GPIO_CLR_PIN
 0x11

	)

266 
	#IOE_REG_GPIO_MP_STA
 0x12

	)

267 
	#IOE_REG_GPIO_DIR
 0x13

	)

268 
	#IOE_REG_GPIO_ED
 0x14

	)

269 
	#IOE_REG_GPIO_RE
 0x15

	)

270 
	#IOE_REG_GPIO_FE
 0x16

	)

271 
	#IOE_REG_GPIO_AF
 0x17

	)

276 
	#IOE_REG_ADC_INT_EN
 0x0E

	)

277 
	#IOE_REG_ADC_INT_STA
 0x0F

	)

278 
	#IOE_REG_ADC_CTRL1
 0x20

	)

279 
	#IOE_REG_ADC_CTRL2
 0x21

	)

280 
	#IOE_REG_ADC_CAPT
 0x22

	)

281 
	#IOE_REG_ADC_DATA_CH0
 0x30

	)

282 
	#IOE_REG_ADC_DATA_CH1
 0x32

	)

283 
	#IOE_REG_ADC_DATA_CH2
 0x34

	)

284 
	#IOE_REG_ADC_DATA_CH3
 0x36

	)

285 
	#IOE_REG_ADC_DATA_CH4
 0x38

	)

286 
	#IOE_REG_ADC_DATA_CH5
 0x3A

	)

287 
	#IOE_REG_ADC_DATA_CH6
 0x3B

	)

288 
	#IOE_REG_ADC_DATA_CH7
 0x3C

	)

293 
	#IOE_REG_TP_CTRL
 0x40

	)

294 
	#IOE_REG_TP_CFG
 0x41

	)

295 
	#IOE_REG_WDM_TR_X
 0x42

	)

296 
	#IOE_REG_WDM_TR_Y
 0x44

	)

297 
	#IOE_REG_WDM_BL_X
 0x46

	)

298 
	#IOE_REG_WDM_BL_Y
 0x48

	)

299 
	#IOE_REG_FIFO_TH
 0x4A

	)

300 
	#IOE_REG_FIFO_STA
 0x4B

	)

301 
	#IOE_REG_FIFO_SIZE
 0x4C

	)

302 
	#IOE_REG_TP_DATA_X
 0x4D

	)

303 
	#IOE_REG_TP_DATA_Y
 0x4F

	)

304 
	#IOE_REG_TP_DATA_Z
 0x51

	)

305 
	#IOE_REG_TP_DATA_XYZ
 0x52

	)

306 
	#IOE_REG_TP_FRACT_XYZ
 0x56

	)

307 
	#IOE_REG_TP_DATA
 0x57

	)

308 
	#IOE_REG_TP_I_DRIVE
 0x58

	)

309 
	#IOE_REG_TP_SHIELD
 0x59

	)

319 
	#TOUCH_YD
 
IO_Pö_1


	)

320 
	#TOUCH_XD
 
IO_Pö_2


	)

321 
	#TOUCH_YU
 
IO_Pö_3


	)

322 
	#TOUCH_XU
 
IO_Pö_4


	)

323 
	#TOUCH_IO_ALL
 (
uöt32_t
)(
IO_Pö_1
 | 
IO_Pö_2
 | 
IO_Pö_3
 | 
IO_Pö_4
)

	)

328 
	#IO_Pö_0
 0x01

	)

329 
	#IO_Pö_1
 0x02

	)

330 
	#IO_Pö_2
 0x04

	)

331 
	#IO_Pö_3
 0x08

	)

332 
	#IO_Pö_4
 0x10

	)

333 
	#IO_Pö_5
 0x20

	)

334 
	#IO_Pö_6
 0x40

	)

335 
	#IO_Pö_7
 0x80

	)

336 
	#IO_Pö_ALL
 0xFF

	)

341 
	#Dúe˘i⁄_IN
 0x00

	)

342 
	#Dúe˘i⁄_OUT
 0x01

	)

347 
	#Pﬁ¨ôy_Low
 0x00

	)

348 
	#Pﬁ¨ôy_High
 0x04

	)

349 
	#Ty≥_Levñ
 0x00

	)

350 
	#Ty≥_Edge
 0x02

	)

355 
	#IO_IT_0
 0x01

	)

356 
	#IO_IT_1
 0x02

	)

357 
	#IO_IT_2
 0x04

	)

358 
	#IO_IT_3
 0x08

	)

359 
	#IO_IT_4
 0x10

	)

360 
	#IO_IT_5
 0x20

	)

361 
	#IO_IT_6
 0x40

	)

362 
	#IO_IT_7
 0x80

	)

363 
	#ALL_IT
 0xFF

	)

364 
	#IOE_TP_IT
 (
uöt8_t
)(
IO_IT_0
 | 
IO_IT_1
 | 
IO_IT_2
)

	)

365 
	#IOE_INMEMS_IT
 (
uöt8_t
)(
IO_IT_2
 | 
IO_IT_3
)

	)

370 
	#EDGE_FALLING
 0x01

	)

371 
	#EDGE_RISING
 0x02

	)

376 
	#IOE_GIT_EN
 0x01

	)

389 
uöt8_t
 
IOE_C⁄fig
();

390 
uöt8_t
 
IOE_TPITC⁄fig
();

395 
FœgSètus
 
IOE_GëGITSètus
(
uöt8_t
 
GlobÆ_IT
);

396 
uöt8_t
 
IOE_CÀ¨GITPídög
(uöt8_à
IO_IT
);

402 
uöt8_t
 
IOE_IsO≥øti⁄Æ
();

403 
uöt8_t
 
IOE_Re£t
();

404 
uöt16_t
 
IOE_RódID
();

405 
uöt8_t
 
IOE_Fn˘Cmd
(uöt8_à
F˘
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

406 
uöt8_t
 
IOE_GITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

407 
uöt8_t
 
IOE_GITC⁄fig
(uöt8_à
GlobÆ_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

408 
uöt8_t
 
IOE_IOAFC⁄fig
(uöt8_à
IO_Pö
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

413 
TP_STATE
* 
IOE_TP_GëSèã
();

414 
uöt8_t
 
IOE_TP_C⁄fig
();

419 
uöt8_t
 
I2C_WrôeDevi˚Regi°î
(uöt8_à
Regi°îAddr
, uöt8_à
Regi°îVÆue
);

420 
uöt8_t
 
I2C_RódDevi˚Regi°î
(uöt8_à
Regi°îAddr
);

421 
uöt16_t
 
I2C_RódD©aBuf„r
(
uöt32_t
 
Regi°îAddr
);

422 
uöt8_t
 
I2C_DMA_WrôeDevi˚Regi°î
(uöt8_à
Regi°îAddr
, uöt8_à
Regi°îVÆue
);

423 
uöt8_t
 
I2C_DMA_RódDevi˚Regi°î
(uöt8_à
Regi°îAddr
);

424 
uöt16_t
 
I2C_DMA_RódD©aBuf„r
(
uöt32_t
 
Regi°îAddr
);

437 
uöt8_t
 
IOE_TimeoutU£rCÆlback
();

439 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c

29 
	~"°m32f429i_discovîy_l3gd20.h
"

74 
__IO
 
uöt32_t
 
	gL3GD20Timeout
 = 
L3GD20_FLAG_TIMEOUT
;

82 
uöt8_t
 
L3GD20_SídByã
(uöt8_à
byã
);

83 
L3GD20_LowLevñ_Inô
();

98 
	$L3GD20_Inô
(
L3GD20_InôTy≥Def
 *
L3GD20_InôSåu˘
)

100 
uöt8_t
 
˘æ1
 = 0x00, 
˘æ4
 = 0x00;

103 
	`L3GD20_LowLevñ_Inô
();

106 
˘æ1
 |(
uöt8_t
Ë(
L3GD20_InôSåu˘
->
Powî_Mode
 | L3GD20_InôSåu˘->
Ouçut_D©aR©e
 | \

107 
L3GD20_InôSåu˘
->
Axes_E«bÀ
 | L3GD20_InôSåu˘->
B™d_Width
);

109 
˘æ4
 |(
uöt8_t
Ë(
L3GD20_InôSåu˘
->
BlockD©a_Upd©e
 | L3GD20_InôSåu˘->
Endü¬ess
 | \

110 
L3GD20_InôSåu˘
->
FuŒ_SˇÀ
);

113 
	`L3GD20_Wrôe
(&
˘æ1
, 
L3GD20_CTRL_REG1_ADDR
, 1);

116 
	`L3GD20_Wrôe
(&
˘æ4
, 
L3GD20_CTRL_REG4_ADDR
, 1);

117 
	}
}

124 
	$L3GD20_ReboŸCmd
()

126 
uöt8_t
 
tm¥eg
;

129 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_CTRL_REG5_ADDR
, 1);

132 
tm¥eg
 |
L3GD20_BOOT_REBOOTMEMORY
;

135 
	`L3GD20_Wrôe
(&
tm¥eg
, 
L3GD20_CTRL_REG5_ADDR
, 1);

136 
	}
}

144 
	$L3GD20_INT1I¡îru±C⁄fig
(
L3GD20_I¡îru±C⁄figTy≥Def
 *
L3GD20_I¡C⁄figSåu˘
)

146 
uöt8_t
 
˘æ_c‰
 = 0x00, 
˘æ3
 = 0x00;

149 
	`L3GD20_Ród
(&
˘æ_c‰
, 
L3GD20_INT1_CFG_ADDR
, 1);

152 
	`L3GD20_Ród
(&
˘æ3
, 
L3GD20_CTRL_REG3_ADDR
, 1);

154 
˘æ_c‰
 &= 0x80;

156 
˘æ3
 &= 0xDF;

159 
˘æ_c‰
 |(
uöt8_t
)(
L3GD20_I¡C⁄figSåu˘
->
L©ch_Reque°
| \

160 
L3GD20_I¡C⁄figSåu˘
->
I¡îru±_Axes
);

162 
˘æ3
 |(
uöt8_t
)(
L3GD20_I¡C⁄figSåu˘
->
I¡îru±_A˘iveEdge
);

165 
	`L3GD20_Wrôe
(&
˘æ_c‰
, 
L3GD20_INT1_CFG_ADDR
, 1);

168 
	`L3GD20_Wrôe
(&
˘æ3
, 
L3GD20_CTRL_REG3_ADDR
, 1);

169 
	}
}

179 
	$L3GD20_INT1I¡îru±Cmd
(
uöt8_t
 
I¡îru±Sèã
)

181 
uöt8_t
 
tm¥eg
;

184 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_CTRL_REG3_ADDR
, 1);

186 
tm¥eg
 &= 0x7F;

187 
tm¥eg
 |
I¡îru±Sèã
;

190 
	`L3GD20_Wrôe
(&
tm¥eg
, 
L3GD20_CTRL_REG3_ADDR
, 1);

191 
	}
}

201 
	$L3GD20_INT2I¡îru±Cmd
(
uöt8_t
 
I¡îru±Sèã
)

203 
uöt8_t
 
tm¥eg
;

206 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_CTRL_REG3_ADDR
, 1);

208 
tm¥eg
 &= 0xF7;

209 
tm¥eg
 |
I¡îru±Sèã
;

212 
	`L3GD20_Wrôe
(&
tm¥eg
, 
L3GD20_CTRL_REG3_ADDR
, 1);

213 
	}
}

221 
	$L3GD20_FûãrC⁄fig
(
L3GD20_FûãrC⁄figTy≥Def
 *
L3GD20_FûãrSåu˘
)

223 
uöt8_t
 
tm¥eg
;

226 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_CTRL_REG2_ADDR
, 1);

228 
tm¥eg
 &= 0xC0;

231 
tm¥eg
 |(
uöt8_t
Ë(
L3GD20_FûãrSåu˘
->
HighPassFûãr_Mode_Sñe˘i⁄
 |\

232 
L3GD20_FûãrSåu˘
->
HighPassFûãr_CutOff_Fªquícy
);

235 
	`L3GD20_Wrôe
(&
tm¥eg
, 
L3GD20_CTRL_REG2_ADDR
, 1);

236 
	}
}

246 
	$L3GD20_FûãrCmd
(
uöt8_t
 
HighPassFûãrSèã
)

248 
uöt8_t
 
tm¥eg
;

251 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_CTRL_REG5_ADDR
, 1);

253 
tm¥eg
 &= 0xEF;

255 
tm¥eg
 |
HighPassFûãrSèã
;

258 
	`L3GD20_Wrôe
(&
tm¥eg
, 
L3GD20_CTRL_REG5_ADDR
, 1);

259 
	}
}

266 
uöt8_t
 
	$L3GD20_GëD©aSètus
()

268 
uöt8_t
 
tm¥eg
;

271 
	`L3GD20_Ród
(&
tm¥eg
, 
L3GD20_STATUS_REG_ADDR
, 1);

273  
tm¥eg
;

274 
	}
}

283 
	$L3GD20_Wrôe
(
uöt8_t
* 
pBuf„r
, uöt8_à
WrôeAddr
, 
uöt16_t
 
NumByãToWrôe
)

289 if(
NumByãToWrôe
 > 0x01)

291 
WrôeAddr
 |(
uöt8_t
)
MULTIPLEBYTE_CMD
;

294 
	`L3GD20_CS_LOW
();

297 
	`L3GD20_SídByã
(
WrôeAddr
);

300 
NumByãToWrôe
 >= 0x01)

302 
	`L3GD20_SídByã
(*
pBuf„r
);

303 
NumByãToWrôe
--;

304 
pBuf„r
++;

308 
	`L3GD20_CS_HIGH
();

309 
	}
}

318 
	$L3GD20_Ród
(
uöt8_t
* 
pBuf„r
, uöt8_à
RódAddr
, 
uöt16_t
 
NumByãToRód
)

320 if(
NumByãToRód
 > 0x01)

322 
RódAddr
 |(
uöt8_t
)(
READWRITE_CMD
 | 
MULTIPLEBYTE_CMD
);

326 
RódAddr
 |(
uöt8_t
)
READWRITE_CMD
;

329 
	`L3GD20_CS_LOW
();

332 
	`L3GD20_SídByã
(
RódAddr
);

335 
NumByãToRód
 > 0x00)

338 *
pBuf„r
 = 
	`L3GD20_SídByã
(
DUMMY_BYTE
);

339 
NumByãToRód
--;

340 
pBuf„r
++;

344 
	`L3GD20_CS_HIGH
();

345 
	}
}

352 
	$L3GD20_LowLevñ_Inô
()

354 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

355 
SPI_InôTy≥Def
 
SPI_InôSåu˘uª
;

358 
	`RCC_APB2PîùhClockCmd
(
L3GD20_SPI_CLK
, 
ENABLE
);

361 
	`RCC_AHB1PîùhClockCmd
(
L3GD20_SPI_SCK_GPIO_CLK
 | 
L3GD20_SPI_MISO_GPIO_CLK
 | 
L3GD20_SPI_MOSI_GPIO_CLK
, 
ENABLE
);

364 
	`RCC_AHB1PîùhClockCmd
(
L3GD20_SPI_CS_GPIO_CLK
, 
ENABLE
);

367 
	`RCC_AHB1PîùhClockCmd
(
L3GD20_SPI_INT1_GPIO_CLK
, 
ENABLE
);

370 
	`RCC_AHB1PîùhClockCmd
(
L3GD20_SPI_INT2_GPIO_CLK
, 
ENABLE
);

372 
	`GPIO_PöAFC⁄fig
(
L3GD20_SPI_SCK_GPIO_PORT
, 
L3GD20_SPI_SCK_SOURCE
, 
L3GD20_SPI_SCK_AF
);

373 
	`GPIO_PöAFC⁄fig
(
L3GD20_SPI_MISO_GPIO_PORT
, 
L3GD20_SPI_MISO_SOURCE
, 
L3GD20_SPI_MISO_AF
);

374 
	`GPIO_PöAFC⁄fig
(
L3GD20_SPI_MOSI_GPIO_PORT
, 
L3GD20_SPI_MOSI_SOURCE
, 
L3GD20_SPI_MOSI_AF
);

376 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

377 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

378 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

379 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_25MHz
;

382 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_SCK_PIN
;

383 
	`GPIO_Inô
(
L3GD20_SPI_SCK_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

386 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_MOSI_PIN
;

387 
	`GPIO_Inô
(
L3GD20_SPI_MOSI_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

390 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_MISO_PIN
;

391 
	`GPIO_Inô
(
L3GD20_SPI_MISO_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

394 
	`SPI_I2S_DeInô
(
L3GD20_SPI
);

395 
SPI_InôSåu˘uª
.
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

396 
SPI_InôSåu˘uª
.
SPI_Mode
 = 
SPI_Mode_Ma°î
;

397 
SPI_InôSåu˘uª
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

398 
SPI_InôSåu˘uª
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

399 
SPI_InôSåu˘uª
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

400 
SPI_InôSåu˘uª
.
SPI_NSS
 = 
SPI_NSS_So·
;

407 
SPI_InôSåu˘uª
.
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_16
;

408 
SPI_InôSåu˘uª
.
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

409 
SPI_InôSåu˘uª
.
SPI_CRCPﬁynomül
 = 7;

410 
	`SPI_Inô
(
L3GD20_SPI
, &
SPI_InôSåu˘uª
);

413 
	`SPI_Cmd
(
L3GD20_SPI
, 
ENABLE
);

416 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_CS_PIN
;

417 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

418 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

419 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_25MHz
;

420 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

421 
	`GPIO_Inô
(
L3GD20_SPI_CS_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

424 
	`GPIO_SëBôs
(
L3GD20_SPI_CS_GPIO_PORT
, 
L3GD20_SPI_CS_PIN
);

427 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_INT1_PIN
;

428 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

429 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

430 
	`GPIO_Inô
(
L3GD20_SPI_INT1_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

432 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
L3GD20_SPI_INT2_PIN
;

433 
	`GPIO_Inô
(
L3GD20_SPI_INT2_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

434 
	}
}

442 
uöt8_t
 
	$L3GD20_SídByã
(
uöt8_t
 
byã
)

445 
L3GD20Timeout
 = 
L3GD20_FLAG_TIMEOUT
;

446 
	`SPI_I2S_GëFœgSètus
(
L3GD20_SPI
, 
SPI_I2S_FLAG_TXE
Ë=
RESET
)

448 if((
L3GD20Timeout
--Ë=0Ë 
	`L3GD20_TIMEOUT_U£rCÆlback
();

452 
	`SPI_I2S_SídD©a
(
L3GD20_SPI
, (
uöt16_t
)
byã
);

454 
L3GD20Timeout
 = 
L3GD20_FLAG_TIMEOUT
;

455 
	`SPI_I2S_GëFœgSètus
(
L3GD20_SPI
, 
SPI_I2S_FLAG_RXNE
Ë=
RESET
)

457 if((
L3GD20Timeout
--Ë=0Ë 
	`L3GD20_TIMEOUT_U£rCÆlback
();

461  (
uöt8_t
)
	`SPI_I2S_Re˚iveD©a
(
L3GD20_SPI
);

462 
	}
}

464 #ifde‡
USE_DEFAULT_TIMEOUT_CALLBACK


470 
uöt32_t
 
	$L3GD20_TIMEOUT_U£rCÆlback
()

476 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h

31 #i‚de‡
__STM32F429I_DISCOVERY_L3GD20_H


32 
	#__STM32F429I_DISCOVERY_L3GD20_H


	)

34 #ifde‡
__˝lu•lus


39 
	~"°m32f4xx.h
"

40 
	~"°m32f4xx_•i.h
"

41 
	~"°m32f4xx_rcc.h
"

66 
uöt8_t
 
Powî_Mode
;

67 
uöt8_t
 
Ouçut_D©aR©e
;

68 
uöt8_t
 
Axes_E«bÀ
;

69 
uöt8_t
 
B™d_Width
;

70 
uöt8_t
 
BlockD©a_Upd©e
;

71 
uöt8_t
 
Endü¬ess
;

72 
uöt8_t
 
FuŒ_SˇÀ
;

73 }
	tL3GD20_InôTy≥Def
;

78 
uöt8_t
 
HighPassFûãr_Mode_Sñe˘i⁄
;

79 
uöt8_t
 
HighPassFûãr_CutOff_Fªquícy
;

80 }
	tL3GD20_FûãrC⁄figTy≥Def
;

85 
uöt8_t
 
L©ch_Reque°
;

86 
uöt8_t
 
I¡îru±_Axes
;

87 
uöt8_t
 
I¡îru±_A˘iveEdge
;

88 }
	tL3GD20_I¡îru±C⁄figTy≥Def
;

104 
	#READWRITE_CMD
 ((
uöt8_t
)0x80)

	)

106 
	#MULTIPLEBYTE_CMD
 ((
uöt8_t
)0x40)

	)

108 
	#DUMMY_BYTE
 ((
uöt8_t
)0x00)

	)

122 
	#L3GD20_FLAG_TIMEOUT
 ((
uöt32_t
)0x1000)

	)

127 
	#L3GD20_SPI
 
SPI5


	)

128 
	#L3GD20_SPI_CLK
 
RCC_APB2Pîùh_SPI5


	)

130 
	#L3GD20_SPI_SCK_PIN
 
GPIO_Pö_7


	)

131 
	#L3GD20_SPI_SCK_GPIO_PORT
 
GPIOF


	)

132 
	#L3GD20_SPI_SCK_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

133 
	#L3GD20_SPI_SCK_SOURCE
 
GPIO_PöSour˚7


	)

134 
	#L3GD20_SPI_SCK_AF
 
GPIO_AF_SPI5


	)

136 
	#L3GD20_SPI_MISO_PIN
 
GPIO_Pö_8


	)

137 
	#L3GD20_SPI_MISO_GPIO_PORT
 
GPIOF


	)

138 
	#L3GD20_SPI_MISO_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

139 
	#L3GD20_SPI_MISO_SOURCE
 
GPIO_PöSour˚8


	)

140 
	#L3GD20_SPI_MISO_AF
 
GPIO_AF_SPI5


	)

142 
	#L3GD20_SPI_MOSI_PIN
 
GPIO_Pö_9


	)

143 
	#L3GD20_SPI_MOSI_GPIO_PORT
 
GPIOF


	)

144 
	#L3GD20_SPI_MOSI_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

145 
	#L3GD20_SPI_MOSI_SOURCE
 
GPIO_PöSour˚9


	)

146 
	#L3GD20_SPI_MOSI_AF
 
GPIO_AF_SPI5


	)

148 
	#L3GD20_SPI_CS_PIN
 
GPIO_Pö_1


	)

149 
	#L3GD20_SPI_CS_GPIO_PORT
 
GPIOC


	)

150 
	#L3GD20_SPI_CS_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

152 
	#L3GD20_SPI_INT1_PIN
 
GPIO_Pö_1


	)

153 
	#L3GD20_SPI_INT1_GPIO_PORT
 
GPIOA


	)

154 
	#L3GD20_SPI_INT1_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

155 
	#L3GD20_SPI_INT1_EXTI_LINE
 
EXTI_Löe1


	)

156 
	#L3GD20_SPI_INT1_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOA


	)

157 
	#L3GD20_SPI_INT1_EXTI_PIN_SOURCE
 
EXTI_PöSour˚1


	)

158 
	#L3GD20_SPI_INT1_EXTI_IRQn
 
EXTI1_IRQn


	)

160 
	#L3GD20_SPI_INT2_PIN
 
GPIO_Pö_2


	)

161 
	#L3GD20_SPI_INT2_GPIO_PORT
 
GPIOA


	)

162 
	#L3GD20_SPI_INT2_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOA


	)

163 
	#L3GD20_SPI_INT2_EXTI_LINE
 
EXTI_Löe2


	)

164 
	#L3GD20_SPI_INT2_EXTI_PORT_SOURCE
 
EXTI_P‹tSour˚GPIOA


	)

165 
	#L3GD20_SPI_INT2_EXTI_PIN_SOURCE
 
EXTI_PöSour˚2


	)

166 
	#L3GD20_SPI_INT2_EXTI_IRQn
 
EXTI2_IRQn


	)

171 
	#L3GD20_WHO_AM_I_ADDR
 0x0F

	)

172 
	#L3GD20_CTRL_REG1_ADDR
 0x20

	)

173 
	#L3GD20_CTRL_REG2_ADDR
 0x21

	)

174 
	#L3GD20_CTRL_REG3_ADDR
 0x22

	)

175 
	#L3GD20_CTRL_REG4_ADDR
 0x23

	)

176 
	#L3GD20_CTRL_REG5_ADDR
 0x24

	)

177 
	#L3GD20_REFERENCE_REG_ADDR
 0x25

	)

178 
	#L3GD20_OUT_TEMP_ADDR
 0x26

	)

179 
	#L3GD20_STATUS_REG_ADDR
 0x27

	)

180 
	#L3GD20_OUT_X_L_ADDR
 0x28

	)

181 
	#L3GD20_OUT_X_H_ADDR
 0x29

	)

182 
	#L3GD20_OUT_Y_L_ADDR
 0x2A

	)

183 
	#L3GD20_OUT_Y_H_ADDR
 0x2B

	)

184 
	#L3GD20_OUT_Z_L_ADDR
 0x2C

	)

185 
	#L3GD20_OUT_Z_H_ADDR
 0x2D

	)

186 
	#L3GD20_FIFO_CTRL_REG_ADDR
 0x2E

	)

187 
	#L3GD20_FIFO_SRC_REG_ADDR
 0x2F

	)

189 
	#L3GD20_INT1_CFG_ADDR
 0x30

	)

190 
	#L3GD20_INT1_SRC_ADDR
 0x31

	)

191 
	#L3GD20_INT1_TSH_XH_ADDR
 0x32

	)

192 
	#L3GD20_INT1_TSH_XL_ADDR
 0x33

	)

193 
	#L3GD20_INT1_TSH_YH_ADDR
 0x34

	)

194 
	#L3GD20_INT1_TSH_YL_ADDR
 0x35

	)

195 
	#L3GD20_INT1_TSH_ZH_ADDR
 0x36

	)

196 
	#L3GD20_INT1_TSH_ZL_ADDR
 0x37

	)

197 
	#L3GD20_INT1_DURATION_ADDR
 0x38

	)

203 
	#I_AM_L3GD20
 ((
uöt8_t
)0xD4)

	)

208 
	#L3GD20_MODE_POWERDOWN
 ((
uöt8_t
)0x00)

	)

209 
	#L3GD20_MODE_ACTIVE
 ((
uöt8_t
)0x08)

	)

217 
	#L3GD20_OUTPUT_DATARATE_1
 ((
uöt8_t
)0x00)

	)

218 
	#L3GD20_OUTPUT_DATARATE_2
 ((
uöt8_t
)0x40)

	)

219 
	#L3GD20_OUTPUT_DATARATE_3
 ((
uöt8_t
)0x80)

	)

220 
	#L3GD20_OUTPUT_DATARATE_4
 ((
uöt8_t
)0xC0)

	)

228 
	#L3GD20_X_ENABLE
 ((
uöt8_t
)0x02)

	)

229 
	#L3GD20_Y_ENABLE
 ((
uöt8_t
)0x01)

	)

230 
	#L3GD20_Z_ENABLE
 ((
uöt8_t
)0x04)

	)

231 
	#L3GD20_AXES_ENABLE
 ((
uöt8_t
)0x07)

	)

232 
	#L3GD20_AXES_DISABLE
 ((
uöt8_t
)0x00)

	)

240 
	#L3GD20_BANDWIDTH_1
 ((
uöt8_t
)0x00)

	)

241 
	#L3GD20_BANDWIDTH_2
 ((
uöt8_t
)0x10)

	)

242 
	#L3GD20_BANDWIDTH_3
 ((
uöt8_t
)0x20)

	)

243 
	#L3GD20_BANDWIDTH_4
 ((
uöt8_t
)0x30)

	)

251 
	#L3GD20_FULLSCALE_250
 ((
uöt8_t
)0x00)

	)

252 
	#L3GD20_FULLSCALE_500
 ((
uöt8_t
)0x10)

	)

253 
	#L3GD20_FULLSCALE_2000
 ((
uöt8_t
)0x20)

	)

261 
	#L3GD20_BlockD©aUpd©e_C⁄töous
 ((
uöt8_t
)0x00)

	)

262 
	#L3GD20_BlockD©aUpd©e_SögÀ
 ((
uöt8_t
)0x80)

	)

270 
	#L3GD20_BLE_LSB
 ((
uöt8_t
)0x00)

	)

271 
	#L3GD20_BLE_MSB
 ((
uöt8_t
)0x40)

	)

279 
	#L3GD20_HIGHPASSFILTER_DISABLE
 ((
uöt8_t
)0x00)

	)

280 
	#L3GD20_HIGHPASSFILTER_ENABLE
 ((
uöt8_t
)0x10)

	)

288 
	#L3GD20_INT1INTERRUPT_DISABLE
 ((
uöt8_t
)0x00)

	)

289 
	#L3GD20_INT1INTERRUPT_ENABLE
 ((
uöt8_t
)0x80)

	)

297 
	#L3GD20_INT2INTERRUPT_DISABLE
 ((
uöt8_t
)0x00)

	)

298 
	#L3GD20_INT2INTERRUPT_ENABLE
 ((
uöt8_t
)0x08)

	)

306 
	#L3GD20_INT1INTERRUPT_LOW_EDGE
 ((
uöt8_t
)0x20)

	)

307 
	#L3GD20_INT1INTERRUPT_HIGH_EDGE
 ((
uöt8_t
)0x00)

	)

315 
	#L3GD20_BOOT_NORMALMODE
 ((
uöt8_t
)0x00)

	)

316 
	#L3GD20_BOOT_REBOOTMEMORY
 ((
uöt8_t
)0x80)

	)

324 
	#L3GD20_HPM_NORMAL_MODE_RES
 ((
uöt8_t
)0x00)

	)

325 
	#L3GD20_HPM_REF_SIGNAL
 ((
uöt8_t
)0x10)

	)

326 
	#L3GD20_HPM_NORMAL_MODE
 ((
uöt8_t
)0x20)

	)

327 
	#L3GD20_HPM_AUTORESET_INT
 ((
uöt8_t
)0x30)

	)

335 
	#L3GD20_HPFCF_0
 0x00

	)

336 
	#L3GD20_HPFCF_1
 0x01

	)

337 
	#L3GD20_HPFCF_2
 0x02

	)

338 
	#L3GD20_HPFCF_3
 0x03

	)

339 
	#L3GD20_HPFCF_4
 0x04

	)

340 
	#L3GD20_HPFCF_5
 0x05

	)

341 
	#L3GD20_HPFCF_6
 0x06

	)

342 
	#L3GD20_HPFCF_7
 0x07

	)

343 
	#L3GD20_HPFCF_8
 0x08

	)

344 
	#L3GD20_HPFCF_9
 0x09

	)

353 
	#L3GD20_CS_LOW
(Ë
	`GPIO_Re£tBôs
(
L3GD20_SPI_CS_GPIO_PORT
, 
L3GD20_SPI_CS_PIN
)

	)

354 
	#L3GD20_CS_HIGH
(Ë
	`GPIO_SëBôs
(
L3GD20_SPI_CS_GPIO_PORT
, 
L3GD20_SPI_CS_PIN
)

	)

363 
L3GD20_Inô
(
L3GD20_InôTy≥Def
 *
L3GD20_InôSåu˘
);

364 
L3GD20_ReboŸCmd
();

367 
L3GD20_INT1I¡îru±Cmd
(
uöt8_t
 
I¡îru±Sèã
);

368 
L3GD20_INT2I¡îru±Cmd
(
uöt8_t
 
I¡îru±Sèã
);

369 
L3GD20_INT1I¡îru±C⁄fig
(
L3GD20_I¡îru±C⁄figTy≥Def
 *
L3GD20_I¡C⁄figSåu˘
);

370 
uöt8_t
 
L3GD20_GëD©aSètus
();

373 
L3GD20_FûãrC⁄fig
(
L3GD20_FûãrC⁄figTy≥Def
 *
L3GD20_FûãrSåu˘
);

374 
L3GD20_FûãrCmd
(
uöt8_t
 
HighPassFûãrSèã
);

375 
L3GD20_Wrôe
(
uöt8_t
* 
pBuf„r
, uöt8_à
WrôeAddr
, 
uöt16_t
 
NumByãToWrôe
);

376 
L3GD20_Ród
(
uöt8_t
* 
pBuf„r
, uöt8_à
RódAddr
, 
uöt16_t
 
NumByãToRód
);

387 
uöt32_t
 
L3GD20_TIMEOUT_U£rCÆlback
();

389 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c

30 
	~"°m32f429i_discovîy_lcd.h
"

31 
	~"../Comm⁄/f⁄ts.c
"

62 
	#POLY_Y
(
Z
Ë((
öt32_t
)((
Poöts
 + Z)->
X
))

	)

63 
	#POLY_X
(
Z
Ë((
öt32_t
)((
Poöts
 + Z)->
Y
))

	)

71 
	#ABS
(
X
Ë((XË> 0 ? (XË: -(X))

	)

79 
sFONT
 *
	gLCD_Cuºítf⁄ts
;

81 
uöt16_t
 
	gCuºítTextCﬁ‹
 = 0x0000;

82 
uöt16_t
 
	gCuºítBackCﬁ‹
 = 0xFFFF;

84 
uöt32_t
 
	gCuºítFømeBuf„r
 = 
LCD_FRAME_BUFFER
;

85 
uöt32_t
 
	gCuºítLayî
 = 
LCD_BACKGROUND_LAYER
;

93 #i‚de‡
USE_Dñay


94 
dñay
(
__IO
 
uöt32_t
 
nCou¡
);

97 
PutPixñ
(
öt16_t
 
x
, i¡16_à
y
);

98 
LCD_PﬁyLöeRñ©iveClo£d
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
, uöt16_à
Clo£d
);

99 
LCD_AF_GPIOC⁄fig
();

114 
	$LCD_DeInô
()

116 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

119 
	`LCD_Di•œyOff
();

122 
	`SPI_Cmd
(
LCD_SPI
, 
DISABLE
);

125 
	`SPI_I2S_DeInô
(
LCD_SPI
);

128 
	`RCC_APB2PîùhClockCmd
(
LCD_SPI_CLK
, 
DISABLE
);

131 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_NCS_PIN
;

132 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

133 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

134 
	`GPIO_Inô
(
LCD_NCS_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

137 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_SCK_PIN
;

138 
	`GPIO_Inô
(
LCD_SPI_SCK_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

140 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_MISO_PIN
;

141 
	`GPIO_Inô
(
LCD_SPI_MISO_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

143 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_MOSI_PIN
;

144 
	`GPIO_Inô
(
LCD_SPI_MOSI_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

147 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚3
, 
GPIO_AF_MCO
);

148 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚4
, 
GPIO_AF_MCO
);

149 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚6
, 
GPIO_AF_MCO
);

150 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚11
, 
GPIO_AF_MCO
);

151 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚12
, 
GPIO_AF_MCO
);

153 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_3
 | 
GPIO_Pö_4
 | 
GPIO_Pö_6
 |

154 
GPIO_Pö_11
 | 
GPIO_Pö_12
;

155 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

156 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

157 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

158 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

159 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘uª
);

162 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚0
, 
GPIO_AF_MCO
);

163 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚1
, 
GPIO_AF_MCO
);

164 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚8
, 
GPIO_AF_MCO
);

165 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚9
, 
GPIO_AF_MCO
);

166 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚10
, 
GPIO_AF_MCO
);

167 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚11
, 
GPIO_AF_MCO
);

169 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_8
 |

170 
GPIO_Pö_9
 | 
GPIO_Pö_10
 | 
GPIO_Pö_11
;

171 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

172 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

173 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

174 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

175 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

178 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚6
, 
GPIO_AF_MCO
);

179 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚7
, 
GPIO_AF_MCO
);

180 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚10
, 
GPIO_AF_MCO
);

182 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_6
 | 
GPIO_Pö_7
 | 
GPIO_Pö_10
;

183 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

184 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

185 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

186 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

187 
	`GPIO_Inô
(
GPIOC
, &
GPIO_InôSåu˘uª
);

190 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚3
, 
GPIO_AF_MCO
);

191 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚6
, 
GPIO_AF_MCO
);

193 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_3
 | 
GPIO_Pö_6
;

194 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

195 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

196 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

197 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

198 
	`GPIO_Inô
(
GPIOD
, &
GPIO_InôSåu˘uª
);

201 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚10
, 
GPIO_AF_MCO
);

203 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_10
;

204 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

205 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

206 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

207 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

208 
	`GPIO_Inô
(
GPIOF
, &
GPIO_InôSåu˘uª
);

211 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚6
, 
GPIO_AF_MCO
);

212 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚7
, 
GPIO_AF_MCO
);

213 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚10
, 
GPIO_AF_MCO
);

214 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚11
, 
GPIO_AF_MCO
);

215 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚12
, 
GPIO_AF_MCO
);

217 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_6
 | 
GPIO_Pö_7
 | 
GPIO_Pö_10
 |

218 
GPIO_Pö_11
 | 
GPIO_Pö_12
;

219 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

220 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

221 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

222 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

223 
	`GPIO_Inô
(
GPIOG
, &
GPIO_InôSåu˘uª
);

224 
	}
}

231 
	$LCD_Inô
()

233 
LTDC_InôTy≥Def
 
LTDC_InôSåu˘
;

236 
	`LCD_CålLöesC⁄fig
();

237 
	`LCD_ChùSñe˘
(
DISABLE
);

238 
	`LCD_ChùSñe˘
(
ENABLE
);

241 
	`LCD_SPIC⁄fig
();

244 
	`LCD_PowîOn
();

247 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_LTDC
, 
ENABLE
);

250 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_DMA2D
, 
ENABLE
);

253 
	`LCD_AF_GPIOC⁄fig
();

256 
	`SDRAM_Inô
();

261 
LTDC_InôSåu˘
.
LTDC_HSPﬁ¨ôy
 = 
LTDC_HSPﬁ¨ôy_AL
;

263 
LTDC_InôSåu˘
.
LTDC_VSPﬁ¨ôy
 = 
LTDC_VSPﬁ¨ôy_AL
;

265 
LTDC_InôSåu˘
.
LTDC_DEPﬁ¨ôy
 = 
LTDC_DEPﬁ¨ôy_AL
;

267 
LTDC_InôSåu˘
.
LTDC_PCPﬁ¨ôy
 = 
LTDC_PCPﬁ¨ôy_IPC
;

270 
LTDC_InôSåu˘
.
LTDC_BackgroundRedVÆue
 = 0;

271 
LTDC_InôSåu˘
.
LTDC_BackgroundGªíVÆue
 = 0;

272 
LTDC_InôSåu˘
.
LTDC_BackgroundBlueVÆue
 = 0;

280 
	`RCC_PLLSAIC⁄fig
(192, 7, 4);

281 
	`RCC_LTDCCLKDivC⁄fig
(
RCC_PLLSAIDivR_Div8
);

284 
	`RCC_PLLSAICmd
(
ENABLE
);

286 
	`RCC_GëFœgSètus
(
RCC_FLAG_PLLSAIRDY
Ë=
RESET
)

292 
LTDC_InôSåu˘
.
LTDC_H‹iz⁄èlSync
 = 9;

294 
LTDC_InôSåu˘
.
LTDC_VîtiˇlSync
 = 1;

296 
LTDC_InôSåu˘
.
LTDC_AccumuœãdHBP
 = 29;

298 
LTDC_InôSåu˘
.
LTDC_AccumuœãdVBP
 = 3;

300 
LTDC_InôSåu˘
.
LTDC_AccumuœãdA˘iveW
 = 269;

302 
LTDC_InôSåu˘
.
LTDC_AccumuœãdA˘iveH
 = 323;

304 
LTDC_InôSåu˘
.
LTDC_TŸÆWidth
 = 279;

306 
LTDC_InôSåu˘
.
LTDC_TŸÆHeigh
 = 327;

308 
	`LTDC_Inô
(&
LTDC_InôSåu˘
);

309 
	}
}

316 
	$LCD_LayîInô
()

318 
LTDC_Layî_InôTy≥Def
 
LTDC_Layî_InôSåu˘
;

326 
LTDC_Layî_InôSåu˘
.
LTDC_H‹iz⁄èlSèπ
 = 30;

327 
LTDC_Layî_InôSåu˘
.
LTDC_H‹iz⁄èlSt›
 = (
LCD_PIXEL_WIDTH
 + 30 - 1);

328 
LTDC_Layî_InôSåu˘
.
LTDC_VîtiˇlSèπ
 = 4;

329 
LTDC_Layî_InôSåu˘
.
LTDC_VîtiˇlSt›
 = (
LCD_PIXEL_HEIGHT
 + 4 - 1);

332 
LTDC_Layî_InôSåu˘
.
LTDC_PixñF‹m©
 = 
LTDC_Pixñf‹m©_RGB565
;

334 
LTDC_Layî_InôSåu˘
.
LTDC_C⁄°™tAÕha
 = 255;

336 
LTDC_Layî_InôSåu˘
.
LTDC_DeÁu…Cﬁ‹Blue
 = 0;

337 
LTDC_Layî_InôSåu˘
.
LTDC_DeÁu…Cﬁ‹Gªí
 = 0;

338 
LTDC_Layî_InôSåu˘
.
LTDC_DeÁu…Cﬁ‹Red
 = 0;

339 
LTDC_Layî_InôSåu˘
.
LTDC_DeÁu…Cﬁ‹AÕha
 = 0;

341 
LTDC_Layî_InôSåu˘
.
LTDC_BÀndögFa˘‹_1
 = 
LTDC_BÀndögFa˘‹1_CA
;

342 
LTDC_Layî_InôSåu˘
.
LTDC_BÀndögFa˘‹_2
 = 
LTDC_BÀndögFa˘‹2_CA
;

349 
LTDC_Layî_InôSåu˘
.
LTDC_CFBLöeLígth
 = ((
LCD_PIXEL_WIDTH
 * 2) + 3);

353 
LTDC_Layî_InôSåu˘
.
LTDC_CFBPôch
 = (
LCD_PIXEL_WIDTH
 * 2);

356 
LTDC_Layî_InôSåu˘
.
LTDC_CFBLöeNumbî
 = 
LCD_PIXEL_HEIGHT
;

359 
LTDC_Layî_InôSåu˘
.
LTDC_CFBSèπAdªss
 = 
LCD_FRAME_BUFFER
;

362 
	`LTDC_LayîInô
(
LTDC_Layî1
, &
LTDC_Layî_InôSåu˘
);

366 
LTDC_Layî_InôSåu˘
.
LTDC_CFBSèπAdªss
 = 
LCD_FRAME_BUFFER
 + 
BUFFER_OFFSET
;

369 
LTDC_Layî_InôSåu˘
.
LTDC_BÀndögFa˘‹_1
 = 
LTDC_BÀndögFa˘‹1_PAxCA
;

370 
LTDC_Layî_InôSåu˘
.
LTDC_BÀndögFa˘‹_2
 = 
LTDC_BÀndögFa˘‹2_PAxCA
;

373 
	`LTDC_LayîInô
(
LTDC_Layî2
, &
LTDC_Layî_InôSåu˘
);

376 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

379 
	`LTDC_LayîCmd
(
LTDC_Layî1
, 
ENABLE
);

380 
	`LTDC_LayîCmd
(
LTDC_Layî2
, 
ENABLE
);

383 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

386 
	`LCD_SëF⁄t
(&
LCD_DEFAULT_FONT
);

389 
	`LTDC_DôhîCmd
(
ENABLE
);

390 
	}
}

397 
	$LCD_ChùSñe˘
(
Fun˘i⁄ÆSèã
 
NewSèã
)

399 i‡(
NewSèã
 =
DISABLE
)

401 
	`GPIO_Re£tBôs
(
LCD_NCS_GPIO_PORT
, 
LCD_NCS_PIN
);

405 
	`GPIO_SëBôs
(
LCD_NCS_GPIO_PORT
, 
LCD_NCS_PIN
);

407 
	}
}

414 
	$LCD_SëLayî
(
uöt32_t
 
Layîx
)

416 i‡(
Layîx
 =
LCD_BACKGROUND_LAYER
)

418 
CuºítFømeBuf„r
 = 
LCD_FRAME_BUFFER
;

419 
CuºítLayî
 = 
LCD_BACKGROUND_LAYER
;

423 
CuºítFømeBuf„r
 = 
LCD_FRAME_BUFFER
 + 
BUFFER_OFFSET
;

424 
CuºítLayî
 = 
LCD_FOREGROUND_LAYER
;

426 
	}
}

434 
	$LCD_SëCﬁ‹s
(
uöt16_t
 
TextCﬁ‹
, uöt16_à
BackCﬁ‹
)

436 
CuºítTextCﬁ‹
 = 
TextCﬁ‹
;

437 
CuºítBackCﬁ‹
 = 
BackCﬁ‹
;

438 
	}
}

448 
	$LCD_GëCﬁ‹s
(
uöt16_t
 *
TextCﬁ‹
, uöt16_à*
BackCﬁ‹
)

450 *
TextCﬁ‹
 = 
CuºítTextCﬁ‹
;

451 *
BackCﬁ‹
 = 
CuºítBackCﬁ‹
;

452 
	}
}

459 
	$LCD_SëTextCﬁ‹
(
uöt16_t
 
Cﬁ‹
)

461 
CuºítTextCﬁ‹
 = 
Cﬁ‹
;

462 
	}
}

469 
	$LCD_SëBackCﬁ‹
(
uöt16_t
 
Cﬁ‹
)

471 
CuºítBackCﬁ‹
 = 
Cﬁ‹
;

472 
	}
}

479 
	$LCD_SëF⁄t
(
sFONT
 *
f⁄ts
)

481 
LCD_Cuºítf⁄ts
 = 
f⁄ts
;

482 
	}
}

490 
	$LCD_SëTøn•¨ícy
(
uöt8_t
 
å™•¨ícy
)

492 i‡(
CuºítLayî
 =
LCD_BACKGROUND_LAYER
)

494 
	`LTDC_LayîAÕha
(
LTDC_Layî1
, 
å™•¨ícy
);

498 
	`LTDC_LayîAÕha
(
LTDC_Layî2
, 
å™•¨ícy
);

500 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

501 
	}
}

508 
sFONT
 *
	$LCD_GëF⁄t
()

510  
LCD_Cuºítf⁄ts
;

511 
	}
}

522 
	$LCD_CÀ¨Löe
(
uöt16_t
 
Löe
)

524 
uöt16_t
 
ªfcﬁumn
 = 0;

526 (
ªfcﬁumn
 < 
LCD_PIXEL_WIDTH
Ë&& ((‘efcﬁum¿+ 
LCD_Cuºítf⁄ts
->
Width
)& 0xFFFF) >= LCD_Currentfonts->Width))

529 
	`LCD_Di•œyCh¨
(
Löe
, 
ªfcﬁumn
, ' ');

531 
ªfcﬁumn
 +
LCD_Cuºítf⁄ts
->
Width
;

533 
	}
}

540 
	$LCD_CÀ¨
(
uöt16_t
 
Cﬁ‹
)

542 
uöt32_t
 
ödex
 = 0;

545 
ödex
 = 0x00; index < 
BUFFER_OFFSET
; index++)

547 *(
__IO
 
uöt16_t
*)(
CuºítFømeBuf„r
 + (2*
ödex
)Ë
Cﬁ‹
;

549 
	}
}

557 
uöt32_t
 
	$LCD_SëCurs‹
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
)

559  
CuºítFømeBuf„r
 + 2*(
Xpos
 + (
LCD_PIXEL_WIDTH
*
Ypos
));

560 
	}
}

567 
	$LCD_SëCﬁ‹Keyög
(
uöt32_t
 
RGBVÆue
)

569 
LTDC_Cﬁ‹Keyög_InôTy≥Def
 
LTDC_cﬁ‹keyög_InôSåu˘
;

572 
LTDC_cﬁ‹keyög_InôSåu˘
.
LTDC_Cﬁ‹KeyBlue
 = 0x0000FF & 
RGBVÆue
;

573 
LTDC_cﬁ‹keyög_InôSåu˘
.
LTDC_Cﬁ‹KeyGªí
 = (0x00FF00 & 
RGBVÆue
) >> 8;

574 
LTDC_cﬁ‹keyög_InôSåu˘
.
LTDC_Cﬁ‹KeyRed
 = (0xFF0000 & 
RGBVÆue
) >> 16;

576 i‡(
CuºítLayî
 =
LCD_BACKGROUND_LAYER
)

579 
	`LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî1
, &
LTDC_cﬁ‹keyög_InôSåu˘
, 
ENABLE
);

580 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

585 
	`LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî2
, &
LTDC_cﬁ‹keyög_InôSåu˘
, 
ENABLE
);

586 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

588 
	}
}

595 
	$LCD_ReSëCﬁ‹Keyög
()

597 
LTDC_Cﬁ‹Keyög_InôTy≥Def
 
LTDC_cﬁ‹keyög_InôSåu˘
;

599 i‡(
CuºítLayî
 =
LCD_BACKGROUND_LAYER
)

602 
	`LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî1
, &
LTDC_cﬁ‹keyög_InôSåu˘
, 
DISABLE
);

603 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

608 
	`LTDC_Cﬁ‹KeyögC⁄fig
(
LTDC_Layî2
, &
LTDC_cﬁ‹keyög_InôSåu˘
, 
DISABLE
);

609 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

611 
	}
}

620 
	$LCD_DøwCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, c⁄° uöt16_à*
c
)

622 
uöt32_t
 
ödex
 = 0, 
cou¡î
 = 0, 
xpos
 =0;

623 
uöt32_t
 
Xaddªss
 = 0;

625 
xpos
 = 
Xpos
*
LCD_PIXEL_WIDTH
*2;

626 
Xaddªss
 +
Ypos
;

628 
ödex
 = 0; index < 
LCD_Cuºítf⁄ts
->
Height
; index++)

631 
cou¡î
 = 0; cou¡î < 
LCD_Cuºítf⁄ts
->
Width
; counter++)

634 if((((
c
[
ödex
] & ((0x80 << ((
LCD_Cuºítf⁄ts
->
Width
 / 12 ) * 8 ) ) >> 
cou¡î
)) == 0x00) &&(LCD_Currentfonts->Width <= 12))||

635 (((
c
[
ödex
] & (0x1 << 
cou¡î
)Ë=0x00)&&(
LCD_Cuºítf⁄ts
->
Width
 > 12 )))

638 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*
Xaddªss
Ë+ 
xpos
Ë
CuºítBackCﬁ‹
;

643 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*
Xaddªss
Ë+ 
xpos
Ë
CuºítTextCﬁ‹
;

645 
Xaddªss
++;

647 
Xaddªss
 +(
LCD_PIXEL_WIDTH
 - 
LCD_Cuºítf⁄ts
->
Width
);

649 
	}
}

660 
	$LCD_Di•œyCh¨
(
uöt16_t
 
Löe
, uöt16_à
Cﬁumn
, 
uöt8_t
 
Ascii
)

662 
Ascii
 -= 32;

664 
	`LCD_DøwCh¨
(
Löe
, 
Cﬁumn
, &
LCD_Cuºítf⁄ts
->
èbÀ
[
Ascii
 * LCD_Cuºítf⁄ts->
Height
]);

665 
	}
}

675 
	$LCD_Di•œySåögLöe
(
uöt16_t
 
Löe
, 
uöt8_t
 *
±r
)

677 
uöt16_t
 
ªfcﬁumn
 = 0;

679 (
ªfcﬁumn
 < 
LCD_PIXEL_WIDTH
Ë&& ((*
±r
 !0Ë& ((‘efcﬁum¿+ 
LCD_Cuºítf⁄ts
->
Width
) & 0xFFFF) >= LCD_Currentfonts->Width)))

682 
	`LCD_Di•œyCh¨
(
Löe
, 
ªfcﬁumn
, *
±r
);

684 
ªfcﬁumn
 +
LCD_Cuºítf⁄ts
->
Width
;

686 
±r
++;

688 
	}
}

698 
	$LCD_SëDi•œyWödow
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Height
, uöt16_à
Width
)

701 i‡(
CuºítLayî
 =
LCD_BACKGROUND_LAYER
)

704 
	`LTDC_LayîPosôi⁄
(
LTDC_Layî1
, 
Xpos
, 
Ypos
);

705 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

708 
	`LTDC_LayîSize
(
LTDC_Layî1
, 
Width
, 
Height
);

709 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

714 
	`LTDC_LayîPosôi⁄
(
LTDC_Layî2
, 
Xpos
, 
Ypos
);

715 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

718 
	`LTDC_LayîSize
(
LTDC_Layî2
, 
Width
, 
Height
);

719 
	`LTDC_RñﬂdC⁄fig
(
LTDC_IMRñﬂd
);

721 
	}
}

728 
	$LCD_WödowModeDißbÀ
()

730 
	`LCD_SëDi•œyWödow
(0, 0, 
LCD_PIXEL_HEIGHT
, 
LCD_PIXEL_WIDTH
);

731 
	}
}

742 
	$LCD_DøwLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
, 
uöt8_t
 
Dúe˘i⁄
)

744 
DMA2D_InôTy≥Def
 
DMA2D_InôSåu˘
;

746 
uöt32_t
 
Xaddªss
 = 0;

747 
uöt16_t
 
Red_VÆue
 = 0, 
Gªí_VÆue
 = 0, 
Blue_VÆue
 = 0;

749 
Xaddªss
 = 
CuºítFømeBuf„r
 + 2*(
LCD_PIXEL_WIDTH
*
Ypos
 + 
Xpos
);

751 
Red_VÆue
 = (0xF800 & 
CuºítTextCﬁ‹
) >> 11;

752 
Blue_VÆue
 = 0x001F & 
CuºítTextCﬁ‹
;

753 
Gªí_VÆue
 = (0x07E0 & 
CuºítTextCﬁ‹
) >> 5;

756 
	`DMA2D_DeInô
();

757 
DMA2D_InôSåu˘
.
DMA2D_Mode
 = 
DMA2D_R2M
;

758 
DMA2D_InôSåu˘
.
DMA2D_CMode
 = 
DMA2D_RGB565
;

759 
DMA2D_InôSåu˘
.
DMA2D_OuçutGªí
 = 
Gªí_VÆue
;

760 
DMA2D_InôSåu˘
.
DMA2D_OuçutBlue
 = 
Blue_VÆue
;

761 
DMA2D_InôSåu˘
.
DMA2D_OuçutRed
 = 
Red_VÆue
;

762 
DMA2D_InôSåu˘
.
DMA2D_OuçutAÕha
 = 0x0F;

763 
DMA2D_InôSåu˘
.
DMA2D_OuçutMem‹yAdd
 = 
Xaddªss
;

765 if(
Dúe˘i⁄
 =
LCD_DIR_HORIZONTAL
)

767 
DMA2D_InôSåu˘
.
DMA2D_OuçutOff£t
 = 0;

768 
DMA2D_InôSåu˘
.
DMA2D_NumbîOfLöe
 = 1;

769 
DMA2D_InôSåu˘
.
DMA2D_PixñPîLöe
 = 
Lígth
;

773 
DMA2D_InôSåu˘
.
DMA2D_OuçutOff£t
 = 
LCD_PIXEL_WIDTH
 - 1;

774 
DMA2D_InôSåu˘
.
DMA2D_NumbîOfLöe
 = 
Lígth
;

775 
DMA2D_InôSåu˘
.
DMA2D_PixñPîLöe
 = 1;

778 
	`DMA2D_Inô
(&
DMA2D_InôSåu˘
);

780 
	`DMA2D_SèπTøns„r
();

782 
	`DMA2D_GëFœgSètus
(
DMA2D_FLAG_TC
Ë=
RESET
)

786 
	}
}

796 
	$LCD_DøwRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Height
, uöt16_à
Width
)

799 
	`LCD_DøwLöe
(
Xpos
, 
Ypos
, 
Width
, 
LCD_DIR_HORIZONTAL
);

800 
	`LCD_DøwLöe
(
Xpos
, (
Ypos
+ 
Height
), 
Width
, 
LCD_DIR_HORIZONTAL
);

803 
	`LCD_DøwLöe
(
Xpos
, 
Ypos
, 
Height
, 
LCD_DIR_VERTICAL
);

804 
	`LCD_DøwLöe
((
Xpos
 + 
Width
), 
Ypos
, 
Height
, 
LCD_DIR_VERTICAL
);

805 
	}
}

814 
	$LCD_DøwCú˛e
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Radius
)

816 
x
 = -
Radius
, 
y
 = 0, 
îr
 = 2-2*Radius, 
e2
;

818 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+
y
)))Ë
CuºítTextCﬁ‹
;

819 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+
y
)))Ë
CuºítTextCﬁ‹
;

820 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-
y
)))Ë
CuºítTextCﬁ‹
;

821 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-
y
)))Ë
CuºítTextCﬁ‹
;

823 
e2
 = 
îr
;

824 i‡(
e2
 <
y
) {

825 
îr
 +++
y
*2+1;

826 i‡(-
x
 =
y
 && 
e2
 <= x)É2 = 0;

828 i‡(
e2
 > 
x
Ë
îr
 += ++x*2+1;

830 
x
 <= 0);

831 
	}
}

841 
	$LCD_DøwFuŒEŒù£
(
Xpos
, 
Ypos
, 
Radius
, 
Radius2
)

843 
x
 = -
Radius
, 
y
 = 0, 
îr
 = 2-2*Radius, 
e2
;

844 
K
 = 0, 
ød1
 = 0, 
ød2
 = 0;

846 
ød1
 = 
Radius
;

847 
ød2
 = 
Radius2
;

849 i‡(
Radius
 > 
Radius2
)

853 
K
 = ()(
ød1
/
ød2
);

854 
	`LCD_DøwLöe
((
Xpos
+
x
), (
Ypos
-(
uöt16_t
)(
y
/
K
)), (2*(uöt16_t)(y/KË+ 1), 
LCD_DIR_VERTICAL
);

855 
	`LCD_DøwLöe
((
Xpos
-
x
), (
Ypos
-(
uöt16_t
)(
y
/
K
)), (2*(uöt16_t)(y/KË+ 1), 
LCD_DIR_VERTICAL
);

857 
e2
 = 
îr
;

858 i‡(
e2
 <
y
)

860 
îr
 +++
y
*2+1;

861 i‡(-
x
 =
y
 && 
e2
 <= x)É2 = 0;

863 i‡(
e2
 > 
x
Ë
îr
 += ++x*2+1;

866 
x
 <= 0);

870 
y
 = -
Radius2
;

871 
x
 = 0;

874 
K
 = ()(
ød2
/
ød1
);

875 
	`LCD_DøwLöe
((
Xpos
-(
uöt16_t
)(
x
/
K
)), (
Ypos
+
y
), (2*(uöt16_t)(x/KË+ 1), 
LCD_DIR_HORIZONTAL
);

876 
	`LCD_DøwLöe
((
Xpos
-(
uöt16_t
)(
x
/
K
)), (
Ypos
-
y
), (2*(uöt16_t)(x/KË+ 1), 
LCD_DIR_HORIZONTAL
);

878 
e2
 = 
îr
;

879 i‡(
e2
 <
x
)

881 
îr
 +++
x
*2+1;

882 i‡(-
y
 =
x
 && 
e2
 <= y)É2 = 0;

884 i‡(
e2
 > 
y
Ë
îr
 += ++y*2+1;

886 
y
 <= 0);

888 
	}
}

898 
	$LCD_DøwEŒù£
(
Xpos
, 
Ypos
, 
Radius
, 
Radius2
)

900 
x
 = -
Radius
, 
y
 = 0, 
îr
 = 2-2*Radius, 
e2
;

901 
K
 = 0, 
ød1
 = 0, 
ød2
 = 0;

903 
ød1
 = 
Radius
;

904 
ød2
 = 
Radius2
;

906 i‡(
Radius
 > 
Radius2
)

909 
K
 = ()(
ød1
/
ød2
);

910 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+(uöt16_t)(
y
/
K
))))Ë
CuºítTextCﬁ‹
;

911 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+(uöt16_t)(
y
/
K
))))Ë
CuºítTextCﬁ‹
;

912 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-(uöt16_t)(
y
/
K
))))Ë
CuºítTextCﬁ‹
;

913 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-
x
Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-(uöt16_t)(
y
/
K
))))Ë
CuºítTextCﬁ‹
;

915 
e2
 = 
îr
;

916 i‡(
e2
 <
y
) {

917 
îr
 +++
y
*2+1;

918 i‡(-
x
 =
y
 && 
e2
 <= x)É2 = 0;

920 i‡(
e2
 > 
x
Ë
îr
 += ++x*2+1;

922 
x
 <= 0);

926 
y
 = -
Radius2
;

927 
x
 = 0;

929 
K
 = ()(
ød2
/
ød1
);

930 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-(uöt16_t)(
x
/
K
)Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+
y
)))Ë
CuºítTextCﬁ‹
;

931 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+(uöt16_t)(
x
/
K
)Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
+
y
)))Ë
CuºítTextCﬁ‹
;

932 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
+(uöt16_t)(
x
/
K
)Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-
y
)))Ë
CuºítTextCﬁ‹
;

933 *(
__IO
 
uöt16_t
*Ë(
CuºítFømeBuf„r
 + (2*((
Xpos
-(uöt16_t)(
x
/
K
)Ë+ 
LCD_PIXEL_WIDTH
*(
Ypos
-
y
)))Ë
CuºítTextCﬁ‹
;

935 
e2
 = 
îr
;

936 i‡(
e2
 <
x
) {

937 
îr
 +++
x
*2+1;

938 i‡(-
y
 =
x
 && 
e2
 <= y)É2 = 0;

940 i‡(
e2
 > 
y
Ë
îr
 += ++y*2+1;

942 
y
 <= 0);

944 
	}
}

951 
	$LCD_DøwM⁄oPi˘
(c⁄° 
uöt32_t
 *
Pi˘
)

953 
uöt32_t
 
ödex
 = 0, 
cou¡î
 = 0;

956 
ödex
 = 0; index < 2400; index++)

958 
cou¡î
 = 0; counter < 32; counter++)

960 if((
Pi˘
[
ödex
] & (1 << 
cou¡î
)) == 0x00)

962 *(
__IO
 
uöt16_t
*)(
CuºítFømeBuf„r
Ë
CuºítBackCﬁ‹
;

966 *(
__IO
 
uöt16_t
*)(
CuºítFømeBuf„r
Ë
CuºítTextCﬁ‹
;

970 
	}
}

977 
	$LCD_WrôeBMP
(
uöt32_t
 
BmpAddªss
)

979 
uöt32_t
 
ödex
 = 0, 
size
 = 0, 
width
 = 0, 
height
 = 0, 
bô_pixñ
 = 0;

980 
uöt32_t
 
Addªss
;

981 
uöt32_t
 
cuºíéöe
 = 0, 
löíumbî
 = 0;

983 
Addªss
 = 
CuºítFømeBuf„r
;

986 
size
 = *(
__IO
 
uöt16_t
 *Ë(
BmpAddªss
 + 2);

987 
size
 |(*(
__IO
 
uöt16_t
 *Ë(
BmpAddªss
 + 4)) << 16;

990 
ödex
 = *(
__IO
 
uöt16_t
 *Ë(
BmpAddªss
 + 10);

991 
ödex
 |(*(
__IO
 
uöt16_t
 *Ë(
BmpAddªss
 + 12)) << 16;

994 
width
 = *(
uöt16_t
 *Ë(
BmpAddªss
 + 18);

995 
width
 |(*(
uöt16_t
 *Ë(
BmpAddªss
 + 20)) << 16;

998 
height
 = *(
uöt16_t
 *Ë(
BmpAddªss
 + 22);

999 
height
 |(*(
uöt16_t
 *Ë(
BmpAddªss
 + 24)) << 16;

1002 
bô_pixñ
 = *(
uöt16_t
 *Ë(
BmpAddªss
 + 28);

1004 i‡(
CuºítLayî
 =
LCD_BACKGROUND_LAYER
)

1007 
	`LTDC_LayîSize
(
LTDC_Layî1
, 
width
, 
height
);

1008 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1011 i‡((
bô_pixñ
/8) == 4)

1013 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî1
, 
LTDC_Pixñf‹m©_ARGB8888
);

1014 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1016 i‡((
bô_pixñ
/8) == 2)

1018 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî1
, 
LTDC_Pixñf‹m©_RGB565
);

1019 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1023 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî1
, 
LTDC_Pixñf‹m©_RGB888
);

1024 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1030 
	`LTDC_LayîSize
(
LTDC_Layî2
, 
width
, 
height
);

1031 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1034 i‡((
bô_pixñ
/8) == 4)

1036 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî2
, 
LTDC_Pixñf‹m©_ARGB8888
);

1037 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1039 i‡((
bô_pixñ
/8) == 2)

1041 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî2
, 
LTDC_Pixñf‹m©_RGB565
);

1042 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1046 
	`LTDC_LayîPixñF‹m©
(
LTDC_Layî2
, 
LTDC_Pixñf‹m©_RGB888
);

1047 
	`LTDC_RñﬂdC⁄fig
(
LTDC_VBRñﬂd
);

1052 
size
 = (sizê- 
ödex
);

1055 
BmpAddªss
 +
ödex
;

1058 
Addªss
 +
width
*(
height
-1)*(
bô_pixñ
/8);

1060 
ödex
 = 0; index < 
size
; index++)

1062 *(
__IO
 
uöt8_t
*Ë(
Addªss
Ë*(__IO uöt8_à*)
BmpAddªss
;

1065 
BmpAddªss
++;

1066 
Addªss
++;

1067 
cuºíéöe
++;

1069 if((
cuºíéöe
/(
bô_pixñ
/8)Ë=
width
)

1071 if(
löíumbî
 < 
height
)

1073 
löíumbî
++;

1074 
Addªss
 -=(2*
width
*(
bô_pixñ
/8));

1075 
cuºíéöe
 = 0;

1079 
	}
}

1089 
	$LCD_DøwFuŒRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
)

1091 
DMA2D_InôTy≥Def
 
DMA2D_InôSåu˘
;

1093 
uöt32_t
 
Xaddªss
 = 0;

1094 
uöt16_t
 
Red_VÆue
 = 0, 
Gªí_VÆue
 = 0, 
Blue_VÆue
 = 0;

1096 
Red_VÆue
 = (0xF800 & 
CuºítTextCﬁ‹
) >> 11;

1097 
Blue_VÆue
 = 0x001F & 
CuºítTextCﬁ‹
;

1098 
Gªí_VÆue
 = (0x07E0 & 
CuºítTextCﬁ‹
) >> 5;

1100 
Xaddªss
 = 
CuºítFømeBuf„r
 + 2*(
LCD_PIXEL_WIDTH
*
Ypos
 + 
Xpos
);

1103 
	`DMA2D_DeInô
();

1104 
DMA2D_InôSåu˘
.
DMA2D_Mode
 = 
DMA2D_R2M
;

1105 
DMA2D_InôSåu˘
.
DMA2D_CMode
 = 
DMA2D_RGB565
;

1106 
DMA2D_InôSåu˘
.
DMA2D_OuçutGªí
 = 
Gªí_VÆue
;

1107 
DMA2D_InôSåu˘
.
DMA2D_OuçutBlue
 = 
Blue_VÆue
;

1108 
DMA2D_InôSåu˘
.
DMA2D_OuçutRed
 = 
Red_VÆue
;

1109 
DMA2D_InôSåu˘
.
DMA2D_OuçutAÕha
 = 0x0F;

1110 
DMA2D_InôSåu˘
.
DMA2D_OuçutMem‹yAdd
 = 
Xaddªss
;

1111 
DMA2D_InôSåu˘
.
DMA2D_OuçutOff£t
 = (
LCD_PIXEL_WIDTH
 - 
Width
);

1112 
DMA2D_InôSåu˘
.
DMA2D_NumbîOfLöe
 = 
Height
;

1113 
DMA2D_InôSåu˘
.
DMA2D_PixñPîLöe
 = 
Width
;

1114 
	`DMA2D_Inô
(&
DMA2D_InôSåu˘
);

1117 
	`DMA2D_SèπTøns„r
();

1120 
	`DMA2D_GëFœgSètus
(
DMA2D_FLAG_TC
Ë=
RESET
)

1124 
	`LCD_SëTextCﬁ‹
(
CuºítTextCﬁ‹
);

1125 
	}
}

1134 
	$LCD_DøwFuŒCú˛e
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Radius
)

1136 
öt32_t
 
D
;

1137 
uöt32_t
 
CurX
;

1138 
uöt32_t
 
CurY
;

1140 
D
 = 3 - (
Radius
 << 1);

1142 
CurX
 = 0;

1143 
CurY
 = 
Radius
;

1145 
CurX
 <
CurY
)

1147 if(
CurY
 > 0)

1149 
	`LCD_DøwLöe
(
Xpos
 - 
CurX
, 
Ypos
 - 
CurY
, 2*CurY, 
LCD_DIR_VERTICAL
);

1150 
	`LCD_DøwLöe
(
Xpos
 + 
CurX
, 
Ypos
 - 
CurY
, 2*CurY, 
LCD_DIR_VERTICAL
);

1153 if(
CurX
 > 0)

1155 
	`LCD_DøwLöe
(
Xpos
 - 
CurY
, 
Ypos
 - 
CurX
, 2*CurX, 
LCD_DIR_VERTICAL
);

1156 
	`LCD_DøwLöe
(
Xpos
 + 
CurY
, 
Ypos
 - 
CurX
, 2*CurX, 
LCD_DIR_VERTICAL
);

1158 i‡(
D
 < 0)

1160 
D
 +(
CurX
 << 2) + 6;

1164 
D
 +((
CurX
 - 
CurY
) << 2) + 10;

1165 
CurY
--;

1167 
CurX
++;

1170 
	`LCD_DøwCú˛e
(
Xpos
, 
Ypos
, 
Radius
);

1171 
	}
}

1181 
	$LCD_DøwUniLöe
(
uöt16_t
 
x1
, uöt16_à
y1
, uöt16_à
x2
, uöt16_à
y2
)

1183 
öt16_t
 
dñèx
 = 0, 
dñèy
 = 0, 
x
 = 0, 
y
 = 0, 
xöc1
 = 0, 
xöc2
 = 0,

1184 
yöc1
 = 0, 
yöc2
 = 0, 
dí
 = 0, 
num
 = 0, 
numadd
 = 0, 
numpixñs
 = 0,

1185 
cuΩixñ
 = 0;

1187 
dñèx
 = 
	`ABS
(
x2
 - 
x1
);

1188 
dñèy
 = 
	`ABS
(
y2
 - 
y1
);

1189 
x
 = 
x1
;

1190 
y
 = 
y1
;

1192 i‡(
x2
 >
x1
)

1194 
xöc1
 = 1;

1195 
xöc2
 = 1;

1199 
xöc1
 = -1;

1200 
xöc2
 = -1;

1203 i‡(
y2
 >
y1
)

1205 
yöc1
 = 1;

1206 
yöc2
 = 1;

1210 
yöc1
 = -1;

1211 
yöc2
 = -1;

1214 i‡(
dñèx
 >
dñèy
)

1216 
xöc1
 = 0;

1217 
yöc2
 = 0;

1218 
dí
 = 
dñèx
;

1219 
num
 = 
dñèx
 / 2;

1220 
numadd
 = 
dñèy
;

1221 
numpixñs
 = 
dñèx
;

1225 
xöc2
 = 0;

1226 
yöc1
 = 0;

1227 
dí
 = 
dñèy
;

1228 
num
 = 
dñèy
 / 2;

1229 
numadd
 = 
dñèx
;

1230 
numpixñs
 = 
dñèy
;

1233 
cuΩixñ
 = 0; cuΩixñ <
numpixñs
; curpixel++)

1235 
	`PutPixñ
(
x
, 
y
);

1236 
num
 +
numadd
;

1237 i‡(
num
 >
dí
)

1239 
num
 -
dí
;

1240 
x
 +
xöc1
;

1241 
y
 +
yöc1
;

1243 
x
 +
xöc2
;

1244 
y
 +
yöc2
;

1246 
	}
}

1253 
	$LCD_TrüngÀ
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1255 
öt16_t
 
X
 = 0, 
Y
 = 0;

1256 
pPoöt
 
Fú°
 = 
Poöts
;

1258 if(
PoötCou¡
 != 3)

1263 --
PoötCou¡
)

1265 
X
 = 
Poöts
->X;

1266 
Y
 = 
Poöts
->Y;

1267 
Poöts
++;

1268 
	`LCD_DøwUniLöe
(
X
, 
Y
, 
Poöts
->X, Points->Y);

1270 
	`LCD_DøwUniLöe
(
Fú°
->
X
, Fú°->
Y
, 
Poöts
->X, Points->Y);

1271 
	}
}

1279 
	$LCD_FûlTrüngÀ
(
uöt16_t
 
x1
, uöt16_à
x2
, uöt16_à
x3
, uöt16_à
y1
, uöt16_à
y2
, uöt16_à
y3
)

1282 
öt16_t
 
dñèx
 = 0, 
dñèy
 = 0, 
x
 = 0, 
y
 = 0, 
xöc1
 = 0, 
xöc2
 = 0,

1283 
yöc1
 = 0, 
yöc2
 = 0, 
dí
 = 0, 
num
 = 0, 
numadd
 = 0, 
numpixñs
 = 0,

1284 
cuΩixñ
 = 0;

1286 
dñèx
 = 
	`ABS
(
x2
 - 
x1
);

1287 
dñèy
 = 
	`ABS
(
y2
 - 
y1
);

1288 
x
 = 
x1
;

1289 
y
 = 
y1
;

1291 i‡(
x2
 >
x1
)

1293 
xöc1
 = 1;

1294 
xöc2
 = 1;

1298 
xöc1
 = -1;

1299 
xöc2
 = -1;

1302 i‡(
y2
 >
y1
)

1304 
yöc1
 = 1;

1305 
yöc2
 = 1;

1309 
yöc1
 = -1;

1310 
yöc2
 = -1;

1313 i‡(
dñèx
 >
dñèy
)

1315 
xöc1
 = 0;

1316 
yöc2
 = 0;

1317 
dí
 = 
dñèx
;

1318 
num
 = 
dñèx
 / 2;

1319 
numadd
 = 
dñèy
;

1320 
numpixñs
 = 
dñèx
;

1324 
xöc2
 = 0;

1325 
yöc1
 = 0;

1326 
dí
 = 
dñèy
;

1327 
num
 = 
dñèy
 / 2;

1328 
numadd
 = 
dñèx
;

1329 
numpixñs
 = 
dñèy
;

1332 
cuΩixñ
 = 0; cuΩixñ <
numpixñs
; curpixel++)

1334 
	`LCD_DøwUniLöe
(
x
, 
y
, 
x3
, 
y3
);

1336 
num
 +
numadd
;

1337 i‡(
num
 >
dí
)

1339 
num
 -
dí
;

1340 
x
 +
xöc1
;

1341 
y
 +
yöc1
;

1343 
x
 +
xöc2
;

1344 
y
 +
yöc2
;

1348 
	}
}

1355 
	$LCD_PﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1357 
öt16_t
 
X
 = 0, 
Y
 = 0;

1359 if(
PoötCou¡
 < 2)

1364 --
PoötCou¡
)

1366 
X
 = 
Poöts
->X;

1367 
Y
 = 
Poöts
->Y;

1368 
Poöts
++;

1369 
	`LCD_DøwUniLöe
(
X
, 
Y
, 
Poöts
->X, Points->Y);

1371 
	}
}

1381 
	$LCD_PﬁyLöeRñ©iveClo£d
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
, uöt16_à
Clo£d
)

1383 
öt16_t
 
X
 = 0, 
Y
 = 0;

1384 
pPoöt
 
Fú°
 = 
Poöts
;

1386 if(
PoötCou¡
 < 2)

1390 
X
 = 
Poöts
->X;

1391 
Y
 = 
Poöts
->Y;

1392 --
PoötCou¡
)

1394 
Poöts
++;

1395 
	`LCD_DøwUniLöe
(
X
, 
Y
, X + 
Poöts
->X, Y + Points->Y);

1396 
X
 = X + 
Poöts
->X;

1397 
Y
 = Y + 
Poöts
->Y;

1399 if(
Clo£d
)

1401 
	`LCD_DøwUniLöe
(
Fú°
->
X
, Fú°->
Y
, X, Y);

1403 
	}
}

1411 
	$LCD_Clo£dPﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1413 
	`LCD_PﬁyLöe
(
Poöts
, 
PoötCou¡
);

1414 
	`LCD_DøwUniLöe
(
Poöts
->
X
, Poöts->
Y
, (Poöts+
PoötCou¡
-1)->X, (Points+PointCount-1)->Y);

1415 
	}
}

1423 
	$LCD_PﬁyLöeRñ©ive
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1425 
	`LCD_PﬁyLöeRñ©iveClo£d
(
Poöts
, 
PoötCou¡
, 0);

1426 
	}
}

1434 
	$LCD_Clo£dPﬁyLöeRñ©ive
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1436 
	`LCD_PﬁyLöeRñ©iveClo£d
(
Poöts
, 
PoötCou¡
, 1);

1437 
	}
}

1445 
	$LCD_FûlPﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
)

1448 
öt16_t
 
X
 = 0, 
Y
 = 0, 
X2
 = 0, 
Y2
 = 0, 
X_˚¡î
 = 0, 
Y_˚¡î
 = 0, 
X_fú°
 = 0, 
Y_fú°
 = 0, 
pixñX
 = 0, 
pixñY
 = 0, 
cou¡î
 = 0;

1449 
uöt16_t
 
IMAGE_LEFT
 = 0, 
IMAGE_RIGHT
 = 0, 
IMAGE_TOP
 = 0, 
IMAGE_BOTTOM
 = 0;

1451 
IMAGE_LEFT
 = 
IMAGE_RIGHT
 = 
Poöts
->
X
;

1452 
IMAGE_TOP

IMAGE_BOTTOM
 = 
Poöts
->
Y
;

1454 
cou¡î
 = 1; cou¡î < 
PoötCou¡
; counter++)

1456 
pixñX
 = 
	`POLY_X
(
cou¡î
);

1457 if(
pixñX
 < 
IMAGE_LEFT
)

1459 
IMAGE_LEFT
 = 
pixñX
;

1461 if(
pixñX
 > 
IMAGE_RIGHT
)

1463 
IMAGE_RIGHT
 = 
pixñX
;

1466 
pixñY
 = 
	`POLY_Y
(
cou¡î
);

1467 if(
pixñY
 < 
IMAGE_TOP
)

1469 
IMAGE_TOP
 = 
pixñY
;

1471 if(
pixñY
 > 
IMAGE_BOTTOM
)

1473 
IMAGE_BOTTOM
 = 
pixñY
;

1477 if(
PoötCou¡
 < 2)

1482 
X_˚¡î
 = (
IMAGE_LEFT
 + 
IMAGE_RIGHT
)/2;

1483 
Y_˚¡î
 = (
IMAGE_BOTTOM
 + 
IMAGE_TOP
)/2;

1485 
X_fú°
 = 
Poöts
->
X
;

1486 
Y_fú°
 = 
Poöts
->
Y
;

1488 --
PoötCou¡
)

1490 
X
 = 
Poöts
->X;

1491 
Y
 = 
Poöts
->Y;

1492 
Poöts
++;

1493 
X2
 = 
Poöts
->
X
;

1494 
Y2
 = 
Poöts
->
Y
;

1496 
	`LCD_FûlTrüngÀ
(
X
, 
X2
, 
X_˚¡î
, 
Y
, 
Y2
, 
Y_˚¡î
);

1497 
	`LCD_FûlTrüngÀ
(
X
, 
X_˚¡î
, 
X2
, 
Y
, 
Y_˚¡î
, 
Y2
);

1498 
	`LCD_FûlTrüngÀ
(
X_˚¡î
, 
X2
, 
X
, 
Y_˚¡î
, 
Y2
, 
Y
);

1501 
	`LCD_FûlTrüngÀ
(
X_fú°
, 
X2
, 
X_˚¡î
, 
Y_fú°
, 
Y2
, 
Y_˚¡î
);

1502 
	`LCD_FûlTrüngÀ
(
X_fú°
, 
X_˚¡î
, 
X2
, 
Y_fú°
, 
Y_˚¡î
, 
Y2
);

1503 
	`LCD_FûlTrüngÀ
(
X_˚¡î
, 
X2
, 
X_fú°
, 
Y_˚¡î
, 
Y2
, 
Y_fú°
);

1504 
	}
}

1511 
	$LCD_WrôeComm™d
(
uöt8_t
 
LCD_Reg
)

1514 
	`LCD_CålLöesWrôe
(
LCD_WRX_GPIO_PORT
, 
LCD_WRX_PIN
, 
Bô_RESET
);

1517 
	`LCD_ChùSñe˘
(
DISABLE
);

1518 
	`SPI_I2S_SídD©a
(
LCD_SPI
, 
LCD_Reg
);

1522 
	`SPI_I2S_GëFœgSètus
(
LCD_SPI
, 
SPI_I2S_FLAG_TXE
Ë=
RESET
) ;

1524 
	`SPI_I2S_GëFœgSètus
(
LCD_SPI
, 
SPI_I2S_FLAG_BSY
Ë!
RESET
);

1526 
	`LCD_ChùSñe˘
(
ENABLE
);

1527 
	}
}

1535 
	$LCD_WrôeD©a
(
uöt8_t
 
vÆue
)

1538 
	`LCD_CålLöesWrôe
(
LCD_WRX_GPIO_PORT
, 
LCD_WRX_PIN
, 
Bô_SET
);

1541 
	`LCD_ChùSñe˘
(
DISABLE
);

1542 
	`SPI_I2S_SídD©a
(
LCD_SPI
, 
vÆue
);

1546 
	`SPI_I2S_GëFœgSètus
(
LCD_SPI
, 
SPI_I2S_FLAG_TXE
Ë=
RESET
) ;

1548 
	`SPI_I2S_GëFœgSètus
(
LCD_SPI
, 
SPI_I2S_FLAG_BSY
Ë!
RESET
);

1550 
	`LCD_ChùSñe˘
(
ENABLE
);

1551 
	}
}

1558 
	$LCD_PowîOn
()

1560 
	`LCD_WrôeComm™d
(0xCA);

1561 
	`LCD_WrôeD©a
(0xC3);

1562 
	`LCD_WrôeD©a
(0x08);

1563 
	`LCD_WrôeD©a
(0x50);

1564 
	`LCD_WrôeComm™d
(
LCD_POWERB
);

1565 
	`LCD_WrôeD©a
(0x00);

1566 
	`LCD_WrôeD©a
(0xC1);

1567 
	`LCD_WrôeD©a
(0x30);

1568 
	`LCD_WrôeComm™d
(
LCD_POWER_SEQ
);

1569 
	`LCD_WrôeD©a
(0x64);

1570 
	`LCD_WrôeD©a
(0x03);

1571 
	`LCD_WrôeD©a
(0x12);

1572 
	`LCD_WrôeD©a
(0x81);

1573 
	`LCD_WrôeComm™d
(
LCD_DTCA
);

1574 
	`LCD_WrôeD©a
(0x85);

1575 
	`LCD_WrôeD©a
(0x00);

1576 
	`LCD_WrôeD©a
(0x78);

1577 
	`LCD_WrôeComm™d
(
LCD_POWERA
);

1578 
	`LCD_WrôeD©a
(0x39);

1579 
	`LCD_WrôeD©a
(0x2C);

1580 
	`LCD_WrôeD©a
(0x00);

1581 
	`LCD_WrôeD©a
(0x34);

1582 
	`LCD_WrôeD©a
(0x02);

1583 
	`LCD_WrôeComm™d
(
LCD_PRC
);

1584 
	`LCD_WrôeD©a
(0x20);

1585 
	`LCD_WrôeComm™d
(
LCD_DTCB
);

1586 
	`LCD_WrôeD©a
(0x00);

1587 
	`LCD_WrôeD©a
(0x00);

1588 
	`LCD_WrôeComm™d
(
LCD_FRC
);

1589 
	`LCD_WrôeD©a
(0x00);

1590 
	`LCD_WrôeD©a
(0x1B);

1591 
	`LCD_WrôeComm™d
(
LCD_DFC
);

1592 
	`LCD_WrôeD©a
(0x0A);

1593 
	`LCD_WrôeD©a
(0xA2);

1594 
	`LCD_WrôeComm™d
(
LCD_POWER1
);

1595 
	`LCD_WrôeD©a
(0x10);

1596 
	`LCD_WrôeComm™d
(
LCD_POWER2
);

1597 
	`LCD_WrôeD©a
(0x10);

1598 
	`LCD_WrôeComm™d
(
LCD_VCOM1
);

1599 
	`LCD_WrôeD©a
(0x45);

1600 
	`LCD_WrôeD©a
(0x15);

1601 
	`LCD_WrôeComm™d
(
LCD_VCOM2
);

1602 
	`LCD_WrôeD©a
(0x90);

1603 
	`LCD_WrôeComm™d
(
LCD_MAC
);

1604 
	`LCD_WrôeD©a
(0xC8);

1605 
	`LCD_WrôeComm™d
(
LCD_3GAMMA_EN
);

1606 
	`LCD_WrôeD©a
(0x00);

1607 
	`LCD_WrôeComm™d
(
LCD_RGB_INTERFACE
);

1608 
	`LCD_WrôeD©a
(0xC2);

1609 
	`LCD_WrôeComm™d
(
LCD_DFC
);

1610 
	`LCD_WrôeD©a
(0x0A);

1611 
	`LCD_WrôeD©a
(0xA7);

1612 
	`LCD_WrôeD©a
(0x27);

1613 
	`LCD_WrôeD©a
(0x04);

1616 
	`LCD_WrôeComm™d
(
LCD_COLUMN_ADDR
);

1617 
	`LCD_WrôeD©a
(0x00);

1618 
	`LCD_WrôeD©a
(0x00);

1619 
	`LCD_WrôeD©a
(0x00);

1620 
	`LCD_WrôeD©a
(0xEF);

1622 
	`LCD_WrôeComm™d
(
LCD_PAGE_ADDR
);

1623 
	`LCD_WrôeD©a
(0x00);

1624 
	`LCD_WrôeD©a
(0x00);

1625 
	`LCD_WrôeD©a
(0x01);

1626 
	`LCD_WrôeD©a
(0x3F);

1627 
	`LCD_WrôeComm™d
(
LCD_INTERFACE
);

1628 
	`LCD_WrôeD©a
(0x01);

1629 
	`LCD_WrôeD©a
(0x00);

1630 
	`LCD_WrôeD©a
(0x06);

1632 
	`LCD_WrôeComm™d
(
LCD_GRAM
);

1633 
	`dñay
(200);

1635 
	`LCD_WrôeComm™d
(
LCD_GAMMA
);

1636 
	`LCD_WrôeD©a
(0x01);

1638 
	`LCD_WrôeComm™d
(
LCD_PGAMMA
);

1639 
	`LCD_WrôeD©a
(0x0F);

1640 
	`LCD_WrôeD©a
(0x29);

1641 
	`LCD_WrôeD©a
(0x24);

1642 
	`LCD_WrôeD©a
(0x0C);

1643 
	`LCD_WrôeD©a
(0x0E);

1644 
	`LCD_WrôeD©a
(0x09);

1645 
	`LCD_WrôeD©a
(0x4E);

1646 
	`LCD_WrôeD©a
(0x78);

1647 
	`LCD_WrôeD©a
(0x3C);

1648 
	`LCD_WrôeD©a
(0x09);

1649 
	`LCD_WrôeD©a
(0x13);

1650 
	`LCD_WrôeD©a
(0x05);

1651 
	`LCD_WrôeD©a
(0x17);

1652 
	`LCD_WrôeD©a
(0x11);

1653 
	`LCD_WrôeD©a
(0x00);

1654 
	`LCD_WrôeComm™d
(
LCD_NGAMMA
);

1655 
	`LCD_WrôeD©a
(0x00);

1656 
	`LCD_WrôeD©a
(0x16);

1657 
	`LCD_WrôeD©a
(0x1B);

1658 
	`LCD_WrôeD©a
(0x04);

1659 
	`LCD_WrôeD©a
(0x11);

1660 
	`LCD_WrôeD©a
(0x07);

1661 
	`LCD_WrôeD©a
(0x31);

1662 
	`LCD_WrôeD©a
(0x33);

1663 
	`LCD_WrôeD©a
(0x42);

1664 
	`LCD_WrôeD©a
(0x05);

1665 
	`LCD_WrôeD©a
(0x0C);

1666 
	`LCD_WrôeD©a
(0x0A);

1667 
	`LCD_WrôeD©a
(0x28);

1668 
	`LCD_WrôeD©a
(0x2F);

1669 
	`LCD_WrôeD©a
(0x0F);

1671 
	`LCD_WrôeComm™d
(
LCD_SLEEP_OUT
);

1672 
	`dñay
(200);

1673 
	`LCD_WrôeComm™d
(
LCD_DISPLAY_ON
);

1675 
	`LCD_WrôeComm™d
(
LCD_GRAM
);

1676 
	}
}

1683 
	$LCD_Di•œyOn
()

1685 
	`LCD_WrôeComm™d
(
LCD_DISPLAY_ON
);

1686 
	}
}

1693 
	$LCD_Di•œyOff
()

1696 
	`LCD_WrôeComm™d
(
LCD_DISPLAY_OFF
);

1697 
	}
}

1706 
	$LCD_CålLöesC⁄fig
()

1708 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

1711 
	`RCC_AHB1PîùhClockCmd
(
LCD_NCS_GPIO_CLK
 | 
LCD_WRX_GPIO_CLK
, 
ENABLE
);

1714 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_NCS_PIN
;

1715 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

1716 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

1717 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

1718 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1719 
	`GPIO_Inô
(
LCD_NCS_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

1722 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_WRX_PIN
;

1723 
	`GPIO_Inô
(
LCD_WRX_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

1726 
	`LCD_CålLöesWrôe
(
LCD_NCS_GPIO_PORT
, 
LCD_NCS_PIN
, 
Bô_SET
);

1727 
	}
}

1743 
	$LCD_CålLöesWrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
CålPös
, 
BôA˘i⁄
 
BôVÆ
)

1746 
	`GPIO_WrôeBô
(
GPIOx
, (
uöt16_t
)
CålPös
, (
BôA˘i⁄
)
BôVÆ
);

1747 
	}
}

1754 
	$LCD_SPIC⁄fig
()

1756 
SPI_InôTy≥Def
 
SPI_InôSåu˘uª
;

1757 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

1760 
	`RCC_AHB1PîùhClockCmd
(
LCD_SPI_SCK_GPIO_CLK
 | 
LCD_SPI_MISO_GPIO_CLK
 | 
LCD_SPI_MOSI_GPIO_CLK
, 
ENABLE
);

1763 
	`RCC_APB2PîùhClockCmd
(
LCD_SPI_CLK
, 
ENABLE
);

1766 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_SCK_PIN
;

1767 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_25MHz
;

1768 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

1769 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

1770 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

1771 
	`GPIO_Inô
(
LCD_SPI_SCK_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

1774 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_MISO_PIN
;

1775 
	`GPIO_Inô
(
LCD_SPI_MISO_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

1778 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
LCD_SPI_MOSI_PIN
;

1779 
	`GPIO_Inô
(
LCD_SPI_MOSI_GPIO_PORT
, &
GPIO_InôSåu˘uª
);

1782 
	`GPIO_PöAFC⁄fig
(
LCD_SPI_SCK_GPIO_PORT
, 
LCD_SPI_SCK_SOURCE
, 
LCD_SPI_SCK_AF
);

1785 
	`GPIO_PöAFC⁄fig
(
LCD_SPI_MISO_GPIO_PORT
, 
LCD_SPI_MISO_SOURCE
, 
LCD_SPI_MISO_AF
);

1788 
	`GPIO_PöAFC⁄fig
(
LCD_SPI_MOSI_GPIO_PORT
, 
LCD_SPI_MOSI_SOURCE
, 
LCD_SPI_MOSI_AF
);

1790 
	`SPI_I2S_DeInô
(
LCD_SPI
);

1794 i‡((
LCD_SPI
->
CR1
 & 
SPI_CR1_SPE
) == 0)

1796 
SPI_InôSåu˘uª
.
SPI_Dúe˘i⁄
 = 
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
;

1797 
SPI_InôSåu˘uª
.
SPI_Mode
 = 
SPI_Mode_Ma°î
;

1798 
SPI_InôSåu˘uª
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

1799 
SPI_InôSåu˘uª
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

1800 
SPI_InôSåu˘uª
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

1801 
SPI_InôSåu˘uª
.
SPI_NSS
 = 
SPI_NSS_So·
;

1808 
SPI_InôSåu˘uª
.
SPI_BaudR©ePªsˇÀr
 = 
SPI_BaudR©ePªsˇÀr_16
;

1809 
SPI_InôSåu˘uª
.
SPI_Fú°Bô
 = 
SPI_Fú°Bô_MSB
;

1810 
SPI_InôSåu˘uª
.
SPI_CRCPﬁynomül
 = 7;

1811 
	`SPI_Inô
(
LCD_SPI
, &
SPI_InôSåu˘uª
);

1814 
	`SPI_Cmd
(
LCD_SPI
, 
ENABLE
);

1816 
	}
}

1823 
	$LCD_AF_GPIOC⁄fig
()

1825 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

1828 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOA
 | 
RCC_AHB1Pîùh_GPIOB
 | \

1829 
RCC_AHB1Pîùh_GPIOC
 | 
RCC_AHB1Pîùh_GPIOD
 | \

1830 
RCC_AHB1Pîùh_GPIOF
 | 
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

1851 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚3
, 
GPIO_AF_LTDC
);

1852 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚4
, 
GPIO_AF_LTDC
);

1853 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚6
, 
GPIO_AF_LTDC
);

1854 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚11
, 
GPIO_AF_LTDC
);

1855 
	`GPIO_PöAFC⁄fig
(
GPIOA
, 
GPIO_PöSour˚12
, 
GPIO_AF_LTDC
);

1857 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_3
 | 
GPIO_Pö_4
 | 
GPIO_Pö_6
 | \

1858 
GPIO_Pö_11
 | 
GPIO_Pö_12
;

1860 
GPIO_InôSåu˘
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

1861 
GPIO_InôSåu˘
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

1862 
GPIO_InôSåu˘
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

1863 
GPIO_InôSåu˘
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

1864 
	`GPIO_Inô
(
GPIOA
, &
GPIO_InôSåu˘
);

1867 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚0
, 0x09);

1868 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚1
, 0x09);

1869 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚8
, 
GPIO_AF_LTDC
);

1870 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚9
, 
GPIO_AF_LTDC
);

1871 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚10
, 
GPIO_AF_LTDC
);

1872 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚11
, 
GPIO_AF_LTDC
);

1874 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_8
 | \

1875 
GPIO_Pö_9
 | 
GPIO_Pö_10
 | 
GPIO_Pö_11
;

1877 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘
);

1880 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚6
, 
GPIO_AF_LTDC
);

1881 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚7
, 
GPIO_AF_LTDC
);

1882 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚10
, 
GPIO_AF_LTDC
);

1884 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_6
 | 
GPIO_Pö_7
 | 
GPIO_Pö_10
;

1886 
	`GPIO_Inô
(
GPIOC
, &
GPIO_InôSåu˘
);

1889 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚3
, 
GPIO_AF_LTDC
);

1890 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚6
, 
GPIO_AF_LTDC
);

1892 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_3
 | 
GPIO_Pö_6
;

1894 
	`GPIO_Inô
(
GPIOD
, &
GPIO_InôSåu˘
);

1897 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚10
, 
GPIO_AF_LTDC
);

1899 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_10
;

1901 
	`GPIO_Inô
(
GPIOF
, &
GPIO_InôSåu˘
);

1904 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚6
, 
GPIO_AF_LTDC
);

1905 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚7
, 
GPIO_AF_LTDC
);

1906 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚10
, 0x09);

1907 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚11
, 
GPIO_AF_LTDC
);

1908 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚12
, 0x09);

1910 
GPIO_InôSåu˘
.
GPIO_Pö
 = 
GPIO_Pö_6
 | 
GPIO_Pö_7
 | 
GPIO_Pö_10
 | \

1911 
GPIO_Pö_11
 | 
GPIO_Pö_12
;

1913 
	`GPIO_Inô
(
GPIOG
, &
GPIO_InôSåu˘
);

1915 
	}
}

1923 
	$PutPixñ
(
öt16_t
 
x
, i¡16_à
y
)

1925 if(
x
 < 0 || x > 239 || 
y
 < 0 || y > 319)

1929 
	`LCD_DøwLöe
(
x
, 
y
, 1, 
LCD_DIR_HORIZONTAL
);

1930 
	}
}

1932 #i‚de‡
USE_Dñay


1938 
	$dñay
(
__IO
 
uöt32_t
 
nCou¡
)

1940 
__IO
 
uöt32_t
 
ödex
 = 0;

1941 
ödex
 = 
nCou¡
; index != 0; index--)

1944 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h

30 #i‚de‡
__STM32F429I_DISCOVERY_LCD_H


31 
	#__STM32F429I_DISCOVERY_LCD_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

39 
	~"°m32f429i_discovîy.h
"

40 
	~"°m32f429i_discovîy_sdøm.h
"

41 
	~"../Comm⁄/f⁄ts.h
"

65 
öt16_t
 
X
;

66 
öt16_t
 
Y
;

67 } 
	tPoöt
, * 
	tpPoöt
;

77 
	#LCD_PIXEL_WIDTH
 ((
uöt16_t
)240)

	)

78 
	#LCD_PIXEL_HEIGHT
 ((
uöt16_t
)320)

	)

80 
	#LCD_FRAME_BUFFER
 ((
uöt32_t
)0xD0000000)

	)

81 
	#BUFFER_OFFSET
 ((
uöt32_t
)0x50000)

	)

89 #ifde‡
USE_Dñay


90 
	~"maö.h
"

91 
	#_dñay_
 
Dñay


	)

94 
	#_dñay_
 
dñay


	)

101 
	#LCD_NCS_PIN
 
GPIO_Pö_2


	)

102 
	#LCD_NCS_GPIO_PORT
 
GPIOC


	)

103 
	#LCD_NCS_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOC


	)

108 
	#LCD_WRX_PIN
 
GPIO_Pö_13


	)

109 
	#LCD_WRX_GPIO_PORT
 
GPIOD


	)

110 
	#LCD_WRX_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOD


	)

115 
	#LCD_SPI_SCK_PIN
 
GPIO_Pö_7


	)

116 
	#LCD_SPI_SCK_GPIO_PORT
 
GPIOF


	)

117 
	#LCD_SPI_SCK_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

118 
	#LCD_SPI_SCK_SOURCE
 
GPIO_PöSour˚7


	)

119 
	#LCD_SPI_SCK_AF
 
GPIO_AF_SPI5


	)

120 
	#LCD_SPI_MISO_PIN
 
GPIO_Pö_8


	)

121 
	#LCD_SPI_MISO_GPIO_PORT
 
GPIOF


	)

122 
	#LCD_SPI_MISO_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

123 
	#LCD_SPI_MISO_SOURCE
 
GPIO_PöSour˚8


	)

124 
	#LCD_SPI_MISO_AF
 
GPIO_AF_SPI5


	)

125 
	#LCD_SPI_MOSI_PIN
 
GPIO_Pö_9


	)

126 
	#LCD_SPI_MOSI_GPIO_PORT
 
GPIOF


	)

127 
	#LCD_SPI_MOSI_GPIO_CLK
 
RCC_AHB1Pîùh_GPIOF


	)

128 
	#LCD_SPI_MOSI_SOURCE
 
GPIO_PöSour˚9


	)

129 
	#LCD_SPI_MOSI_AF
 
GPIO_AF_SPI5


	)

130 
	#LCD_SPI
 
SPI5


	)

131 
	#LCD_SPI_CLK
 
RCC_APB2Pîùh_SPI5


	)

136 
	#LCD_SLEEP_OUT
 0x11

	)

137 
	#LCD_GAMMA
 0x26

	)

138 
	#LCD_DISPLAY_OFF
 0x28

	)

139 
	#LCD_DISPLAY_ON
 0x29

	)

140 
	#LCD_COLUMN_ADDR
 0x2A

	)

141 
	#LCD_PAGE_ADDR
 0x2B

	)

142 
	#LCD_GRAM
 0x2C

	)

143 
	#LCD_MAC
 0x36

	)

144 
	#LCD_PIXEL_FORMAT
 0x3A

	)

145 
	#LCD_WDB
 0x51

	)

146 
	#LCD_WCD
 0x53

	)

147 
	#LCD_RGB_INTERFACE
 0xB0

	)

148 
	#LCD_FRC
 0xB1

	)

149 
	#LCD_BPC
 0xB5

	)

150 
	#LCD_DFC
 0xB6

	)

151 
	#LCD_POWER1
 0xC0

	)

152 
	#LCD_POWER2
 0xC1

	)

153 
	#LCD_VCOM1
 0xC5

	)

154 
	#LCD_VCOM2
 0xC7

	)

155 
	#LCD_POWERA
 0xCB

	)

156 
	#LCD_POWERB
 0xCF

	)

157 
	#LCD_PGAMMA
 0xE0

	)

158 
	#LCD_NGAMMA
 0xE1

	)

159 
	#LCD_DTCA
 0xE8

	)

160 
	#LCD_DTCB
 0xEA

	)

161 
	#LCD_POWER_SEQ
 0xED

	)

162 
	#LCD_3GAMMA_EN
 0xF2

	)

163 
	#LCD_INTERFACE
 0xF6

	)

164 
	#LCD_PRC
 0xF7

	)

169 
	#LCD_COLOR_WHITE
 0xFFFF

	)

170 
	#LCD_COLOR_BLACK
 0x0000

	)

171 
	#LCD_COLOR_GREY
 0xF7DE

	)

172 
	#LCD_COLOR_BLUE
 0x001F

	)

173 
	#LCD_COLOR_BLUE2
 0x051F

	)

174 
	#LCD_COLOR_RED
 0xF800

	)

175 
	#LCD_COLOR_MAGENTA
 0xF81F

	)

176 
	#LCD_COLOR_GREEN
 0x07E0

	)

177 
	#LCD_COLOR_CYAN
 0x7FFF

	)

178 
	#LCD_COLOR_YELLOW
 0xFFE0

	)

183 
	#LCD_LINE_0
 
	`LINE
(0)

	)

184 
	#LCD_LINE_1
 
	`LINE
(1)

	)

185 
	#LCD_LINE_2
 
	`LINE
(2)

	)

186 
	#LCD_LINE_3
 
	`LINE
(3)

	)

187 
	#LCD_LINE_4
 
	`LINE
(4)

	)

188 
	#LCD_LINE_5
 
	`LINE
(5)

	)

189 
	#LCD_LINE_6
 
	`LINE
(6)

	)

190 
	#LCD_LINE_7
 
	`LINE
(7)

	)

191 
	#LCD_LINE_8
 
	`LINE
(8)

	)

192 
	#LCD_LINE_9
 
	`LINE
(9)

	)

193 
	#LCD_LINE_10
 
	`LINE
(10)

	)

194 
	#LCD_LINE_11
 
	`LINE
(11)

	)

195 
	#LCD_LINE_12
 
	`LINE
(12)

	)

196 
	#LCD_LINE_13
 
	`LINE
(13)

	)

197 
	#LCD_LINE_14
 
	`LINE
(14)

	)

198 
	#LCD_LINE_15
 
	`LINE
(15)

	)

199 
	#LCD_LINE_16
 
	`LINE
(16)

	)

200 
	#LCD_LINE_17
 
	`LINE
(17)

	)

201 
	#LCD_LINE_18
 
	`LINE
(18)

	)

202 
	#LCD_LINE_19
 
	`LINE
(19)

	)

203 
	#LCD_LINE_20
 
	`LINE
(20)

	)

204 
	#LCD_LINE_21
 
	`LINE
(21)

	)

205 
	#LCD_LINE_22
 
	`LINE
(22)

	)

206 
	#LCD_LINE_23
 
	`LINE
(23)

	)

207 
	#LCD_LINE_24
 
	`LINE
(24)

	)

208 
	#LCD_LINE_25
 
	`LINE
(25)

	)

209 
	#LCD_LINE_26
 
	`LINE
(26)

	)

210 
	#LCD_LINE_27
 
	`LINE
(27)

	)

211 
	#LCD_LINE_28
 
	`LINE
(28)

	)

212 
	#LCD_LINE_29
 
	`LINE
(29)

	)

213 
	#LCD_LINE_30
 
	`LINE
(30)

	)

214 
	#LCD_LINE_31
 
	`LINE
(31)

	)

215 
	#LCD_LINE_32
 
	`LINE
(32)

	)

216 
	#LCD_LINE_33
 
	`LINE
(33)

	)

217 
	#LCD_LINE_34
 
	`LINE
(34)

	)

218 
	#LCD_LINE_35
 
	`LINE
(35)

	)

219 
	#LCD_LINE_36
 
	`LINE
(36)

	)

220 
	#LCD_LINE_37
 
	`LINE
(37)

	)

221 
	#LCD_LINE_38
 
	`LINE
(38)

	)

222 
	#LCD_LINE_39
 
	`LINE
(39)

	)

227 
	#LCD_DEFAULT_FONT
 
F⁄t16x24


	)

232 
	#LCD_DIR_HORIZONTAL
 0x0000

	)

233 
	#LCD_DIR_VERTICAL
 0x0001

	)

242 
	#LCD_BACKGROUND_LAYER
 0x0000

	)

243 
	#LCD_FOREGROUND_LAYER
 0x0001

	)

252 
	#ASSEMBLE_RGB
(
R
, 
G
, 
B
Ë((((R)& 0xF8Ë<< 8Ë| (((GË& 0xFCË<< 3Ë| (((BË& 0xF8Ë>> 3))

	)

261 
LCD_DeInô
();

262 
LCD_Inô
();

263 
LCD_LayîInô
();

264 
LCD_ChùSñe˘
(
Fun˘i⁄ÆSèã
 
NewSèã
);

265 
LCD_SëLayî
(
uöt32_t
 
Layîx
);

266 
LCD_SëCﬁ‹s
(
uöt16_t
 
_TextCﬁ‹
, uöt16_à
_BackCﬁ‹
);

267 
LCD_GëCﬁ‹s
(
uöt16_t
 *
_TextCﬁ‹
, uöt16_à*
_BackCﬁ‹
);

268 
LCD_SëTextCﬁ‹
(
uöt16_t
 
Cﬁ‹
);

269 
LCD_SëBackCﬁ‹
(
uöt16_t
 
Cﬁ‹
);

270 
LCD_SëTøn•¨ícy
(
uöt8_t
 
å™•¨ícy
);

271 
LCD_CÀ¨Löe
(
uöt16_t
 
Löe
);

272 
LCD_CÀ¨
(
uöt16_t
 
Cﬁ‹
);

273 
uöt32_t
 
LCD_SëCurs‹
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
);

274 
LCD_SëCﬁ‹Keyög
(
uöt32_t
 
RGBVÆue
);

275 
LCD_ReSëCﬁ‹Keyög
();

276 
LCD_DøwCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, c⁄° uöt16_à*
c
);

277 
LCD_Di•œyCh¨
(
uöt16_t
 
Löe
, uöt16_à
Cﬁumn
, 
uöt8_t
 
Ascii
);

278 
LCD_SëF⁄t
(
sFONT
 *
f⁄ts
);

279 
sFONT
 * 
LCD_GëF⁄t
();

280 
LCD_Di•œySåögLöe
(
uöt16_t
 
Löe
, 
uöt8_t
 *
±r
);

281 
LCD_SëDi•œyWödow
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Height
, uöt16_à
Width
);

282 
LCD_WödowModeDißbÀ
();

283 
LCD_DøwLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
, 
uöt8_t
 
Dúe˘i⁄
);

284 
LCD_DøwRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Height
, uöt16_à
Width
);

285 
LCD_DøwCú˛e
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Radius
);

286 
LCD_DøwEŒù£
(
Xpos
, 
Ypos
, 
Radius
, 
Radius2
);

287 
LCD_DøwFuŒEŒù£
(
Xpos
, 
Ypos
, 
Radius
, 
Radius2
);

288 
LCD_DøwM⁄oPi˘
(c⁄° 
uöt32_t
 *
Pi˘
);

289 
LCD_WrôeBMP
(
uöt32_t
 
BmpAddªss
);

290 
LCD_DøwUniLöe
(
uöt16_t
 
x1
, uöt16_à
y1
, uöt16_à
x2
, uöt16_à
y2
);

291 
LCD_DøwFuŒRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
);

292 
LCD_DøwFuŒCú˛e
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Radius
);

293 
LCD_PﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

294 
LCD_PﬁyLöeRñ©ive
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

295 
LCD_Clo£dPﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

296 
LCD_Clo£dPﬁyLöeRñ©ive
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

297 
LCD_FûlPﬁyLöe
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

298 
LCD_TrüngÀ
(
pPoöt
 
Poöts
, 
uöt16_t
 
PoötCou¡
);

299 
LCD_FûlTrüngÀ
(
uöt16_t
 
x1
, uöt16_à
x2
, uöt16_à
x3
, uöt16_à
y1
, uöt16_à
y2
, uöt16_à
y3
);

300 
LCD_WrôeComm™d
(
uöt8_t
 
LCD_Reg
);

301 
LCD_WrôeD©a
(
uöt8_t
 
vÆue
);

302 
LCD_PowîOn
();

303 
LCD_Di•œyOn
();

304 
LCD_Di•œyOff
();

305 
LCD_CålLöesC⁄fig
();

306 
LCD_CålLöesWrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
CålPös
, 
BôA˘i⁄
 
BôVÆ
);

307 
LCD_SPIC⁄fig
();

312 #ifde‡
__˝lu•lus


	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c

30 
	~"°m32f429i_discovîy_sdøm.h
"

31 
	~"°m32f4xx_fmc.h
"

54 #i‚de‡
USE_Dñay


55 
dñay
(
__IO
 
uöt32_t
 
nCou¡
);

65 
	$SDRAM_Inô
()

67 
FMC_SDRAMInôTy≥Def
 
FMC_SDRAMInôSåu˘uª
;

68 
FMC_SDRAMTimögInôTy≥Def
 
FMC_SDRAMTimögInôSåu˘uª
;

71 
	`SDRAM_GPIOC⁄fig
();

74 
	`RCC_AHB3PîùhClockCmd
(
RCC_AHB3Pîùh_FMC
, 
ENABLE
);

80 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_LﬂdToA˘iveDñay
 = 2;

82 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_ExôSñfRe‰eshDñay
 = 7;

84 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_SñfRe‰eshTime
 = 4;

86 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_RowCy˛eDñay
 = 7;

88 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_WrôeRecovîyTime
 = 2;

90 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_RPDñay
 = 2;

92 
FMC_SDRAMTimögInôSåu˘uª
.
FMC_RCDDñay
 = 2;

95 
FMC_SDRAMInôSåu˘uª
.
FMC_B™k
 = 
FMC_B™k2_SDRAM
;

97 
FMC_SDRAMInôSåu˘uª
.
FMC_CﬁumnBôsNumbî
 = 
FMC_CﬁumnBôs_Numbî_8b
;

99 
FMC_SDRAMInôSåu˘uª
.
FMC_RowBôsNumbî
 = 
FMC_RowBôs_Numbî_12b
;

100 
FMC_SDRAMInôSåu˘uª
.
FMC_SDMem‹yD©aWidth
 = 
SDRAM_MEMORY_WIDTH
;

101 
FMC_SDRAMInôSåu˘uª
.
FMC_I¡î«lB™kNumbî
 = 
FMC_I¡î«lB™k_Numbî_4
;

102 
FMC_SDRAMInôSåu˘uª
.
FMC_CASL©ícy
 = 
SDRAM_CAS_LATENCY
;

103 
FMC_SDRAMInôSåu˘uª
.
FMC_WrôePrŸe˘i⁄
 = 
FMC_Wrôe_PrŸe˘i⁄_DißbÀ
;

104 
FMC_SDRAMInôSåu˘uª
.
FMC_SDClockPîiod
 = 
SDCLOCK_PERIOD
;

105 
FMC_SDRAMInôSåu˘uª
.
FMC_RódBur°
 = 
SDRAM_READBURST
;

106 
FMC_SDRAMInôSåu˘uª
.
FMC_RódPùeDñay
 = 
FMC_RódPùe_Dñay_1
;

107 
FMC_SDRAMInôSåu˘uª
.
FMC_SDRAMTimögSåu˘
 = &
FMC_SDRAMTimögInôSåu˘uª
;

110 
	`FMC_SDRAMInô
(&
FMC_SDRAMInôSåu˘uª
);

113 
	`SDRAM_InôSequí˚
();

115 
	}
}

122 
	$SDRAM_GPIOC⁄fig
()

124 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uª
;

127 
	`RCC_AHB1PîùhClockCmd
(
RCC_AHB1Pîùh_GPIOB
 | 
RCC_AHB1Pîùh_GPIOC
 | 
RCC_AHB1Pîùh_GPIOD
 |

128 
RCC_AHB1Pîùh_GPIOE
 | 
RCC_AHB1Pîùh_GPIOF
 | 
RCC_AHB1Pîùh_GPIOG
, 
ENABLE
);

155 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

156 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_50MHz
;

157 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

158 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

161 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚5
 , 
GPIO_AF_FMC
);

162 
	`GPIO_PöAFC⁄fig
(
GPIOB
, 
GPIO_PöSour˚6
 , 
GPIO_AF_FMC
);

164 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_5
 | 
GPIO_Pö_6
;

166 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uª
);

169 
	`GPIO_PöAFC⁄fig
(
GPIOC
, 
GPIO_PöSour˚0
 , 
GPIO_AF_FMC
);

171 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
;

173 
	`GPIO_Inô
(
GPIOC
, &
GPIO_InôSåu˘uª
);

176 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚0
, 
GPIO_AF_FMC
);

177 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚1
, 
GPIO_AF_FMC
);

178 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚8
, 
GPIO_AF_FMC
);

179 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚9
, 
GPIO_AF_FMC
);

180 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚10
, 
GPIO_AF_FMC
);

181 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚14
, 
GPIO_AF_FMC
);

182 
	`GPIO_PöAFC⁄fig
(
GPIOD
, 
GPIO_PöSour˚15
, 
GPIO_AF_FMC
);

184 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_8
 |

185 
GPIO_Pö_9
 | 
GPIO_Pö_10
 | 
GPIO_Pö_14
 |

186 
GPIO_Pö_15
;

188 
	`GPIO_Inô
(
GPIOD
, &
GPIO_InôSåu˘uª
);

191 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚0
 , 
GPIO_AF_FMC
);

192 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚1
 , 
GPIO_AF_FMC
);

193 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚7
 , 
GPIO_AF_FMC
);

194 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚8
 , 
GPIO_AF_FMC
);

195 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚9
 , 
GPIO_AF_FMC
);

196 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚10
 , 
GPIO_AF_FMC
);

197 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚11
 , 
GPIO_AF_FMC
);

198 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚12
 , 
GPIO_AF_FMC
);

199 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚13
 , 
GPIO_AF_FMC
);

200 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚14
 , 
GPIO_AF_FMC
);

201 
	`GPIO_PöAFC⁄fig
(
GPIOE
, 
GPIO_PöSour˚15
 , 
GPIO_AF_FMC
);

203 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_7
 |

204 
GPIO_Pö_8
 | 
GPIO_Pö_9
 | 
GPIO_Pö_10
 |

205 
GPIO_Pö_11
 | 
GPIO_Pö_12
 | 
GPIO_Pö_13
 |

206 
GPIO_Pö_14
 | 
GPIO_Pö_15
;

208 
	`GPIO_Inô
(
GPIOE
, &
GPIO_InôSåu˘uª
);

211 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚0
 , 
GPIO_AF_FMC
);

212 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚1
 , 
GPIO_AF_FMC
);

213 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚2
 , 
GPIO_AF_FMC
);

214 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚3
 , 
GPIO_AF_FMC
);

215 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚4
 , 
GPIO_AF_FMC
);

216 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚5
 , 
GPIO_AF_FMC
);

217 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚11
 , 
GPIO_AF_FMC
);

218 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚12
 , 
GPIO_AF_FMC
);

219 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚13
 , 
GPIO_AF_FMC
);

220 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚14
 , 
GPIO_AF_FMC
);

221 
	`GPIO_PöAFC⁄fig
(
GPIOF
, 
GPIO_PöSour˚15
 , 
GPIO_AF_FMC
);

223 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_2
 |

224 
GPIO_Pö_3
 | 
GPIO_Pö_4
 | 
GPIO_Pö_5
 |

225 
GPIO_Pö_11
 | 
GPIO_Pö_12
 | 
GPIO_Pö_13
 |

226 
GPIO_Pö_14
 | 
GPIO_Pö_15
;

228 
	`GPIO_Inô
(
GPIOF
, &
GPIO_InôSåu˘uª
);

231 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚0
 , 
GPIO_AF_FMC
);

232 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚1
 , 
GPIO_AF_FMC
);

233 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚4
 , 
GPIO_AF_FMC
);

234 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚5
 , 
GPIO_AF_FMC
);

235 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚8
 , 
GPIO_AF_FMC
);

236 
	`GPIO_PöAFC⁄fig
(
GPIOG
, 
GPIO_PöSour˚15
 , 
GPIO_AF_FMC
);

239 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
GPIO_Pö_0
 | 
GPIO_Pö_1
 | 
GPIO_Pö_4
 |

240 
GPIO_Pö_5
 | 
GPIO_Pö_8
 | 
GPIO_Pö_15
;

242 
	`GPIO_Inô
(
GPIOG
, &
GPIO_InôSåu˘uª
);

243 
	}
}

250 
	$SDRAM_InôSequí˚
()

252 
FMC_SDRAMComm™dTy≥Def
 
FMC_SDRAMComm™dSåu˘uª
;

253 
uöt32_t
 
tm¥
 = 0;

257 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dMode
 = 
FMC_Comm™d_Mode_CLK_E«bÀd
;

258 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dT¨gë
 = 
FMC_Comm™d_T¨gë_b™k2
;

259 
FMC_SDRAMComm™dSåu˘uª
.
FMC_AutoRe‰eshNumbî
 = 1;

260 
FMC_SDRAMComm™dSåu˘uª
.
FMC_ModeRegi°îDeföôi⁄
 = 0;

262 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

266 
	`FMC_SDRAMCmdC⁄fig
(&
FMC_SDRAMComm™dSåu˘uª
);

270 
	`__Dñay
(10);

274 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dMode
 = 
FMC_Comm™d_Mode_PALL
;

275 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dT¨gë
 = 
FMC_Comm™d_T¨gë_b™k2
;

276 
FMC_SDRAMComm™dSåu˘uª
.
FMC_AutoRe‰eshNumbî
 = 1;

277 
FMC_SDRAMComm™dSåu˘uª
.
FMC_ModeRegi°îDeföôi⁄
 = 0;

279 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

283 
	`FMC_SDRAMCmdC⁄fig
(&
FMC_SDRAMComm™dSåu˘uª
);

287 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dMode
 = 
FMC_Comm™d_Mode_AutoRe‰esh
;

288 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dT¨gë
 = 
FMC_Comm™d_T¨gë_b™k2
;

289 
FMC_SDRAMComm™dSåu˘uª
.
FMC_AutoRe‰eshNumbî
 = 4;

290 
FMC_SDRAMComm™dSåu˘uª
.
FMC_ModeRegi°îDeföôi⁄
 = 0;

292 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

296 
	`FMC_SDRAMCmdC⁄fig
(&
FMC_SDRAMComm™dSåu˘uª
);

299 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

303 
	`FMC_SDRAMCmdC⁄fig
(&
FMC_SDRAMComm™dSåu˘uª
);

307 
tm¥
 = (
uöt32_t
)
SDRAM_MODEREG_BURST_LENGTH_2
 |

308 
SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 |

309 
SDRAM_MODEREG_CAS_LATENCY_3
 |

310 
SDRAM_MODEREG_OPERATING_MODE_STANDARD
 |

311 
SDRAM_MODEREG_WRITEBURST_MODE_SINGLE
;

314 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dMode
 = 
FMC_Comm™d_Mode_LﬂdMode
;

315 
FMC_SDRAMComm™dSåu˘uª
.
FMC_Comm™dT¨gë
 = 
FMC_Comm™d_T¨gë_b™k2
;

316 
FMC_SDRAMComm™dSåu˘uª
.
FMC_AutoRe‰eshNumbî
 = 1;

317 
FMC_SDRAMComm™dSåu˘uª
.
FMC_ModeRegi°îDeföôi⁄
 = 
tm¥
;

319 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

323 
	`FMC_SDRAMCmdC⁄fig
(&
FMC_SDRAMComm™dSåu˘uª
);

330 
	`FMC_SëRe‰eshCou¡
(1386);

332 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

335 
	}
}

346 
	$SDRAM_WrôeBuf„r
(
uöt32_t
* 
pBuf„r
, uöt32_à
uwWrôeAddªss
, uöt32_à
uwBuf„rSize
)

348 
__IO
 
uöt32_t
 
wrôe_poöãr
 = (uöt32_t)
uwWrôeAddªss
;

351 
	`FMC_SDRAMWrôePrŸe˘i⁄C⁄fig
(
FMC_B™k2_SDRAM
, 
DISABLE
);

354 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

359 ; 
uwBuf„rSize
 != 0; uwBufferSize--)

362 *(
uöt32_t
 *Ë(
SDRAM_BANK_ADDR
 + 
wrôe_poöãr
Ë*
pBuf„r
++;

365 
wrôe_poöãr
 += 4;

368 
	}
}

378 
	$SDRAM_RódBuf„r
(
uöt32_t
* 
pBuf„r
, uöt32_à
uwRódAddªss
, uöt32_à
uwBuf„rSize
)

380 
__IO
 
uöt32_t
 
wrôe_poöãr
 = (uöt32_t)
uwRódAddªss
;

384 
	`FMC_GëFœgSètus
(
FMC_B™k2_SDRAM
, 
FMC_FLAG_Busy
Ë!
RESET
)

389 ; 
uwBuf„rSize
 != 0x00; uwBufferSize--)

391 *
pBuf„r
++ = *(
__IO
 
uöt32_t
 *)(
SDRAM_BANK_ADDR
 + 
wrôe_poöãr
 );

394 
wrôe_poöãr
 += 4;

396 
	}
}

398 #i‚de‡
USE_Dñay


404 
	$dñay
(
__IO
 
uöt32_t
 
nCou¡
)

406 
__IO
 
uöt32_t
 
ödex
 = 0;

407 
ödex
 = (100000 * 
nCou¡
); index != 0; index--)

410 
	}
}

	@Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h

30 #i‚de‡
__STM32429I_DISCO_SDRAM_H


31 
	#__STM32429I_DISCO_SDRAM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f4xx.h
"

63 
	#SDRAM_BANK_ADDR
 ((
uöt32_t
)0xD0000000)

	)

69 
	#SDRAM_MEMORY_WIDTH
 
FMC_SDMem‹y_Width_16b


	)

75 
	#SDRAM_CAS_LATENCY
 
FMC_CAS_L©ícy_3


	)

80 
	#SDCLOCK_PERIOD
 
FMC_SDClock_Pîiod_2


	)

86 
	#SDRAM_READBURST
 
FMC_Ród_Bur°_DißbÀ


	)

104 #ifde‡
USE_Dñay


105 
	#__Dñay
 
Dñay


	)

108 
	#__Dñay
 
dñay


	)

114 
	#SDRAM_MODEREG_BURST_LENGTH_1
 ((
uöt16_t
)0x0000)

	)

115 
	#SDRAM_MODEREG_BURST_LENGTH_2
 ((
uöt16_t
)0x0001)

	)

116 
	#SDRAM_MODEREG_BURST_LENGTH_4
 ((
uöt16_t
)0x0002)

	)

117 
	#SDRAM_MODEREG_BURST_LENGTH_8
 ((
uöt16_t
)0x0004)

	)

118 
	#SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 ((
uöt16_t
)0x0000)

	)

119 
	#SDRAM_MODEREG_BURST_TYPE_INTERLEAVED
 ((
uöt16_t
)0x0008)

	)

120 
	#SDRAM_MODEREG_CAS_LATENCY_2
 ((
uöt16_t
)0x0020)

	)

121 
	#SDRAM_MODEREG_CAS_LATENCY_3
 ((
uöt16_t
)0x0030)

	)

122 
	#SDRAM_MODEREG_OPERATING_MODE_STANDARD
 ((
uöt16_t
)0x0000)

	)

123 
	#SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED
 ((
uöt16_t
)0x0000)

	)

124 
	#SDRAM_MODEREG_WRITEBURST_MODE_SINGLE
 ((
uöt16_t
)0x0200)

	)

133 
SDRAM_Inô
();

134 
SDRAM_GPIOC⁄fig
();

135 
SDRAM_InôSequí˚
();

136 
SDRAM_WrôeBuf„r
(
uöt32_t
* 
pBuf„r
, uöt32_à
uwWrôeAddªss
, uöt32_à
uwBuf„rSize
);

137 
SDRAM_RódBuf„r
(
uöt32_t
* 
pBuf„r
, uöt32_à
uwRódAddªss
, uöt32_à
uwBuf„rSize
);

139 #ifde‡
__˝lu•lus


	@Utilities/Third_Party/fat_fs/inc/diskio.h

5 #i‚de‡
_DISKIO_DEFINED


6 
	#_DISKIO_DEFINED


	)

8 #ifde‡
__˝lu•lus


12 
	#_USE_WRITE
 1

	)

13 
	#_USE_IOCTL
 1

	)

15 
	~"öãgî.h
"

19 
BYTE
 
	tDSTATUS
;

23 
RES_OK
 = 0,

24 
RES_ERROR
,

25 
RES_WRPRT
,

26 
RES_NOTRDY
,

27 
RES_PARERR


28 } 
	tDRESULT
;

35 
DSTATUS
 
disk_öôülize
 (
BYTE
 
pdrv
);

36 
DSTATUS
 
disk_°©us
 (
BYTE
 
pdrv
);

37 
DRESULT
 
disk_ªad
 (
BYTE
 
pdrv
, BYTE*
buff
, 
DWORD
 
£˘‹
, BYTE 
cou¡
);

38 
DRESULT
 
disk_wrôe
 (
BYTE
 
pdrv
, c⁄° BYTE* 
buff
, 
DWORD
 
£˘‹
, BYTE 
cou¡
);

39 
DRESULT
 
disk_io˘l
 (
BYTE
 
pdrv
, BYTE 
cmd
, * 
buff
);

43 
	#STA_NOINIT
 0x01

	)

44 
	#STA_NODISK
 0x02

	)

45 
	#STA_PROTECT
 0x04

	)

51 
	#CTRL_SYNC
 0

	)

52 
	#GET_SECTOR_COUNT
 1

	)

53 
	#GET_SECTOR_SIZE
 2

	)

54 
	#GET_BLOCK_SIZE
 3

	)

55 
	#CTRL_ERASE_SECTOR
 4

	)

58 
	#CTRL_POWER
 5

	)

59 
	#CTRL_LOCK
 6

	)

60 
	#CTRL_EJECT
 7

	)

61 
	#CTRL_FORMAT
 8

	)

64 
	#MMC_GET_TYPE
 10

	)

65 
	#MMC_GET_CSD
 11

	)

66 
	#MMC_GET_CID
 12

	)

67 
	#MMC_GET_OCR
 13

	)

68 
	#MMC_GET_SDSTAT
 14

	)

71 
	#ATA_GET_REV
 20

	)

72 
	#ATA_GET_MODEL
 21

	)

73 
	#ATA_GET_SN
 22

	)

77 
	#CT_MMC
 0x01

	)

78 
	#CT_SD1
 0x02

	)

79 
	#CT_SD2
 0x04

	)

80 
	#CT_SDC
 (
CT_SD1
|
CT_SD2
Ë

	)

81 
	#CT_BLOCK
 0x08

	)

84 #ifde‡
__˝lu•lus


	@Utilities/Third_Party/fat_fs/inc/ff.h

17 #i‚de‡
_FATFS


18 
	#_FATFS
 82786

	)

20 #ifde‡
__˝lu•lus


24 
	~"öãgî.h
"

25 
	~"ffc⁄f.h
"

27 #i‡
_FATFS
 !
_FFCONF


28 #îr‹ 
Wr⁄g
 
c⁄figuøti⁄
 
fûe
 (
ffc⁄f
.
h
).

35 #i‡
_MULTI_PARTITION


37 
BYTE
 
pd
;

38 
BYTE
 
±
;

39 } 
	tPARTITION
;

40 
PARTITION
 
VﬁToP¨t
[];

41 
	#LD2PD
(
vﬁ
Ë(
VﬁToP¨t
[vﬁ].
pd
Ë

	)

42 
	#LD2PT
(
vﬁ
Ë(
VﬁToP¨t
[vﬁ].
±
Ë

	)

45 
	#LD2PD
(
vﬁ
Ë(
BYTE
)(vﬁË

	)

46 
	#LD2PT
(
vﬁ
Ë0

	)

54 #i‡
_LFN_UNICODE


55 #i‡!
_USE_LFN


56 #îr‹ 
_LFN_UNICODE
 
mu°
 
be
 0 
ö
 
n⁄
-
LFN
 
cfg
.

58 #i‚de‡
_INC_TCHAR


59 
WCHAR
 
	tTCHAR
;

60 
	#_T
(
x
Ë
L
 ## 
	)
x

61 
	#_TEXT
(
x
Ë
L
 ## 
	)
x

65 #i‚de‡
_INC_TCHAR


66 
	tTCHAR
;

67 
	#_T
(
x
Ë
	)
x

68 
	#_TEXT
(
x
Ë
	)
x

78 
BYTE
 
	gfs_ty≥
;

79 
BYTE
 
	gdrv
;

80 
BYTE
 
	gcsize
;

81 
BYTE
 
	gn_Áts
;

82 
BYTE
 
	gwÊag
;

83 
BYTE
 
	gfsi_Êag
;

84 
WORD
 
	gid
;

85 
WORD
 
	gn_roŸdú
;

86 #i‡
_MAX_SS
 != 512

87 
WORD
 
	gssize
;

89 #i‡
_FS_REENTRANT


90 
_SYNC_t
 
	gsobj
;

92 #i‡!
_FS_READONLY


93 
DWORD
 
	gœ°_˛u°
;

94 
DWORD
 
	g‰ì_˛u°
;

95 
DWORD
 
	gfsi_£˘‹
;

97 #i‡
_FS_RPATH


98 
DWORD
 
	gcdú
;

100 
DWORD
 
	gn_Áã¡
;

101 
DWORD
 
	gfsize
;

102 
DWORD
 
	gvﬁba£
;

103 
DWORD
 
	gÁtba£
;

104 
DWORD
 
	gdúba£
;

105 
DWORD
 
	gd©aba£
;

106 
DWORD
 
	gwö£˘
;

107 
BYTE
 
	gwö
[
_MAX_SS
];

108 } 
	tFATFS
;

115 
FATFS
* 
	gfs
;

116 
WORD
 
	gid
;

117 
BYTE
 
	gÊag
;

118 
BYTE
 
	g∑d1
;

119 
DWORD
 
	gÂå
;

120 
DWORD
 
	gfsize
;

121 
DWORD
 
	gs˛u°
;

122 
DWORD
 
	g˛u°
;

123 
DWORD
 
	gd£˘
;

124 #i‡!
_FS_READONLY


125 
DWORD
 
	gdú_£˘
;

126 
BYTE
* 
	gdú_±r
;

128 #i‡
_USE_FASTSEEK


129 
DWORD
* 
	g˛tbl
;

131 #i‡
_FS_LOCK


132 
UINT
 
	glockid
;

134 #i‡!
_FS_TINY


135 
BYTE
 
	gbuf
[
_MAX_SS
];

137 } 
	tFIL
;

144 
FATFS
* 
	gfs
;

145 
WORD
 
	gid
;

146 
WORD
 
	gödex
;

147 
DWORD
 
	gs˛u°
;

148 
DWORD
 
	g˛u°
;

149 
DWORD
 
	g£˘
;

150 
BYTE
* 
	gdú
;

151 
BYTE
* 
	g‚
;

152 #i‡
_USE_LFN


153 
WCHAR
* 
	gl‚
;

154 
WORD
 
	gl‚_idx
;

156 } 
	tDIR
;

163 
DWORD
 
	gfsize
;

164 
WORD
 
	gfd©e
;

165 
WORD
 
	g·ime
;

166 
BYTE
 
	gÁârib
;

167 
TCHAR
 
	g‚ame
[13];

168 #i‡
_USE_LFN


169 
TCHAR
* 
	gl‚ame
;

170 
UINT
 
	glfsize
;

172 } 
	tFILINFO
;

179 
	gFR_OK
 = 0,

180 
	gFR_DISK_ERR
,

181 
	gFR_INT_ERR
,

182 
	gFR_NOT_READY
,

183 
	gFR_NO_FILE
,

184 
	gFR_NO_PATH
,

185 
	gFR_INVALID_NAME
,

186 
	gFR_DENIED
,

187 
	gFR_EXIST
,

188 
	gFR_INVALID_OBJECT
,

189 
	gFR_WRITE_PROTECTED
,

190 
	gFR_INVALID_DRIVE
,

191 
	gFR_NOT_ENABLED
,

192 
	gFR_NO_FILESYSTEM
,

193 
	gFR_MKFS_ABORTED
,

194 
	gFR_TIMEOUT
,

195 
	gFR_LOCKED
,

196 
	gFR_NOT_ENOUGH_CORE
,

197 
	gFR_TOO_MANY_OPEN_FILES
,

198 
	gFR_INVALID_PARAMETER


199 } 
	tFRESULT
;

206 
FRESULT
 
f_mou¡
 (
BYTE
 
vﬁ
, 
FATFS
* 
fs
);

207 
FRESULT
 
f_›í
 (
FIL
* 
Â
, c⁄° 
TCHAR
* 
∑th
, 
BYTE
 
mode
);

208 
FRESULT
 
f_ªad
 (
FIL
* 
Â
, * 
buff
, 
UINT
 
bå
, UINT* 
br
);

209 
FRESULT
 
f_l£ek
 (
FIL
* 
Â
, 
DWORD
 
ofs
);

210 
FRESULT
 
f_˛o£
 (
FIL
* 
Â
);

211 
FRESULT
 
f_›ídú
 (
DIR
* 
dj
, c⁄° 
TCHAR
* 
∑th
);

212 
FRESULT
 
f_ªaddú
 (
DIR
* 
dj
, 
FILINFO
* 
‚o
);

213 
FRESULT
 
f_°©
 (c⁄° 
TCHAR
* 
∑th
, 
FILINFO
* 
‚o
);

214 
FRESULT
 
f_wrôe
 (
FIL
* 
Â
, c⁄° * 
buff
, 
UINT
 
btw
, UINT* 
bw
);

215 
FRESULT
 
f_gë‰ì
 (c⁄° 
TCHAR
* 
∑th
, 
DWORD
* 
n˛°
, 
FATFS
** 
Átfs
);

216 
FRESULT
 
f_åunˇã
 (
FIL
* 
Â
);

217 
FRESULT
 
f_sync
 (
FIL
* 
Â
);

218 
FRESULT
 
f_u∆ök
 (c⁄° 
TCHAR
* 
∑th
);

219 
FRESULT
 
f_mkdú
 (c⁄° 
TCHAR
* 
∑th
);

220 
FRESULT
 
f_chmod
 (c⁄° 
TCHAR
* 
∑th
, 
BYTE
 
vÆue
, BYTE 
mask
);

221 
FRESULT
 
f_utime
 (c⁄° 
TCHAR
* 
∑th
, c⁄° 
FILINFO
* 
‚o
);

222 
FRESULT
 
f_ª«me
 (c⁄° 
TCHAR
* 
∑th_ﬁd
, c⁄° TCHAR* 
∑th_√w
);

223 
FRESULT
 
f_chdrive
 (
BYTE
 
drv
);

224 
FRESULT
 
f_chdú
 (c⁄° 
TCHAR
* 
∑th
);

225 
FRESULT
 
f_gëcwd
 (
TCHAR
* 
buff
, 
UINT
 
Àn
);

226 
FRESULT
 
f_gëœbñ
 (c⁄° 
TCHAR
* 
∑th
, TCHAR* 
œbñ
, 
DWORD
* 
¢
);

227 
FRESULT
 
f_£éabñ
 (c⁄° 
TCHAR
* 
œbñ
);

228 
FRESULT
 
f_f‹w¨d
 (
FIL
* 
Â
, 
UINT
(*
func
)(c⁄° 
BYTE
*,UINT), UINT 
btf
, UINT* 
bf
);

229 
FRESULT
 
f_mkfs
 (
BYTE
 
vﬁ
, BYTE 
sfd
, 
UINT
 
au
);

230 
FRESULT
 
f_fdisk
 (
BYTE
 
pdrv
, c⁄° 
DWORD
 
szt
[], * 
w‹k
);

231 
f_putc
 (
TCHAR
 
c
, 
FIL
* 
Â
);

232 
f_puts
 (c⁄° 
TCHAR
* 
°r
, 
FIL
* 
˝
);

233 
f_¥ötf
 (
FIL
* 
Â
, c⁄° 
TCHAR
* 
°r
, ...);

234 
TCHAR
* 
f_gës
 (TCHAR* 
buff
, 
Àn
, 
FIL
* 
Â
);

236 
	#f_eof
(
Â
Ë(((Â)->
Âå
 =(Â)->
fsize
Ë? 1 : 0)

	)

237 
	#f_îr‹
(
Â
Ë(((Â)->
Êag
 & 
FA__ERROR
Ë? 1 : 0)

	)

238 
	#f_ãŒ
(
Â
Ë((Â)->
Âå
)

	)

239 
	#f_size
(
Â
Ë((Â)->
fsize
)

	)

241 #i‚de‡
EOF


242 
	#EOF
 (-1)

	)

252 #i‡!
_FS_READONLY


253 
DWORD
 
gë_Áâime
 ();

257 #i‡
_USE_LFN


258 
WCHAR
 
ff_c⁄vît
 (WCHAR 
chr
, 
UINT
 
dú
);

259 
WCHAR
 
ff_wtouµî
 (WCHAR 
chr
);

260 #i‡
_USE_LFN
 == 3

261 * 
ff_memÆloc
 (
UINT
 
msize
);

262 
ff_mem‰ì
 (* 
mblock
);

267 #i‡
_FS_REENTRANT


268 
ff_¸e_syncobj
 (
BYTE
 
vﬁ
, 
_SYNC_t
* 
sobj
);

269 
ff_ªq_gø¡
 (
_SYNC_t
 
sobj
);

270 
ff_ªl_gø¡
 (
_SYNC_t
 
sobj
);

271 
ff_dñ_syncobj
 (
_SYNC_t
 
sobj
);

283 
	#FA_READ
 0x01

	)

284 
	#FA_OPEN_EXISTING
 0x00

	)

285 
	#FA__ERROR
 0x80

	)

287 #i‡!
_FS_READONLY


288 
	#FA_WRITE
 0x02

	)

289 
	#FA_CREATE_NEW
 0x04

	)

290 
	#FA_CREATE_ALWAYS
 0x08

	)

291 
	#FA_OPEN_ALWAYS
 0x10

	)

292 
	#FA__WRITTEN
 0x20

	)

293 
	#FA__DIRTY
 0x40

	)

299 
	#FS_FAT12
 1

	)

300 
	#FS_FAT16
 2

	)

301 
	#FS_FAT32
 3

	)

306 
	#AM_RDO
 0x01

	)

307 
	#AM_HID
 0x02

	)

308 
	#AM_SYS
 0x04

	)

309 
	#AM_VOL
 0x08

	)

310 
	#AM_LFN
 0x0F

	)

311 
	#AM_DIR
 0x10

	)

312 
	#AM_ARC
 0x20

	)

313 
	#AM_MASK
 0x3F

	)

317 
	#CREATE_LINKMAP
 0xFFFFFFFF

	)

324 #i‡
_WORD_ACCESS
 == 1

325 
	#LD_WORD
(
±r
Ë(
WORD
)(*(WORD*)(
BYTE
*)’å))

	)

326 
	#LD_DWORD
(
±r
Ë(
DWORD
)(*(DWORD*)(
BYTE
*)’å))

	)

327 
	#ST_WORD
(
±r
,
vÆ
Ë*(
WORD
*)(
BYTE
*)’å)=(WORD)(vÆ)

	)

328 
	#ST_DWORD
(
±r
,
vÆ
Ë*(
DWORD
*)(
BYTE
*)’å)=(DWORD)(vÆ)

	)

330 
	#LD_WORD
(
±r
Ë(
WORD
)(((WORD)*((
BYTE
*)’å)+1)<<8)|(WORD)*(BYTE*)’å))

	)

331 
	#LD_DWORD
(
±r
Ë(
DWORD
)(((DWORD)*((
BYTE
*)’å)+3)<<24)|((DWORD)*((BYTE*)’å)+2)<<16)|((
WORD
)*((BYTE*)’å)+1)<<8)|*(BYTE*)’å))

	)

332 
	#ST_WORD
(
±r
,
vÆ
Ë*(
BYTE
*)’å)=(BYTE)(vÆ); *((BYTE*)’å)+1)=(BYTE)((
WORD
)(vÆ)>>8)

	)

333 
	#ST_DWORD
(
±r
,
vÆ
Ë*(
BYTE
*)’å)=(BYTE)(vÆ); *((BYTE*)’å)+1)=(BYTE)((
WORD
)(vÆ)>>8); *((BYTE*)’å)+2)=(BYTE)((
DWORD
)(vÆ)>>16); *((BYTE*)’å)+3)=(BYTE)((DWORD)(vÆ)>>24)

	)

336 #ifde‡
__˝lu•lus


	@Utilities/Third_Party/fat_fs/inc/integer.h

5 #i‚de‡
_INTEGER


6 
	#_INTEGER


	)

8 #ifde‡
_WIN32


10 
	~<wödows.h
>

11 
	~<tch¨.h
>

16 
	tINT
;

17 
	tUINT
;

20 
	tCHAR
;

21 
	tUCHAR
;

22 
	tBYTE
;

25 
	tSHORT
;

26 
	tUSHORT
;

27 
	tWORD
;

28 
	tWCHAR
;

31 
	tLONG
;

32 
	tULONG
;

33 
	tDWORD
;

	@Utilities/Third_Party/fat_fs/src/diskio.c

8 
	~"diskio.h
"

13 
	#ATA
 0

	)

14 
	#MMC
 1

	)

15 
	#USB
 2

	)

22 
DSTATUS
 
	$disk_öôülize
 (
BYTE
 
drv
)

24 
DSTATUS
 
°©
 = 
STA_NOINIT
;

26 if(
	`HCD_IsDevi˚C⁄√˘ed
(&
USB_OTG_C‹e_dev
))

28 
°©
 &~
STA_NOINIT
;

31  
°©
;

33 
	}
}

40 
DSTATUS
 
	$disk_°©us
 (

41 
BYTE
 
drv


44 
DSTATUS
 
°©
;

45 
ªsu…
;

47 
drv
) {

48 
ATA
 :

49 
ªsu…
 = 
	`ATA_disk_°©us
();

52  
°©
;

54 
MMC
 :

55 
ªsu…
 = 
	`MMC_disk_°©us
();

58  
°©
;

60 
USB
 :

61 
ªsu…
 = 
	`USB_disk_°©us
();

64  
°©
;

66  
STA_NOINIT
;

67 
	}
}

74 
DRESULT
 
	$disk_ªad
 (

75 
BYTE
 
drv
,

76 
BYTE
 *
buff
,

77 
DWORD
 
£˘‹
,

78 
BYTE
 
cou¡


81 
DRESULT
 
ªs
;

82 
ªsu…
;

84 
drv
) {

85 
ATA
 :

86 
ªsu…
 = 
	`ATA_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

89  
ªs
;

91 
MMC
 :

92 
ªsu…
 = 
	`MMC_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

95  
ªs
;

97 
USB
 :

98 
ªsu…
 = 
	`USB_disk_ªad
(
buff
, 
£˘‹
, 
cou¡
);

101  
ªs
;

103  
RES_PARERR
;

104 
	}
}

111 #i‡
_READONLY
 == 0

112 
DRESULT
 
	$disk_wrôe
 (

113 
BYTE
 
drv
,

114 c⁄° 
BYTE
 *
buff
,

115 
DWORD
 
£˘‹
,

116 
BYTE
 
cou¡


119 
DRESULT
 
ªs
;

120 
ªsu…
;

122 
drv
) {

123 
ATA
 :

124 
ªsu…
 = 
	`ATA_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

127  
ªs
;

129 
MMC
 :

130 
ªsu…
 = 
	`MMC_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

133  
ªs
;

135 
USB
 :

136 
ªsu…
 = 
	`USB_disk_wrôe
(
buff
, 
£˘‹
, 
cou¡
);

139  
ªs
;

141  
RES_PARERR
;

142 
	}
}

150 
DRESULT
 
	$disk_io˘l
 (

151 
BYTE
 
drv
,

152 
BYTE
 
˘æ
,

153 *
buff


156 
DRESULT
 
ªs
;

157 
ªsu…
;

159 
drv
) {

160 
ATA
 :

163 
ªsu…
 = 
	`ATA_disk_io˘l
(
˘æ
, 
buff
);

166  
ªs
;

168 
MMC
 :

171 
ªsu…
 = 
	`MMC_disk_io˘l
(
˘æ
, 
buff
);

174  
ªs
;

176 
USB
 :

179 
ªsu…
 = 
	`USB_disk_io˘l
(
˘æ
, 
buff
);

182  
ªs
;

184  
RES_PARERR
;

185 
	}
}

	@Utilities/Third_Party/fat_fs/src/ff.c

99 
	~"ff.h
"

100 
	~"diskio.h
"

109 #i‡
_FATFS
 != 82786

110 #îr‹ 
Wr⁄g
 
ö˛ude
 
fûe
 (
ff
.
h
).

115 #i‡
_MAX_SS
 != 512 && _MAX_SS != 1024 && _MAX_SS != 2048 && _MAX_SS != 4096

116 #îr‹ 
Wr⁄g
 
£˘‹
 
size
.

118 #i‡
_MAX_SS
 != 512

119 
	#SS
(
fs
Ë((fs)->
ssize
Ë

	)

121 
	#SS
(
fs
Ë512U

	)

126 #i‡
_FS_REENTRANT


127 #i‡
_USE_LFN
 == 1

128 #îr‹ 
Sètic
 
LFN
 
w‹k
 
¨ó
 
mu°
 
nŸ
 
be
 
u£d
 
ö
 
ª
-
íå™t
 
c⁄figuøti⁄
.

130 
	#ENTER_FF
(
fs
Ë{ i‡(!
	`lock_fs
(fs)Ë 
FR_TIMEOUT
; }

	)

131 
	#LEAVE_FF
(
fs
, 
ªs
Ë{ 
	`u∆ock_fs
(fs,Ñes); Ñes; }

	)

133 
	#ENTER_FF
(
fs
)

	)

134 
	#LEAVE_FF
(
fs
, 
ªs
Ë 
	)
res

137 
	#ABORT
(
fs
, 
ªs
Ë{ 
Â
->
Êag
 |
FA__ERROR
; 
	`LEAVE_FF
(fs,Ñes); }

	)

141 #i‡
_FS_LOCK


142 #i‡
_FS_READONLY


143 #îr‹ 
_FS_LOCK
 
mu°
 
be
 0 
⁄
 
ªad
-
⁄ly
 
cfg
.

146 
FATFS
 *
	mfs
;

147 
DWORD
 
	m˛u
;

148 
WORD
 
	midx
;

149 
WORD
 
	m˘r
;

150 } 
	tFILESEM
;

157 #i‡
_CODE_PAGE
 == 932

158 
	#_DF1S
 0x81

	)

159 
	#_DF1E
 0x9F

	)

160 
	#_DF2S
 0xE0

	)

161 
	#_DF2E
 0xFC

	)

162 
	#_DS1S
 0x40

	)

163 
	#_DS1E
 0x7E

	)

164 
	#_DS2S
 0x80

	)

165 
	#_DS2E
 0xFC

	)

167 #ñi‡
_CODE_PAGE
 == 936

168 
	#_DF1S
 0x81

	)

169 
	#_DF1E
 0xFE

	)

170 
	#_DS1S
 0x40

	)

171 
	#_DS1E
 0x7E

	)

172 
	#_DS2S
 0x80

	)

173 
	#_DS2E
 0xFE

	)

175 #ñi‡
_CODE_PAGE
 == 949

176 
	#_DF1S
 0x81

	)

177 
	#_DF1E
 0xFE

	)

178 
	#_DS1S
 0x41

	)

179 
	#_DS1E
 0x5A

	)

180 
	#_DS2S
 0x61

	)

181 
	#_DS2E
 0x7A

	)

182 
	#_DS3S
 0x81

	)

183 
	#_DS3E
 0xFE

	)

185 #ñi‡
_CODE_PAGE
 == 950

186 
	#_DF1S
 0x81

	)

187 
	#_DF1E
 0xFE

	)

188 
	#_DS1S
 0x40

	)

189 
	#_DS1E
 0x7E

	)

190 
	#_DS2S
 0xA1

	)

191 
	#_DS2E
 0xFE

	)

193 #ñi‡
_CODE_PAGE
 == 437

194 
	#_DF1S
 0

	)

195 
	#_EXCVT
 {0x80,0x9A,0x90,0x41,0x8E,0x41,0x8F,0x80,0x45,0x45,0x45,0x49,0x49,0x49,0x8E,0x8F,0x90,0x92,0x92,0x4F,0x99,0x4F,0x55,0x55,0x59,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

200 #ñi‡
_CODE_PAGE
 == 720

201 
	#_DF1S
 0

	)

202 
	#_EXCVT
 {0x80,0x81,0x45,0x41,0x84,0x41,0x86,0x43,0x45,0x45,0x45,0x49,0x49,0x8D,0x8E,0x8F,0x90,0x92,0x92,0x93,0x94,0x95,0x49,0x49,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

207 #ñi‡
_CODE_PAGE
 == 737

208 
	#_DF1S
 0

	)

209 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x92,0x92,0x93,0x94,0x95,0x96,0x97,0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87, \

	)

214 #ñi‡
_CODE_PAGE
 == 775

215 
	#_DF1S
 0

	)

216 
	#_EXCVT
 {0x80,0x9A,0x91,0xA0,0x8E,0x95,0x8F,0x80,0xAD,0xED,0x8A,0x8A,0xA1,0x8D,0x8E,0x8F,0x90,0x92,0x92,0xE2,0x99,0x95,0x96,0x97,0x97,0x99,0x9A,0x9D,0x9C,0x9D,0x9E,0x9F, \

	)

221 #ñi‡
_CODE_PAGE
 == 850

222 
	#_DF1S
 0

	)

223 
	#_EXCVT
 {0x80,0x9A,0x90,0xB6,0x8E,0xB7,0x8F,0x80,0xD2,0xD3,0xD4,0xD8,0xD7,0xDE,0x8E,0x8F,0x90,0x92,0x92,0xE2,0x99,0xE3,0xEA,0xEB,0x59,0x99,0x9A,0x9D,0x9C,0x9D,0x9E,0x9F, \

	)

228 #ñi‡
_CODE_PAGE
 == 852

229 
	#_DF1S
 0

	)

230 
	#_EXCVT
 {0x80,0x9A,0x90,0xB6,0x8E,0xDE,0x8F,0x80,0x9D,0xD3,0x8A,0x8A,0xD7,0x8D,0x8E,0x8F,0x90,0x91,0x91,0xE2,0x99,0x95,0x95,0x97,0x97,0x99,0x9A,0x9B,0x9B,0x9D,0x9E,0x9F, \

	)

235 #ñi‡
_CODE_PAGE
 == 855

236 
	#_DF1S
 0

	)

237 
	#_EXCVT
 {0x81,0x81,0x83,0x83,0x85,0x85,0x87,0x87,0x89,0x89,0x8B,0x8B,0x8D,0x8D,0x8F,0x8F,0x91,0x91,0x93,0x93,0x95,0x95,0x97,0x97,0x99,0x99,0x9B,0x9B,0x9D,0x9D,0x9F,0x9F, \

	)

242 #ñi‡
_CODE_PAGE
 == 857

243 
	#_DF1S
 0

	)

244 
	#_EXCVT
 {0x80,0x9A,0x90,0xB6,0x8E,0xB7,0x8F,0x80,0xD2,0xD3,0xD4,0xD8,0xD7,0x98,0x8E,0x8F,0x90,0x92,0x92,0xE2,0x99,0xE3,0xEA,0xEB,0x98,0x99,0x9A,0x9D,0x9C,0x9D,0x9E,0x9E, \

	)

249 #ñi‡
_CODE_PAGE
 == 858

250 
	#_DF1S
 0

	)

251 
	#_EXCVT
 {0x80,0x9A,0x90,0xB6,0x8E,0xB7,0x8F,0x80,0xD2,0xD3,0xD4,0xD8,0xD7,0xDE,0x8E,0x8F,0x90,0x92,0x92,0xE2,0x99,0xE3,0xEA,0xEB,0x59,0x99,0x9A,0x9D,0x9C,0x9D,0x9E,0x9F, \

	)

256 #ñi‡
_CODE_PAGE
 == 862

257 
	#_DF1S
 0

	)

258 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

263 #ñi‡
_CODE_PAGE
 == 866

264 
	#_DF1S
 0

	)

265 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

270 #ñi‡
_CODE_PAGE
 == 874

271 
	#_DF1S
 0

	)

272 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

277 #ñi‡
_CODE_PAGE
 == 1250

278 
	#_DF1S
 0

	)

279 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x8A,0x9B,0x8C,0x8D,0x8E,0x8F, \

	)

284 #ñi‡
_CODE_PAGE
 == 1251

285 
	#_DF1S
 0

	)

286 
	#_EXCVT
 {0x80,0x81,0x82,0x82,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x80,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x8A,0x9B,0x8C,0x8D,0x8E,0x8F, \

	)

291 #ñi‡
_CODE_PAGE
 == 1252

292 
	#_DF1S
 0

	)

293 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0xAd,0x9B,0x8C,0x9D,0xAE,0x9F, \

	)

298 #ñi‡
_CODE_PAGE
 == 1253

299 
	#_DF1S
 0

	)

300 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

305 #ñi‡
_CODE_PAGE
 == 1254

306 
	#_DF1S
 0

	)

307 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x8A,0x9B,0x8C,0x9D,0x9E,0x9F, \

	)

312 #ñi‡
_CODE_PAGE
 == 1255

313 
	#_DF1S
 0

	)

314 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

319 #ñi‡
_CODE_PAGE
 == 1256

320 
	#_DF1S
 0

	)

321 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x8C,0x9D,0x9E,0x9F, \

	)

326 #ñi‡
_CODE_PAGE
 == 1257

327 
	#_DF1S
 0

	)

328 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0x9C,0x9D,0x9E,0x9F, \

	)

333 #ñi‡
_CODE_PAGE
 == 1258

334 
	#_DF1S
 0

	)

335 
	#_EXCVT
 {0x80,0x81,0x82,0x83,0x84,0x85,0x86,0x87,0x88,0x89,0x8A,0x8B,0x8C,0x8D,0x8E,0x8F,0x90,0x91,0x92,0x93,0x94,0x95,0x96,0x97,0x98,0x99,0x9A,0x9B,0xAC,0x9D,0x9E,0x9F, \

	)

340 #ñi‡
_CODE_PAGE
 == 1

341 #i‡
_USE_LFN


342 #îr‹ 
C™nŸ
 
u£
 
LFN
 
„©uª
 
wôhout
 
vÆid
 
code
 
∑ge
.

344 
	#_DF1S
 0

	)

347 #îr‹ 
Unknown
 
code
 
∑ge


353 
	#IsUµî
(
c
Ë(((c)>='A')&&((c)<='Z'))

	)

354 
	#IsLowî
(
c
Ë(((c)>='a')&&((c)<='z'))

	)

355 
	#IsDigô
(
c
Ë(((c)>='0')&&((c)<='9'))

	)

357 #i‡
_DF1S


359 #ifde‡
_DF2S


360 
	#IsDBCS1
(
c
Ë(((
BYTE
)(cË>
_DF1S
 && (BYTE)(cË<
_DF1E
Ë|| ((BYTE)(cË>
_DF2S
 && (BYTE)(cË<
_DF2E
))

	)

362 
	#IsDBCS1
(
c
Ë((
BYTE
)(cË>
_DF1S
 && (BYTE)(cË<
_DF1E
)

	)

365 #ifde‡
_DS3S


366 
	#IsDBCS2
(
c
Ë(((
BYTE
)(cË>
_DS1S
 && (BYTE)(cË<
_DS1E
Ë|| ((BYTE)(cË>
_DS2S
 && (BYTE)(cË<
_DS2E
Ë|| ((BYTE)(cË>
_DS3S
 && (BYTE)(cË<
_DS3E
))

	)

368 
	#IsDBCS2
(
c
Ë(((
BYTE
)(cË>
_DS1S
 && (BYTE)(cË<
_DS1E
Ë|| ((BYTE)(cË>
_DS2S
 && (BYTE)(cË<
_DS2E
))

	)

373 
	#IsDBCS1
(
c
Ë0

	)

374 
	#IsDBCS2
(
c
Ë0

	)

380 
	#NS
 11

	)

381 
	#NS_LOSS
 0x01

	)

382 
	#NS_LFN
 0x02

	)

383 
	#NS_LAST
 0x04

	)

384 
	#NS_BODY
 0x08

	)

385 
	#NS_EXT
 0x10

	)

386 
	#NS_DOT
 0x20

	)

391 
	#MIN_FAT16
 4086

	)

392 
	#MIN_FAT32
 65526

	)

399 
	#BS_jmpBoŸ
 0

	)

400 
	#BS_OEMName
 3

	)

401 
	#BPB_BytsPîSec
 11

	)

402 
	#BPB_SecPîClus
 13

	)

403 
	#BPB_RsvdSecC¡
 14

	)

404 
	#BPB_NumFATs
 16

	)

405 
	#BPB_RoŸE¡C¡
 17

	)

406 
	#BPB_TŸSec16
 19

	)

407 
	#BPB_Medü
 21

	)

408 
	#BPB_FATSz16
 22

	)

409 
	#BPB_SecPîTrk
 24

	)

410 
	#BPB_NumHóds
 26

	)

411 
	#BPB_HiddSec
 28

	)

412 
	#BPB_TŸSec32
 32

	)

413 
	#BS_DrvNum
 36

	)

414 
	#BS_BoŸSig
 38

	)

415 
	#BS_VﬁID
 39

	)

416 
	#BS_VﬁLab
 43

	)

417 
	#BS_FûSysTy≥
 54

	)

418 
	#BPB_FATSz32
 36

	)

419 
	#BPB_ExtFœgs
 40

	)

420 
	#BPB_FSVî
 42

	)

421 
	#BPB_RoŸClus
 44

	)

422 
	#BPB_FSInfo
 48

	)

423 
	#BPB_BkBoŸSec
 50

	)

424 
	#BS_DrvNum32
 64

	)

425 
	#BS_BoŸSig32
 66

	)

426 
	#BS_VﬁID32
 67

	)

427 
	#BS_VﬁLab32
 71

	)

428 
	#BS_FûSysTy≥32
 82

	)

429 
	#FSI_LódSig
 0

	)

430 
	#FSI_SåucSig
 484

	)

431 
	#FSI_Fªe_Cou¡
 488

	)

432 
	#FSI_Nxt_Fªe
 492

	)

433 
	#MBR_TabÀ
 446

	)

434 
	#SZ_PTE
 16

	)

435 
	#BS_55AA
 510

	)

437 
	#DIR_Name
 0

	)

438 
	#DIR_Aâr
 11

	)

439 
	#DIR_NTªs
 12

	)

440 
	#DIR_CπTimeTíth
 13

	)

441 
	#DIR_CπTime
 14

	)

442 
	#DIR_CπD©e
 16

	)

443 
	#DIR_L°AccD©e
 18

	)

444 
	#DIR_F°ClusHI
 20

	)

445 
	#DIR_WπTime
 22

	)

446 
	#DIR_WπD©e
 24

	)

447 
	#DIR_F°ClusLO
 26

	)

448 
	#DIR_FûeSize
 28

	)

449 
	#LDIR_Ord
 0

	)

450 
	#LDIR_Aâr
 11

	)

451 
	#LDIR_Ty≥
 12

	)

452 
	#LDIR_Chksum
 13

	)

453 
	#LDIR_F°ClusLO
 26

	)

454 
	#SZ_DIR
 32

	)

455 
	#LLE
 0x40

	)

456 
	#DDE
 0xE5

	)

457 
	#NDDE
 0x05

	)

468 #i‡
_VOLUMES


470 
FATFS
 *
	gF©Fs
[
_VOLUMES
];

472 #îr‹ 
Numbî
 
of
 
vﬁumes
 
mu°
 
nŸ
 
be
 0.

476 
WORD
 
	gFsid
;

478 #i‡
_FS_RPATH


480 
BYTE
 
	gCuºVﬁ
;

483 #i‡
_FS_LOCK


485 
FILESEM
 
	gFûes
[
_FS_LOCK
];

488 #i‡
_USE_LFN
 == 0

489 
	#DEF_NAMEBUF
 
BYTE
 
s‚
[12]

	)

490 
	#INIT_BUF
(
dobj
Ë(dobj).
‚
 = 
s‚


	)

491 
	#FREE_BUF
()

	)

493 #ñi‡
_USE_LFN
 == 1

494 
WCHAR
 
	gL‚Buf
[
_MAX_LFN
+1];

495 
	#DEF_NAMEBUF
 
BYTE
 
s‚
[12]

	)

496 
	#INIT_BUF
(
dobj
Ë{ (dobj).
‚
 = 
s‚
; (dobj).
l‚
 = 
L‚Buf
; }

	)

497 
	#FREE_BUF
()

	)

499 #ñi‡
_USE_LFN
 == 2

500 
	#DEF_NAMEBUF
 
BYTE
 
s‚
[12]; 
WCHAR
 
lbuf
[
_MAX_LFN
+1]

	)

501 
	#INIT_BUF
(
dobj
Ë{ (dobj).
‚
 = 
s‚
; (dobj).
l‚
 = 
lbuf
; }

	)

502 
	#FREE_BUF
()

	)

504 #ñi‡
_USE_LFN
 == 3

505 
	#DEF_NAMEBUF
 
BYTE
 
s‚
[12]; 
WCHAR
 *
l‚


	)

506 
	#INIT_BUF
(
dobj
Ë{ 
l‚
 = 
	`ff_memÆloc
((
_MAX_LFN
 + 1Ë* 2); \

	)

507 i‡(!
	gl‚
Ë
LEAVE_FF
((
dobj
).
fs
, 
FR_NOT_ENOUGH_CORE
); \

508 (
	gdobj
).
	gl‚
 = 
l‚
; (dobj).
	g‚
 = 
s‚
; }

509 
	#FREE_BUF
(Ë
	`ff_mem‰ì
(
l‚
)

	)

512 #îr‹ 
Wr⁄g
 
LFN
 
c⁄figuøti⁄
.

516 #ifde‡
_EXCVT


518 c⁄° 
BYTE
 
	gExCvt
[] = 
_EXCVT
;

539 
	$mem_˝y
 (* 
d°
, c⁄° * 
§c
, 
UINT
 
˙t
) {

540 
BYTE
 *
d
 = (BYTE*)
d°
;

541 c⁄° 
BYTE
 *
s
 = (c⁄° BYTE*)
§c
;

543 #i‡
_WORD_ACCESS
 == 1

544 
˙t
 >=  ()) {

545 *(*)
d
 = *(*)
s
;

546 
d
 + (); 
s
 +=  ();

547 
˙t
 -=  ();

550 
˙t
--)

551 *
d
++ = *
s
++;

552 
	}
}

556 
	$mem_£t
 (* 
d°
, 
vÆ
, 
UINT
 
˙t
) {

557 
BYTE
 *
d
 = (BYTE*)
d°
;

559 
˙t
--)

560 *
d
++ = (
BYTE
)
vÆ
;

561 
	}
}

565 
	$mem_cmp
 (c⁄° * 
d°
, c⁄° * 
§c
, 
UINT
 
˙t
) {

566 c⁄° 
BYTE
 *
d
 = (c⁄° BYTE *)
d°
, *
s
 = (c⁄° BYTE *)
§c
;

567 
r
 = 0;

569 
˙t
-- && (
r
 = *
d
++ - *
s
++) == 0) ;

570  
r
;

571 
	}
}

575 
	$chk_chr
 (c⁄° * 
°r
, 
chr
) {

576 *
°r
 && *°∏!
chr
) str++;

577  *
°r
;

578 
	}
}

585 #i‡
_FS_REENTRANT


588 
	$lock_fs
 (

589 
FATFS
 *
fs


592  
	`ff_ªq_gø¡
(
fs
->
sobj
);

593 
	}
}

597 
	$u∆ock_fs
 (

598 
FATFS
 *
fs
,

599 
FRESULT
 
ªs


602 i‡(
fs
 &&

603 
ªs
 !
FR_NOT_ENABLED
 &&

604 
ªs
 !
FR_INVALID_DRIVE
 &&

605 
ªs
 !
FR_INVALID_OBJECT
 &&

606 
ªs
 !
FR_TIMEOUT
) {

607 
	`ff_ªl_gø¡
(
fs
->
sobj
);

609 
	}
}

617 #i‡
_FS_LOCK


620 
FRESULT
 
	$chk_lock
 (

621 
DIR
* 
dj
,

622 
acc


625 
UINT
 
i
, 
be
;

628 
i
 = 
be
 = 0; i < 
_FS_LOCK
; i++) {

629 i‡(
Fûes
[
i
].
fs
) {

630 i‡(
Fûes
[
i
].
fs
 =
dj
->fs &&

631 
Fûes
[
i
].
˛u
 =
dj
->
s˛u°
 &&

632 
Fûes
[
i
].
idx
 =
dj
->
ödex
) ;

634 
be
++;

637 i‡(
i
 =
_FS_LOCK
)

638  (
be
 || 
acc
 =2Ë? 
FR_OK
 : 
FR_TOO_MANY_OPEN_FILES
;

641  (
acc
 || 
Fûes
[
i
].
˘r
 =0x100Ë? 
FR_LOCKED
 : 
FR_OK
;

642 
	}
}

646 
	$íq_lock
 ()

648 
UINT
 
i
;

650 
i
 = 0; i < 
_FS_LOCK
 && 
Fûes
[i].
fs
; i++) ;

651  (
i
 =
_FS_LOCK
) ? 0 : 1;

652 
	}
}

656 
UINT
 
	$öc_lock
 (

657 
DIR
* 
dj
,

658 
acc


661 
UINT
 
i
;

664 
i
 = 0; i < 
_FS_LOCK
; i++) {

665 i‡(
Fûes
[
i
].
fs
 =
dj
->fs &&

666 
Fûes
[
i
].
˛u
 =
dj
->
s˛u°
 &&

667 
Fûes
[
i
].
idx
 =
dj
->
ödex
) ;

670 i‡(
i
 =
_FS_LOCK
) {

671 
i
 = 0; i < 
_FS_LOCK
 && 
Fûes
[i].
fs
; i++) ;

672 i‡(
i
 =
_FS_LOCK
)  0;

673 
Fûes
[
i
].
fs
 = 
dj
->fs;

674 
Fûes
[
i
].
˛u
 = 
dj
->
s˛u°
;

675 
Fûes
[
i
].
idx
 = 
dj
->
ödex
;

676 
Fûes
[
i
].
˘r
 = 0;

679 i‡(
acc
 && 
Fûes
[
i
].
˘r
)  0;

681 
Fûes
[
i
].
˘r
 = 
acc
 ? 0x100 : Files[i].ctr + 1;

683  
i
 + 1;

684 
	}
}

688 
FRESULT
 
	$dec_lock
 (

689 
UINT
 
i


692 
WORD
 
n
;

693 
FRESULT
 
ªs
;

696 i‡(--
i
 < 
_FS_LOCK
) {

697 
n
 = 
Fûes
[
i
].
˘r
;

698 i‡(
n
 == 0x100)Ç = 0;

699 i‡(
n
)Ç--;

700 
Fûes
[
i
].
˘r
 = 
n
;

701 i‡(!
n
Ë
Fûes
[
i
].
fs
 = 0;

702 
ªs
 = 
FR_OK
;

704 
ªs
 = 
FR_INT_ERR
;

706  
ªs
;

707 
	}
}

711 
	$˛ór_lock
 (

712 
FATFS
 *
fs


715 
UINT
 
i
;

717 
i
 = 0; i < 
_FS_LOCK
; i++) {

718 i‡(
Fûes
[
i
].
fs
 == fs) Files[i].fs = 0;

720 
	}
}

730 #i‡!
_FS_READONLY


732 
FRESULT
 
	$sync_wödow
 (

733 
FATFS
 *
fs


736 
DWORD
 
w£˘
;

737 
UINT
 
nf
;

740 i‡(
fs
->
wÊag
) {

741 
w£˘
 = 
fs
->
wö£˘
;

742 i‡(
	`disk_wrôe
(
fs
->
drv
, fs->
wö
, 
w£˘
, 1Ë!
RES_OK
)

743  
FR_DISK_ERR
;

744 
fs
->
wÊag
 = 0;

745 i‡(
w£˘
 >
fs
->
Átba£
 && w£˘ < (fs->Átba£ + fs->
fsize
)) {

746 
nf
 = 
fs
->
n_Áts
;Çf >= 2;Çf--) {

747 
w£˘
 +
fs
->
fsize
;

748 
	`disk_wrôe
(
fs
->
drv
, fs->
wö
, 
w£˘
, 1);

752  
FR_OK
;

753 
	}
}

758 
FRESULT
 
	$move_wödow
 (

759 
FATFS
 *
fs
,

760 
DWORD
 
£˘‹


763 i‡(
£˘‹
 !
fs
->
wö£˘
) {

764 #i‡!
_FS_READONLY


765 i‡(
	`sync_wödow
(
fs
Ë!
FR_OK
)

766  
FR_DISK_ERR
;

768 i‡(
	`disk_ªad
(
fs
->
drv
, fs->
wö
, 
£˘‹
, 1Ë!
RES_OK
)

769  
FR_DISK_ERR
;

770 
fs
->
wö£˘
 = 
£˘‹
;

773  
FR_OK
;

774 
	}
}

782 #i‡!
_FS_READONLY


784 
FRESULT
 
	$sync_fs
 (

785 
FATFS
 *
fs


788 
FRESULT
 
ªs
;

791 
ªs
 = 
	`sync_wödow
(
fs
);

792 i‡(
ªs
 =
FR_OK
) {

794 i‡(
fs
->
fs_ty≥
 =
FS_FAT32
 && fs->
fsi_Êag
) {

795 
fs
->
wö£˘
 = 0;

797 
	`mem_£t
(
fs
->
wö
, 0, 512);

798 
	`ST_WORD
(
fs
->
wö
+
BS_55AA
, 0xAA55);

799 
	`ST_DWORD
(
fs
->
wö
+
FSI_LódSig
, 0x41615252);

800 
	`ST_DWORD
(
fs
->
wö
+
FSI_SåucSig
, 0x61417272);

801 
	`ST_DWORD
(
fs
->
wö
+
FSI_Fªe_Cou¡
, fs->
‰ì_˛u°
);

802 
	`ST_DWORD
(
fs
->
wö
+
FSI_Nxt_Fªe
, fs->
œ°_˛u°
);

804 
	`disk_wrôe
(
fs
->
drv
, fs->
wö
, fs->
fsi_£˘‹
, 1);

805 
fs
->
fsi_Êag
 = 0;

808 i‡(
	`disk_io˘l
(
fs
->
drv
, 
CTRL_SYNC
, 0Ë!
RES_OK
)

809 
ªs
 = 
FR_DISK_ERR
;

812  
ªs
;

813 
	}
}

824 
DWORD
 
	$˛u°2£˘
 (

825 
FATFS
 *
fs
,

826 
DWORD
 
˛°


829 
˛°
 -= 2;

830 i‡(
˛°
 >(
fs
->
n_Áã¡
 - 2))  0;

831  
˛°
 * 
fs
->
csize
 + fs->
d©aba£
;

832 
	}
}

842 
DWORD
 
	$gë_Át
 (

843 
FATFS
 *
fs
,

844 
DWORD
 
˛°


847 
UINT
 
wc
, 
bc
;

848 
BYTE
 *
p
;

851 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
)

854 
fs
->
fs_ty≥
) {

855 
FS_FAT12
 :

856 
bc
 = (
UINT
)
˛°
; bc += bc / 2;

857 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)))) ;

858 
wc
 = 
fs
->
wö
[
bc
 % 
	`SS
(fs)]; bc++;

859 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)))) ;

860 
wc
 |
fs
->
wö
[
bc
 % 
	`SS
(fs)] << 8;

861  (
˛°
 & 1Ë? (
wc
 >> 4) : (wc & 0xFFF);

863 
FS_FAT16
 :

864 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 2)))) ;

865 
p
 = &
fs
->
wö
[
˛°
 * 2 % 
	`SS
(fs)];

866  
	`LD_WORD
(
p
);

868 
FS_FAT32
 :

869 i‡(
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 4)))) ;

870 
p
 = &
fs
->
wö
[
˛°
 * 4 % 
	`SS
(fs)];

871  
	`LD_DWORD
(
p
) & 0x0FFFFFFF;

875 
	}
}

883 #i‡!
_FS_READONLY


885 
FRESULT
 
	$put_Át
 (

886 
FATFS
 *
fs
,

887 
DWORD
 
˛°
,

888 
DWORD
 
vÆ


891 
UINT
 
bc
;

892 
BYTE
 *
p
;

893 
FRESULT
 
ªs
;

896 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
) {

897 
ªs
 = 
FR_INT_ERR
;

900 
fs
->
fs_ty≥
) {

901 
FS_FAT12
 :

902 
bc
 = (
UINT
)
˛°
; bc += bc / 2;

903 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)));

904 i‡(
ªs
 !
FR_OK
) ;

905 
p
 = &
fs
->
wö
[
bc
 % 
	`SS
(fs)];

906 *
p
 = (
˛°
 & 1Ë? ((*∞& 0x0FË| ((
BYTE
)
vÆ
 << 4)) : (BYTE)val;

907 
bc
++;

908 
fs
->
wÊag
 = 1;

909 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
bc
 / 
	`SS
(fs)));

910 i‡(
ªs
 !
FR_OK
) ;

911 
p
 = &
fs
->
wö
[
bc
 % 
	`SS
(fs)];

912 *
p
 = (
˛°
 & 1Ë? (
BYTE
)(
vÆ
 >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));

915 
FS_FAT16
 :

916 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 2)));

917 i‡(
ªs
 !
FR_OK
) ;

918 
p
 = &
fs
->
wö
[
˛°
 * 2 % 
	`SS
(fs)];

919 
	`ST_WORD
(
p
, (
WORD
)
vÆ
);

922 
FS_FAT32
 :

923 
ªs
 = 
	`move_wödow
(
fs
, fs->
Átba£
 + (
˛°
 / (
	`SS
(fs) / 4)));

924 i‡(
ªs
 !
FR_OK
) ;

925 
p
 = &
fs
->
wö
[
˛°
 * 4 % 
	`SS
(fs)];

926 
vÆ
 |
	`LD_DWORD
(
p
) & 0xF0000000;

927 
	`ST_DWORD
(
p
, 
vÆ
);

931 
ªs
 = 
FR_INT_ERR
;

933 
fs
->
wÊag
 = 1;

936  
ªs
;

937 
	}
}

946 #i‡!
_FS_READONLY


948 
FRESULT
 
	$ªmove_chaö
 (

949 
FATFS
 *
fs
,

950 
DWORD
 
˛°


953 
FRESULT
 
ªs
;

954 
DWORD
 
nxt
;

955 #i‡
_USE_ERASE


956 
DWORD
 
s˛
 = 
˛°
, 
e˛
 = cl°, 
π
[2];

959 i‡(
˛°
 < 2 || cl° >
fs
->
n_Áã¡
) {

960 
ªs
 = 
FR_INT_ERR
;

963 
ªs
 = 
FR_OK
;

964 
˛°
 < 
fs
->
n_Áã¡
) {

965 
nxt
 = 
	`gë_Át
(
fs
, 
˛°
);

966 i‡(
nxt
 == 0) ;

967 i‡(
nxt
 =1Ë{ 
ªs
 = 
FR_INT_ERR
; ; }

968 i‡(
nxt
 =0xFFFFFFFFË{ 
ªs
 = 
FR_DISK_ERR
; ; }

969 
ªs
 = 
	`put_Át
(
fs
, 
˛°
, 0);

970 i‡(
ªs
 !
FR_OK
) ;

971 i‡(
fs
->
‰ì_˛u°
 != 0xFFFFFFFF) {

972 
fs
->
‰ì_˛u°
++;

973 
fs
->
fsi_Êag
 = 1;

975 #i‡
_USE_ERASE


976 i‡(
e˛
 + 1 =
nxt
) {

977 
e˛
 = 
nxt
;

979 
π
[0] = 
	`˛u°2£˘
(
fs
, 
s˛
);

980 
π
[1] = 
	`˛u°2£˘
(
fs
, 
e˛
Ë+ fs->
csize
 - 1;

981 
	`disk_io˘l
(
fs
->
drv
, 
CTRL_ERASE_SECTOR
, 
π
);

982 
s˛
 = 
e˛
 = 
nxt
;

985 
˛°
 = 
nxt
;

989  
ªs
;

990 
	}
}

999 #i‡!
_FS_READONLY


1001 
DWORD
 
	$¸óã_chaö
 (

1002 
FATFS
 *
fs
,

1003 
DWORD
 
˛°


1006 
DWORD
 
cs
, 
n˛
, 
s˛
;

1007 
FRESULT
 
ªs
;

1010 i‡(
˛°
 == 0) {

1011 
s˛
 = 
fs
->
œ°_˛u°
;

1012 i‡(!
s˛
 || s˛ >
fs
->
n_Áã¡
) scl = 1;

1015 
cs
 = 
	`gë_Át
(
fs
, 
˛°
);

1016 i‡(
cs
 < 2)  1;

1017 i‡(
cs
 < 
fs
->
n_Áã¡
)  cs;

1018 
s˛
 = 
˛°
;

1021 
n˛
 = 
s˛
;

1023 
n˛
++;

1024 i‡(
n˛
 >
fs
->
n_Áã¡
) {

1025 
n˛
 = 2;

1026 i‡(
n˛
 > 
s˛
)  0;

1028 
cs
 = 
	`gë_Át
(
fs
, 
n˛
);

1029 i‡(
cs
 == 0) ;

1030 i‡(
cs
 == 0xFFFFFFFF || cs == 1)

1031  
cs
;

1032 i‡(
n˛
 =
s˛
)  0;

1035 
ªs
 = 
	`put_Át
(
fs
, 
n˛
, 0x0FFFFFFF);

1036 i‡(
ªs
 =
FR_OK
 && 
˛°
 != 0) {

1037 
ªs
 = 
	`put_Át
(
fs
, 
˛°
, 
n˛
);

1039 i‡(
ªs
 =
FR_OK
) {

1040 
fs
->
œ°_˛u°
 = 
n˛
;

1041 i‡(
fs
->
‰ì_˛u°
 != 0xFFFFFFFF) {

1042 
fs
->
‰ì_˛u°
--;

1043 
fs
->
fsi_Êag
 = 1;

1046 
n˛
 = (
ªs
 =
FR_DISK_ERR
) ? 0xFFFFFFFF : 1;

1049  
n˛
;

1050 
	}
}

1059 #i‡
_USE_FASTSEEK


1061 
DWORD
 
	$˛mt_˛u°
 (

1062 
FIL
* 
Â
,

1063 
DWORD
 
ofs


1066 
DWORD
 
˛
, 
n˛
, *
tbl
;

1069 
tbl
 = 
Â
->
˛tbl
 + 1;

1070 
˛
 = 
ofs
 / 
	`SS
(
Â
->
fs
Ë/ fp->fs->
csize
;

1072 
n˛
 = *
tbl
++;

1073 i‡(!
n˛
)  0;

1074 i‡(
˛
 < 
n˛
) ;

1075 
˛
 -
n˛
; 
tbl
++;

1077  
˛
 + *
tbl
;

1078 
	}
}

1088 
FRESULT
 
	$dú_sdi
 (

1089 
DIR
 *
dj
,

1090 
WORD
 
idx


1093 
DWORD
 
˛°
;

1094 
WORD
 
ic
;

1097 
dj
->
ödex
 = 
idx
;

1098 
˛°
 = 
dj
->
s˛u°
;

1099 i‡(
˛°
 =1 || cl° >
dj
->
fs
->
n_Áã¡
)

1100  
FR_INT_ERR
;

1101 i‡(!
˛°
 && 
dj
->
fs
->
fs_ty≥
 =
FS_FAT32
)

1102 
˛°
 = 
dj
->
fs
->
dúba£
;

1104 i‡(
˛°
 == 0) {

1105 
dj
->
˛u°
 = 
˛°
;

1106 i‡(
idx
 >
dj
->
fs
->
n_roŸdú
)

1107  
FR_INT_ERR
;

1108 
dj
->
£˘
 = dj->
fs
->
dúba£
 + 
idx
 / (
	`SS
(dj->fsË/ 
SZ_DIR
);

1111 
ic
 = 
	`SS
(
dj
->
fs
Ë/ 
SZ_DIR
 * dj->fs->
csize
;

1112 
idx
 >
ic
) {

1113 
˛°
 = 
	`gë_Át
(
dj
->
fs
, clst);

1114 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1115 i‡(
˛°
 < 2 || cl° >
dj
->
fs
->
n_Áã¡
)

1116  
FR_INT_ERR
;

1117 
idx
 -
ic
;

1119 
dj
->
˛u°
 = 
˛°
;

1120 
dj
->
£˘
 = 
	`˛u°2£˘
(dj->
fs
, 
˛°
Ë+ 
idx
 / (
	`SS
(dj->fsË/ 
SZ_DIR
);

1123 
dj
->
dú
 = dj->
fs
->
wö
 + (
idx
 % (
	`SS
(dj->fsË/ 
SZ_DIR
)) * SZ_DIR;

1125  
FR_OK
;

1126 
	}
}

1136 
FRESULT
 
	$dú_√xt
 (

1137 
DIR
 *
dj
,

1138 
°ªtch


1141 
DWORD
 
˛°
;

1142 
WORD
 
i
;

1145 
°ªtch
 = stretch;

1146 
i
 = 
dj
->
ödex
 + 1;

1147 i‡(!
i
 || !
dj
->
£˘
)

1148  
FR_NO_FILE
;

1150 i‡(!(
i
 % (
	`SS
(
dj
->
fs
Ë/ 
SZ_DIR
))) {

1151 
dj
->
£˘
++;

1153 i‡(
dj
->
˛u°
 == 0) {

1154 i‡(
i
 >
dj
->
fs
->
n_roŸdú
)

1155  
FR_NO_FILE
;

1158 i‡(((
i
 / (
	`SS
(
dj
->
fs
Ë/ 
SZ_DIR
)Ë& (dj->fs->
csize
 - 1)) == 0) {

1159 
˛°
 = 
	`gë_Át
(
dj
->
fs
, dj->
˛u°
);

1160 i‡(
˛°
 <1Ë 
FR_INT_ERR
;

1161 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1162 i‡(
˛°
 >
dj
->
fs
->
n_Áã¡
) {

1163 #i‡!
_FS_READONLY


1164 
BYTE
 
c
;

1165 i‡(!
°ªtch
Ë 
FR_NO_FILE
;

1166 
˛°
 = 
	`¸óã_chaö
(
dj
->
fs
, dj->
˛u°
);

1167 i‡(
˛°
 =0Ë 
FR_DENIED
;

1168 i‡(
˛°
 =1Ë 
FR_INT_ERR
;

1169 i‡(
˛°
 =0xFFFFFFFFË 
FR_DISK_ERR
;

1171 i‡(
	`sync_wödow
(
dj
->
fs
)Ë 
FR_DISK_ERR
;

1172 
	`mem_£t
(
dj
->
fs
->
wö
, 0, 
	`SS
(dj->fs));

1173 
dj
->
fs
->
wö£˘
 = 
	`˛u°2£˘
(dj->fs, 
˛°
);

1174 
c
 = 0; c < 
dj
->
fs
->
csize
; c++) {

1175 
dj
->
fs
->
wÊag
 = 1;

1176 i‡(
	`sync_wödow
(
dj
->
fs
)Ë 
FR_DISK_ERR
;

1177 
dj
->
fs
->
wö£˘
++;

1179 
dj
->
fs
->
wö£˘
 -
c
;

1181  
FR_NO_FILE
;

1184 
dj
->
˛u°
 = 
˛°
;

1185 
dj
->
£˘
 = 
	`˛u°2£˘
(dj->
fs
, 
˛°
);

1190 
dj
->
ödex
 = 
i
;

1191 
dj
->
dú
 = dj->
fs
->
wö
 + (
i
 % (
	`SS
(dj->fsË/ 
SZ_DIR
)) * SZ_DIR;

1193  
FR_OK
;

1194 
	}
}

1203 #i‡!
_FS_READONLY


1205 
FRESULT
 
	$dú_Æloc
 (

1206 
DIR
* 
dj
,

1207 
UINT
 
√¡


1210 
FRESULT
 
ªs
;

1211 
UINT
 
n
;

1214 
ªs
 = 
	`dú_sdi
(
dj
, 0);

1215 i‡(
ªs
 =
FR_OK
) {

1216 
n
 = 0;

1218 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1219 i‡(
ªs
 !
FR_OK
) ;

1220 i‡(
dj
->
dú
[0] =
DDE
 || dj->dir[0] == 0) {

1221 i‡(++
n
 =
√¡
) ;

1223 
n
 = 0;

1225 
ªs
 = 
	`dú_√xt
(
dj
, 1);

1226 } 
ªs
 =
FR_OK
);

1228  
ªs
;

1229 
	}
}

1239 
DWORD
 
	$ld_˛u°
 (

1240 
FATFS
 *
fs
,

1241 
BYTE
 *
dú


1244 
DWORD
 
˛
;

1246 
˛
 = 
	`LD_WORD
(
dú
+
DIR_F°ClusLO
);

1247 i‡(
fs
->
fs_ty≥
 =
FS_FAT32
)

1248 
˛
 |(
DWORD
)
	`LD_WORD
(
dú
+
DIR_F°ClusHI
) << 16;

1250  
˛
;

1251 
	}
}

1254 #i‡!
_FS_READONLY


1256 
	$°_˛u°
 (

1257 
BYTE
 *
dú
,

1258 
DWORD
 
˛


1261 
	`ST_WORD
(
dú
+
DIR_F°ClusLO
, 
˛
);

1262 
	`ST_WORD
(
dú
+
DIR_F°ClusHI
, 
˛
 >> 16);

1263 
	}
}

1271 #i‡
_USE_LFN


1273 c⁄° 
BYTE
 
	gL‚Ofs
[] = {1,3,5,7,9,14,16,18,20,22,24,28,30};

1277 
	$cmp_l‚
 (

1278 
WCHAR
 *
l‚buf
,

1279 
BYTE
 *
dú


1282 
UINT
 
i
, 
s
;

1283 
WCHAR
 
wc
, 
uc
;

1286 
i
 = ((
dú
[
LDIR_Ord
] & ~
LLE
) - 1) * 13;

1287 
s
 = 0; 
wc
 = 1;

1289 
uc
 = 
	`LD_WORD
(
dú
+
L‚Ofs
[
s
]);

1290 i‡(
wc
) {

1291 
wc
 = 
	`ff_wtouµî
(
uc
);

1292 i‡(
i
 >
_MAX_LFN
 || 
wc
 !
	`ff_wtouµî
(
l‚buf
[i++]))

1295 i‡(
uc
 != 0xFFFF)  0;

1297 } ++
s
 < 13);

1299 i‡((
dú
[
LDIR_Ord
] & 
LLE
Ë&& 
wc
 && 
l‚buf
[
i
])

1303 
	}
}

1308 
	$pick_l‚
 (

1309 
WCHAR
 *
l‚buf
,

1310 
BYTE
 *
dú


1313 
UINT
 
i
, 
s
;

1314 
WCHAR
 
wc
, 
uc
;

1317 
i
 = ((
dú
[
LDIR_Ord
] & 0x3F) - 1) * 13;

1319 
s
 = 0; 
wc
 = 1;

1321 
uc
 = 
	`LD_WORD
(
dú
+
L‚Ofs
[
s
]);

1322 i‡(
wc
) {

1323 i‡(
i
 >
_MAX_LFN
)  0;

1324 
l‚buf
[
i
++] = 
wc
 = 
uc
;

1326 i‡(
uc
 != 0xFFFF)  0;

1328 } ++
s
 < 13);

1330 i‡(
dú
[
LDIR_Ord
] & 
LLE
) {

1331 i‡(
i
 >
_MAX_LFN
)  0;

1332 
l‚buf
[
i
] = 0;

1336 
	}
}

1339 #i‡!
_FS_READONLY


1341 
	$fô_l‚
 (

1342 c⁄° 
WCHAR
 *
l‚buf
,

1343 
BYTE
 *
dú
,

1344 
BYTE
 
‹d
,

1345 
BYTE
 
sum


1348 
UINT
 
i
, 
s
;

1349 
WCHAR
 
wc
;

1352 
dú
[
LDIR_Chksum
] = 
sum
;

1353 
dú
[
LDIR_Aâr
] = 
AM_LFN
;

1354 
dú
[
LDIR_Ty≥
] = 0;

1355 
	`ST_WORD
(
dú
+
LDIR_F°ClusLO
, 0);

1357 
i
 = (
‹d
 - 1) * 13;

1358 
s
 = 
wc
 = 0;

1360 i‡(
wc
 !0xFFFFËw¯
l‚buf
[
i
++];

1361 
	`ST_WORD
(
dú
+
L‚Ofs
[
s
], 
wc
);

1362 i‡(!
wc
) wc = 0xFFFF;

1363 } ++
s
 < 13);

1364 i‡(
wc
 =0xFFFF || !
l‚buf
[
i
]Ë
‹d
 |
LLE
;

1365 
dú
[
LDIR_Ord
] = 
‹d
;

1366 
	}
}

1376 #i‡
_USE_LFN


1377 
	$gí_num«me
 (

1378 
BYTE
 *
d°
,

1379 c⁄° 
BYTE
 *
§c
,

1380 c⁄° 
WCHAR
 *
l‚
,

1381 
WORD
 
£q


1384 
BYTE
 
ns
[8], 
c
;

1385 
UINT
 
i
, 
j
;

1388 
	`mem_˝y
(
d°
, 
§c
, 11);

1390 i‡(
£q
 > 5) {

1391 dÿ
£q
 = (£q >> 1Ë+ (£q << 15Ë+ (
WORD
)*
l‚
++; *lfn);

1395 
i
 = 7;

1397 
c
 = (
£q
 % 16) + '0';

1398 i‡(
c
 > '9') c += 7;

1399 
ns
[
i
--] = 
c
;

1400 
£q
 /= 16;

1401 } 
£q
);

1402 
ns
[
i
] = '~';

1405 
j
 = 0; j < 
i
 && 
d°
[j] != ' '; j++) {

1406 i‡(
	`IsDBCS1
(
d°
[
j
])) {

1407 i‡(
j
 =
i
 - 1) ;

1408 
j
++;

1412 
d°
[
j
++] = (
i
 < 8Ë? 
ns
[i++] : ' ';

1413 } 
j
 < 8);

1414 
	}
}

1423 #i‡
_USE_LFN


1425 
BYTE
 
	$sum_s‚
 (

1426 c⁄° 
BYTE
 *
dú


1429 
BYTE
 
sum
 = 0;

1430 
UINT
 
n
 = 11;

1432 dÿ
sum
 = (sum >> 1Ë+ (sum << 7Ë+ *
dú
++; --
n
);

1433  
sum
;

1434 
	}
}

1445 
FRESULT
 
	$dú_föd
 (

1446 
DIR
 *
dj


1449 
FRESULT
 
ªs
;

1450 
BYTE
 
c
, *
dú
;

1451 #i‡
_USE_LFN


1452 
BYTE
 
a
, 
‹d
, 
sum
;

1455 
ªs
 = 
	`dú_sdi
(
dj
, 0);

1456 i‡(
ªs
 !
FR_OK
) Ñes;

1458 #i‡
_USE_LFN


1459 
‹d
 = 
sum
 = 0xFF;

1462 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1463 i‡(
ªs
 !
FR_OK
) ;

1464 
dú
 = 
dj
->dir;

1465 
c
 = 
dú
[
DIR_Name
];

1466 i‡(
c
 =0Ë{ 
ªs
 = 
FR_NO_FILE
; ; }

1467 #i‡
_USE_LFN


1468 
a
 = 
dú
[
DIR_Aâr
] & 
AM_MASK
;

1469 i‡(
c
 =
DDE
 || ((
a
 & 
AM_VOL
Ë&&á !
AM_LFN
)) {

1470 
‹d
 = 0xFF;

1472 i‡(
a
 =
AM_LFN
) {

1473 i‡(
dj
->
l‚
) {

1474 i‡(
c
 & 
LLE
) {

1475 
sum
 = 
dú
[
LDIR_Chksum
];

1476 
c
 &~
LLE
; 
‹d
 = c;

1477 
dj
->
l‚_idx
 = dj->
ödex
;

1480 
‹d
 = (
c
 =‹d && 
sum
 =
dú
[
LDIR_Chksum
] && 
	`cmp_l‚
(
dj
->
l‚
, dir)) ? ord - 1 : 0xFF;

1483 i‡(!
‹d
 && 
sum
 =
	`sum_s‚
(
dú
)) ;

1484 
‹d
 = 0xFF; 
dj
->
l‚_idx
 = 0xFFFF;

1485 i‡(!(
dj
->
‚
[
NS
] & 
NS_LOSS
Ë&& !
	`mem_cmp
(
dú
, dj->fn, 11)) ;

1489 i‡(!(
dú
[
DIR_Aâr
] & 
AM_VOL
Ë&& !
	`mem_cmp
(dú, 
dj
->
‚
, 11))

1492 
ªs
 = 
	`dú_√xt
(
dj
, 0);

1493 } 
ªs
 =
FR_OK
);

1495  
ªs
;

1496 
	}
}

1504 #i‡
_FS_MINIMIZE
 <1 || 
_USE_LABEL
 || 
_FS_RPATH
 >= 2

1506 
FRESULT
 
	$dú_ªad
 (

1507 
DIR
 *
dj
,

1508 
vﬁ


1511 
FRESULT
 
ªs
;

1512 
BYTE
 
a
, 
c
, *
dú
;

1513 #i‡
_USE_LFN


1514 
BYTE
 
‹d
 = 0xFF, 
sum
 = 0xFF;

1517 
ªs
 = 
FR_NO_FILE
;

1518 
dj
->
£˘
) {

1519 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1520 i‡(
ªs
 !
FR_OK
) ;

1521 
dú
 = 
dj
->dir;

1522 
c
 = 
dú
[
DIR_Name
];

1523 i‡(
c
 =0Ë{ 
ªs
 = 
FR_NO_FILE
; ; }

1524 
a
 = 
dú
[
DIR_Aâr
] & 
AM_MASK
;

1525 #i‡
_USE_LFN


1526 i‡(
c
 =
DDE
 || (!
_FS_RPATH
 && c ='.'Ë|| (
a
 =
AM_VOL
Ë!
vﬁ
) {

1527 
‹d
 = 0xFF;

1529 i‡(
a
 =
AM_LFN
) {

1530 i‡(
c
 & 
LLE
) {

1531 
sum
 = 
dú
[
LDIR_Chksum
];

1532 
c
 &~
LLE
; 
‹d
 = c;

1533 
dj
->
l‚_idx
 = dj->
ödex
;

1536 
‹d
 = (
c
 =‹d && 
sum
 =
dú
[
LDIR_Chksum
] && 
	`pick_l‚
(
dj
->
l‚
, dir)) ? ord - 1 : 0xFF;

1538 i‡(
‹d
 || 
sum
 !
	`sum_s‚
(
dú
))

1539 
dj
->
l‚_idx
 = 0xFFFF;

1544 i‡(
c
 !
DDE
 && (
_FS_RPATH
 || c !'.'Ë&& 
a
 !
AM_LFN
 && (®=
AM_VOL
Ë=
vﬁ
)

1547 
ªs
 = 
	`dú_√xt
(
dj
, 0);

1548 i‡(
ªs
 !
FR_OK
) ;

1551 i‡(
ªs
 !
FR_OK
Ë
dj
->
£˘
 = 0;

1553  
ªs
;

1554 
	}
}

1562 #i‡!
_FS_READONLY


1564 
FRESULT
 
	$dú_ªgi°î
 (

1565 
DIR
 *
dj


1568 
FRESULT
 
ªs
;

1569 #i‡
_USE_LFN


1570 
WORD
 
n
, 
√
;

1571 
BYTE
 
¢
[12], *
‚
, 
sum
;

1572 
WCHAR
 *
l‚
;

1575 
‚
 = 
dj
->‚; 
l‚
 = dj->lfn;

1576 
	`mem_˝y
(
¢
, 
‚
, 12);

1578 i‡(
_FS_RPATH
 && (
¢
[
NS
] & 
NS_DOT
))

1579  
FR_INVALID_NAME
;

1581 i‡(
¢
[
NS
] & 
NS_LOSS
) {

1582 
‚
[
NS
] = 0; 
dj
->
l‚
 = 0;

1583 
n
 = 1;Ç < 100;Ç++) {

1584 
	`gí_num«me
(
‚
, 
¢
, 
l‚
, 
n
);

1585 
ªs
 = 
	`dú_föd
(
dj
);

1586 i‡(
ªs
 !
FR_OK
) ;

1588 i‡(
n
 =100Ë 
FR_DENIED
;

1589 i‡(
ªs
 !
FR_NO_FILE
) Ñes;

1590 
‚
[
NS
] = 
¢
[NS]; 
dj
->
l‚
 =Üfn;

1593 i‡(
¢
[
NS
] & 
NS_LFN
) {

1594 
n
 = 0; 
l‚
[n];Ç++) ;

1595 
√
 = (
n
 + 25) / 13;

1597 
√
 = 1;

1599 
ªs
 = 
	`dú_Æloc
(
dj
, 
√
);

1601 i‡(
ªs
 =
FR_OK
 && --
√
) {

1602 
ªs
 = 
	`dú_sdi
(
dj
, (
WORD
)(dj->
ödex
 - 
√
));

1603 i‡(
ªs
 =
FR_OK
) {

1604 
sum
 = 
	`sum_s‚
(
dj
->
‚
);

1606 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1607 i‡(
ªs
 !
FR_OK
) ;

1608 
	`fô_l‚
(
dj
->
l‚
, dj->
dú
, (
BYTE
)
√
, 
sum
);

1609 
dj
->
fs
->
wÊag
 = 1;

1610 
ªs
 = 
	`dú_√xt
(
dj
, 0);

1611 } 
ªs
 =
FR_OK
 && --
√
);

1615 
ªs
 = 
	`dú_Æloc
(
dj
, 1);

1618 i‡(
ªs
 =
FR_OK
) {

1619 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1620 i‡(
ªs
 =
FR_OK
) {

1621 
	`mem_£t
(
dj
->
dú
, 0, 
SZ_DIR
);

1622 
	`mem_˝y
(
dj
->
dú
, dj->
‚
, 11);

1623 #i‡
_USE_LFN


1624 
dj
->
dú
[
DIR_NTªs
] = *(dj->
‚
+
NS
Ë& (
NS_BODY
 | 
NS_EXT
);

1626 
dj
->
fs
->
wÊag
 = 1;

1630  
ªs
;

1631 
	}
}

1640 #i‡!
_FS_READONLY
 && !
_FS_MINIMIZE


1642 
FRESULT
 
	$dú_ªmove
 (

1643 
DIR
 *
dj


1646 
FRESULT
 
ªs
;

1647 #i‡
_USE_LFN


1648 
WORD
 
i
;

1650 
i
 = 
dj
->
ödex
;

1651 
ªs
 = 
	`dú_sdi
(
dj
, (
WORD
)((dj->
l‚_idx
 =0xFFFFË? 
i
 : dj->lfn_idx));

1652 i‡(
ªs
 =
FR_OK
) {

1654 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1655 i‡(
ªs
 !
FR_OK
) ;

1656 *
dj
->
dú
 = 
DDE
;

1657 
dj
->
fs
->
wÊag
 = 1;

1658 i‡(
dj
->
ödex
 >
i
) ;

1659 
ªs
 = 
	`dú_√xt
(
dj
, 0);

1660 } 
ªs
 =
FR_OK
);

1661 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

1665 
ªs
 = 
	`dú_sdi
(
dj
, dj->
ödex
);

1666 i‡(
ªs
 =
FR_OK
) {

1667 
ªs
 = 
	`move_wödow
(
dj
->
fs
, dj->
£˘
);

1668 i‡(
ªs
 =
FR_OK
) {

1669 *
dj
->
dú
 = 
DDE
;

1670 
dj
->
fs
->
wÊag
 = 1;

1675  
ªs
;

1676 
	}
}

1687 
FRESULT
 
	$¸óã_«me
 (

1688 
DIR
 *
dj
,

1689 c⁄° 
TCHAR
 **
∑th


1692 #i‡
_USE_LFN


1693 
BYTE
 
b
, 
cf
;

1694 
WCHAR
 
w
, *
l‚
;

1695 
UINT
 
i
, 
ni
, 
si
, 
di
;

1696 c⁄° 
TCHAR
 *
p
;

1699 
p
 = *
∑th
; *p == '/' || *p == '\\';Ö++) ;

1700 
l‚
 = 
dj
->lfn;

1701 
si
 = 
di
 = 0;

1703 
w
 = 
p
[
si
++];

1704 i‡(
w
 < ' ' || w == '/' || w == '\\') ;

1705 i‡(
di
 >
_MAX_LFN
)

1706  
FR_INVALID_NAME
;

1707 #i‡!
_LFN_UNICODE


1708 
w
 &= 0xFF;

1709 i‡(
	`IsDBCS1
(
w
)) {

1710 
b
 = (
BYTE
)
p
[
si
++];

1711 i‡(!
	`IsDBCS2
(
b
))

1712  
FR_INVALID_NAME
;

1713 
w
 = (w << 8Ë+ 
b
;

1715 
w
 = 
	`ff_c⁄vît
(w, 1);

1716 i‡(!
w
Ë 
FR_INVALID_NAME
;

1718 i‡(
w
 < 0x80 && 
	`chk_chr
("\"*:<>\?|\x7F", w))

1719  
FR_INVALID_NAME
;

1720 
l‚
[
di
++] = 
w
;

1722 *
∑th
 = &
p
[
si
];

1723 
cf
 = (
w
 < ' 'Ë? 
NS_LAST
 : 0;

1724 #i‡
_FS_RPATH


1725 i‡((
di
 =1 && 
l‚
[di-1] == '.') ||

1726 (
di
 =2 && 
l‚
[di-1] == '.' &&Üfn[di-2] == '.')) {

1727 
l‚
[
di
] = 0;

1728 
i
 = 0; i < 11; i++)

1729 
dj
->
‚
[
i
] = (ò< 
di
) ? '.' : ' ';

1730 
dj
->
‚
[
i
] = 
cf
 | 
NS_DOT
;

1731  
FR_OK
;

1734 
di
) {

1735 
w
 = 
l‚
[
di
-1];

1736 i‡(
w
 != ' ' && w != '.') ;

1737 
di
--;

1739 i‡(!
di
Ë 
FR_INVALID_NAME
;

1741 
l‚
[
di
] = 0;

1744 
	`mem_£t
(
dj
->
‚
, ' ', 11);

1745 
si
 = 0; 
l‚
[si] == ' ' ||Üfn[si] == '.'; si++) ;

1746 i‡(
si
Ë
cf
 |
NS_LOSS
 | 
NS_LFN
;

1747 
di
 && 
l‚
[di - 1] != '.') di--;

1749 
b
 = 
i
 = 0; 
ni
 = 8;

1751 
w
 = 
l‚
[
si
++];

1752 i‡(!
w
) ;

1753 i‡(
w
 =' ' || (w ='.' && 
si
 !
di
)) {

1754 
cf
 |
NS_LOSS
 | 
NS_LFN
; ;

1757 i‡(
i
 >
ni
 || 
si
 =
di
) {

1758 i‡(
ni
 == 11) {

1759 
cf
 |
NS_LOSS
 | 
NS_LFN
; ;

1761 i‡(
si
 !
di
Ë
cf
 |
NS_LOSS
 | 
NS_LFN
;

1762 i‡(
si
 > 
di
) ;

1763 
si
 = 
di
; 
i
 = 8; 
ni
 = 11;

1764 
b
 <<= 2; ;

1767 i‡(
w
 >= 0x80) {

1768 #ifde‡
_EXCVT


1769 
w
 = 
	`ff_c⁄vît
(w, 0);

1770 i‡(
w
Ëw = 
ExCvt
[w - 0x80];

1772 
w
 = 
	`ff_c⁄vît
(
	`ff_wtouµî
(w), 0);

1774 
cf
 |
NS_LFN
;

1777 i‡(
_DF1S
 && 
w
 >= 0x100) {

1778 i‡(
i
 >
ni
 - 1) {

1779 
cf
 |
NS_LOSS
 | 
NS_LFN
; 
i
 = 
ni
; ;

1781 
dj
->
‚
[
i
++] = (
BYTE
)(
w
 >> 8);

1783 i‡(!
w
 || 
	`chk_chr
("+,;=[]", w)) {

1784 
w
 = '_'; 
cf
 |
NS_LOSS
 | 
NS_LFN
;

1786 i‡(
	`IsUµî
(
w
)) {

1787 
b
 |= 2;

1789 i‡(
	`IsLowî
(
w
)) {

1790 
b
 |1; 
w
 -= 0x20;

1795 
dj
->
‚
[
i
++] = (
BYTE
)
w
;

1798 i‡(
dj
->
‚
[0] =
DDE
Ëdj->‚[0] = 
NDDE
;

1800 i‡(
ni
 =8Ë
b
 <<= 2;

1801 i‡((
b
 & 0x0C) == 0x0C || (b & 0x03) == 0x03)

1802 
cf
 |
NS_LFN
;

1803 i‡(!(
cf
 & 
NS_LFN
)) {

1804 i‡((
b
 & 0x03Ë=0x01Ë
cf
 |
NS_EXT
;

1805 i‡((
b
 & 0x0CË=0x04Ë
cf
 |
NS_BODY
;

1808 
dj
->
‚
[
NS
] = 
cf
;

1810  
FR_OK
;

1814 
BYTE
 
b
, 
c
, 
d
, *
s‚
;

1815 
UINT
 
ni
, 
si
, 
i
;

1816 c⁄° *
p
;

1819 
p
 = *
∑th
; *p == '/' || *p == '\\';Ö++) ;

1820 
s‚
 = 
dj
->
‚
;

1821 
	`mem_£t
(
s‚
, ' ', 11);

1822 
si
 = 
i
 = 
b
 = 0; 
ni
 = 8;

1823 #i‡
_FS_RPATH


1824 i‡(
p
[
si
] == '.') {

1826 
c
 = (
BYTE
)
p
[
si
++];

1827 i‡(
c
 !'.' || 
si
 >= 3) ;

1828 
s‚
[
i
++] = 
c
;

1830 i‡(
c
 !'/' && c !'\\' && c > ' 'Ë 
FR_INVALID_NAME
;

1831 *
∑th
 = &
p
[
si
];

1832 
s‚
[
NS
] = (
c
 <' 'Ë? 
NS_LAST
 | 
NS_DOT
 : NS_DOT;

1833  
FR_OK
;

1837 
c
 = (
BYTE
)
p
[
si
++];

1838 i‡(
c
 <= ' ' || c == '/' || c == '\\') ;

1839 i‡(
c
 ='.' || 
i
 >
ni
) {

1840 i‡(
ni
 !8 || 
c
 !'.'Ë 
FR_INVALID_NAME
;

1841 
i
 = 8; 
ni
 = 11;

1842 
b
 <<= 2; ;

1844 i‡(
c
 >= 0x80) {

1845 
b
 |= 3;

1846 #ifde‡
_EXCVT


1847 
c
 = 
ExCvt
[c - 0x80];

1849 #i‡!
_DF1S


1850  
FR_INVALID_NAME
;

1854 i‡(
	`IsDBCS1
(
c
)) {

1855 
d
 = (
BYTE
)
p
[
si
++];

1856 i‡(!
	`IsDBCS2
(
d
Ë|| 
i
 >
ni
 - 1)

1857  
FR_INVALID_NAME
;

1858 
s‚
[
i
++] = 
c
;

1859 
s‚
[
i
++] = 
d
;

1861 i‡(
	`chk_chr
("\"*+,:;<=>\?[]|\x7F", 
c
))

1862  
FR_INVALID_NAME
;

1863 i‡(
	`IsUµî
(
c
)) {

1864 
b
 |= 2;

1866 i‡(
	`IsLowî
(
c
)) {

1867 
b
 |1; 
c
 -= 0x20;

1870 
s‚
[
i
++] = 
c
;

1873 *
∑th
 = &
p
[
si
];

1874 
c
 = (¯<' 'Ë? 
NS_LAST
 : 0;

1876 i‡(!
i
Ë 
FR_INVALID_NAME
;

1877 i‡(
s‚
[0] =
DDE
Ës‚[0] = 
NDDE
;

1879 i‡(
ni
 =8Ë
b
 <<= 2;

1880 i‡((
b
 & 0x03Ë=0x01Ë
c
 |
NS_EXT
;

1881 i‡((
b
 & 0x0CË=0x04Ë
c
 |
NS_BODY
;

1883 
s‚
[
NS
] = 
c
;

1885  
FR_OK
;

1887 
	}
}

1895 #i‡
_FS_MINIMIZE
 <1 || 
_FS_RPATH
 >= 2

1897 
	$gë_fûeöfo
 (

1898 
DIR
 *
dj
,

1899 
FILINFO
 *
‚o


1902 
UINT
 
i
;

1903 
BYTE
 
¡
, *
dú
;

1904 
TCHAR
 *
p
, 
c
;

1907 
p
 = 
‚o
->
‚ame
;

1908 i‡(
dj
->
£˘
) {

1909 
dú
 = 
dj
->dir;

1910 
¡
 = 
dú
[
DIR_NTªs
];

1911 
i
 = 0; i < 8; i++) {

1912 
c
 = 
dú
[
i
];

1913 i‡(
c
 == ' ') ;

1914 i‡(
c
 =
NDDE
Ë¯(
TCHAR
)
DDE
;

1915 i‡(
_USE_LFN
 && (
¡
 & 
NS_BODY
Ë&& 
	`IsUµî
(
c
)) c += 0x20;

1916 #i‡
_LFN_UNICODE


1917 i‡(
	`IsDBCS1
(
c
Ë&& 
i
 < 7 && 
	`IsDBCS2
(
dú
[i+1]))

1918 
c
 = (¯<< 8Ë| 
dú
[++
i
];

1919 
c
 = 
	`ff_c⁄vît
(c, 1);

1920 i‡(!
c
) c = '?';

1922 *
p
++ = 
c
;

1924 i‡(
dú
[8] != ' ') {

1925 *
p
++ = '.';

1926 
i
 = 8; i < 11; i++) {

1927 
c
 = 
dú
[
i
];

1928 i‡(
c
 == ' ') ;

1929 i‡(
_USE_LFN
 && (
¡
 & 
NS_EXT
Ë&& 
	`IsUµî
(
c
)) c += 0x20;

1930 #i‡
_LFN_UNICODE


1931 i‡(
	`IsDBCS1
(
c
Ë&& 
i
 < 10 && 
	`IsDBCS2
(
dú
[i+1]))

1932 
c
 = (¯<< 8Ë| 
dú
[++
i
];

1933 
c
 = 
	`ff_c⁄vît
(c, 1);

1934 i‡(!
c
) c = '?';

1936 *
p
++ = 
c
;

1939 
‚o
->
Áârib
 = 
dú
[
DIR_Aâr
];

1940 
‚o
->
fsize
 = 
	`LD_DWORD
(
dú
+
DIR_FûeSize
);

1941 
‚o
->
fd©e
 = 
	`LD_WORD
(
dú
+
DIR_WπD©e
);

1942 
‚o
->
·ime
 = 
	`LD_WORD
(
dú
+
DIR_WπTime
);

1944 *
p
 = 0;

1946 #i‡
_USE_LFN


1947 i‡(
‚o
->
l‚ame
 && fno->
lfsize
) {

1948 
TCHAR
 *
ç
 = 
‚o
->
l‚ame
;

1949 
WCHAR
 
w
, *
l‚
;

1951 
i
 = 0;

1952 i‡(
dj
->
£˘
 && dj->
l‚_idx
 != 0xFFFF) {

1953 
l‚
 = 
dj
->lfn;

1954 (
w
 = *
l‚
++) != 0) {

1955 #i‡!
_LFN_UNICODE


1956 
w
 = 
	`ff_c⁄vît
(w, 0);

1957 i‡(!
w
Ë{ 
i
 = 0; ; }

1958 i‡(
_DF1S
 && 
w
 >= 0x100)

1959 
ç
[
i
++] = (
TCHAR
)(
w
 >> 8);

1961 i‡(
i
 >
‚o
->
lfsize
 - 1) { i = 0; ; }

1962 
ç
[
i
++] = (
TCHAR
)
w
;

1965 
ç
[
i
] = 0;

1968 
	}
}

1979 
FRESULT
 
	$fﬁlow_∑th
 (

1980 
DIR
 *
dj
,

1981 c⁄° 
TCHAR
 *
∑th


1984 
FRESULT
 
ªs
;

1985 
BYTE
 *
dú
, 
ns
;

1988 #i‡
_FS_RPATH


1989 i‡(*
∑th
 == '/' || *path == '\\') {

1990 
∑th
++; 
dj
->
s˛u°
 = 0;

1992 
dj
->
s˛u°
 = dj->
fs
->
cdú
;

1995 i‡(*
∑th
 == '/' || *path == '\\')

1996 
∑th
++;

1997 
dj
->
s˛u°
 = 0;

2000 i‡((
UINT
)*
∑th
 < ' ') {

2001 
ªs
 = 
	`dú_sdi
(
dj
, 0);

2002 
dj
->
dú
 = 0;

2005 
ªs
 = 
	`¸óã_«me
(
dj
, &
∑th
);

2006 i‡(
ªs
 !
FR_OK
) ;

2007 
ªs
 = 
	`dú_föd
(
dj
);

2008 
ns
 = *(
dj
->
‚
+
NS
);

2009 i‡(
ªs
 !
FR_OK
) {

2010 i‡(
ªs
 !
FR_NO_FILE
) ;

2012 i‡(
_FS_RPATH
 && (
ns
 & 
NS_DOT
)) {

2013 
dj
->
s˛u°
 = 0; dj->
dú
 = 0;

2014 
ªs
 = 
FR_OK
;

2015 i‡(!(
ns
 & 
NS_LAST
)) ;

2017 i‡(!(
ns
 & 
NS_LAST
)Ë
ªs
 = 
FR_NO_PATH
;

2021 i‡(
ns
 & 
NS_LAST
) ;

2022 
dú
 = 
dj
->dir;

2023 i‡(!(
dú
[
DIR_Aâr
] & 
AM_DIR
)) {

2024 
ªs
 = 
FR_NO_PATH
; ;

2026 
dj
->
s˛u°
 = 
	`ld_˛u°
(dj->
fs
, 
dú
);

2030  
ªs
;

2031 
	}
}

2041 
BYTE
 
	$check_fs
 (

2042 
FATFS
 *
fs
,

2043 
DWORD
 
£˘


2046 i‡(
	`disk_ªad
(
fs
->
drv
, fs->
wö
, 
£˘
, 1Ë!
RES_OK
)

2048 i‡(
	`LD_WORD
(&
fs
->
wö
[
BS_55AA
]) != 0xAA55)

2051 i‡((
	`LD_DWORD
(&
fs
->
wö
[
BS_FûSysTy≥
]) & 0xFFFFFF) == 0x544146)

2053 i‡((
	`LD_DWORD
(&
fs
->
wö
[
BS_FûSysTy≥32
]) & 0xFFFFFF) == 0x544146)

2057 
	}
}

2067 
FRESULT
 
	$chk_mou¡ed
 (

2068 c⁄° 
TCHAR
 **
∑th
,

2069 
FATFS
 **
rfs
,

2070 
BYTE
 
wmode


2073 
BYTE
 
fmt
, 
b
, 
pi
, *
tbl
;

2074 
UINT
 
vﬁ
;

2075 
DSTATUS
 
°©
;

2076 
DWORD
 
b£˘
, 
Ásize
, 
t£˘
, 
sy£˘
, 
n˛°
, 
szbÁt
;

2077 
WORD
 
ƒsv
;

2078 c⁄° 
TCHAR
 *
p
 = *
∑th
;

2079 
FATFS
 *
fs
;

2083 
vﬁ
 = 
p
[0] - '0';

2084 i‡(
vﬁ
 <9 && 
p
[1] == ':') {

2085 
p
 +2; *
∑th
 =Ö;

2087 #i‡
_FS_RPATH


2088 
vﬁ
 = 
CuºVﬁ
;

2090 
vﬁ
 = 0;

2095 *
rfs
 = 0;

2096 i‡(
vﬁ
 >
_VOLUMES
)

2097  
FR_INVALID_DRIVE
;

2098 
fs
 = 
F©Fs
[
vﬁ
];

2099 i‡(!
fs
Ë 
FR_NOT_ENABLED
;

2101 
	`ENTER_FF
(
fs
);

2103 *
rfs
 = 
fs
;

2104 i‡(
fs
->
fs_ty≥
) {

2105 
°©
 = 
	`disk_°©us
(
fs
->
drv
);

2106 i‡(!(
°©
 & 
STA_NOINIT
)) {

2107 i‡(!
_FS_READONLY
 && 
wmode
 && (
°©
 & 
STA_PROTECT
))

2108  
FR_WRITE_PROTECTED
;

2109  
FR_OK
;

2116 
fs
->
fs_ty≥
 = 0;

2117 
fs
->
drv
 = 
	`LD2PD
(
vﬁ
);

2118 
°©
 = 
	`disk_öôülize
(
fs
->
drv
);

2119 i‡(
°©
 & 
STA_NOINIT
)

2120  
FR_NOT_READY
;

2121 i‡(!
_FS_READONLY
 && 
wmode
 && (
°©
 & 
STA_PROTECT
))

2122  
FR_WRITE_PROTECTED
;

2123 #i‡
_MAX_SS
 != 512

2124 i‡(
	`disk_io˘l
(
fs
->
drv
, 
GET_SECTOR_SIZE
, &fs->
ssize
Ë!
RES_OK
)

2125  
FR_DISK_ERR
;

2128 
fmt
 = 
	`check_fs
(
fs
, 
b£˘
 = 0);

2129 i‡(
	`LD2PT
(
vﬁ
Ë&& !
fmt
) fmt = 1;

2130 i‡(
fmt
 == 1) {

2132 
pi
 = 
	`LD2PT
(
vﬁ
);

2133 i‡(
pi
)Öi--;

2134 
tbl
 = &
fs
->
wö
[
MBR_TabÀ
 + 
pi
 * 
SZ_PTE
];

2135 i‡(
tbl
[4]) {

2136 
b£˘
 = 
	`LD_DWORD
(&
tbl
[8]);

2137 
fmt
 = 
	`check_fs
(
fs
, 
b£˘
);

2140 i‡(
fmt
 =3Ë 
FR_DISK_ERR
;

2141 i‡(
fmt
Ë 
FR_NO_FILESYSTEM
;

2145 i‡(
	`LD_WORD
(
fs
->
wö
+
BPB_BytsPîSec
Ë!
	`SS
(fs))

2146  
FR_NO_FILESYSTEM
;

2148 
Ásize
 = 
	`LD_WORD
(
fs
->
wö
+
BPB_FATSz16
);

2149 i‡(!
Ásize
ËÁsizê
	`LD_DWORD
(
fs
->
wö
+
BPB_FATSz32
);

2150 
fs
->
fsize
 = 
Ásize
;

2152 
fs
->
n_Áts
 = 
b
 = fs->
wö
[
BPB_NumFATs
];

2153 i‡(
b
 !1 && b !2Ë 
FR_NO_FILESYSTEM
;

2154 
Ásize
 *
b
;

2156 
fs
->
csize
 = 
b
 = fs->
wö
[
BPB_SecPîClus
];

2157 i‡(!
b
 || (b & (b - 1))Ë 
FR_NO_FILESYSTEM
;

2159 
fs
->
n_roŸdú
 = 
	`LD_WORD
(fs->
wö
+
BPB_RoŸE¡C¡
);

2160 i‡(
fs
->
n_roŸdú
 % (
	`SS
(fsË/ 
SZ_DIR
)Ë 
FR_NO_FILESYSTEM
;

2162 
t£˘
 = 
	`LD_WORD
(
fs
->
wö
+
BPB_TŸSec16
);

2163 i‡(!
t£˘
Ët£˘ = 
	`LD_DWORD
(
fs
->
wö
+
BPB_TŸSec32
);

2165 
ƒsv
 = 
	`LD_WORD
(
fs
->
wö
+
BPB_RsvdSecC¡
);

2166 i‡(!
ƒsv
Ë 
FR_NO_FILESYSTEM
;

2169 
sy£˘
 = 
ƒsv
 + 
Ásize
 + 
fs
->
n_roŸdú
 / (
	`SS
(fsË/ 
SZ_DIR
);

2170 i‡(
t£˘
 < 
sy£˘
Ë 
FR_NO_FILESYSTEM
;

2171 
n˛°
 = (
t£˘
 - 
sy£˘
Ë/ 
fs
->
csize
;

2172 i‡(!
n˛°
Ë 
FR_NO_FILESYSTEM
;

2173 
fmt
 = 
FS_FAT12
;

2174 i‡(
n˛°
 >
MIN_FAT16
Ë
fmt
 = 
FS_FAT16
;

2175 i‡(
n˛°
 >
MIN_FAT32
Ë
fmt
 = 
FS_FAT32
;

2178 
fs
->
n_Áã¡
 = 
n˛°
 + 2;

2179 
fs
->
vﬁba£
 = 
b£˘
;

2180 
fs
->
Átba£
 = 
b£˘
 + 
ƒsv
;

2181 
fs
->
d©aba£
 = 
b£˘
 + 
sy£˘
;

2182 i‡(
fmt
 =
FS_FAT32
) {

2183 i‡(
fs
->
n_roŸdú
Ë 
FR_NO_FILESYSTEM
;

2184 
fs
->
dúba£
 = 
	`LD_DWORD
(fs->
wö
+
BPB_RoŸClus
);

2185 
szbÁt
 = 
fs
->
n_Áã¡
 * 4;

2187 i‡(!
fs
->
n_roŸdú
Ë 
FR_NO_FILESYSTEM
;

2188 
fs
->
dúba£
 = fs->
Átba£
 + 
Ásize
;

2189 
szbÁt
 = (
fmt
 =
FS_FAT16
) ?

2190 
fs
->
n_Áã¡
 * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);

2192 i‡(
fs
->
fsize
 < (
szbÁt
 + (
	`SS
(fs) - 1)) / SS(fs))

2193  
FR_NO_FILESYSTEM
;

2195 #i‡!
_FS_READONLY


2197 
fs
->
‰ì_˛u°
 = 0xFFFFFFFF;

2198 
fs
->
œ°_˛u°
 = 0;

2201 i‡(
fmt
 =
FS_FAT32
) {

2202 
fs
->
fsi_Êag
 = 0;

2203 
fs
->
fsi_£˘‹
 = 
b£˘
 + 
	`LD_WORD
(fs->
wö
+
BPB_FSInfo
);

2204 i‡(
	`disk_ªad
(
fs
->
drv
, fs->
wö
, fs->
fsi_£˘‹
, 1Ë=
RES_OK
 &&

2205 
	`LD_WORD
(
fs
->
wö
+
BS_55AA
) == 0xAA55 &&

2206 
	`LD_DWORD
(
fs
->
wö
+
FSI_LódSig
) == 0x41615252 &&

2207 
	`LD_DWORD
(
fs
->
wö
+
FSI_SåucSig
) == 0x61417272) {

2208 
fs
->
œ°_˛u°
 = 
	`LD_DWORD
(fs->
wö
+
FSI_Nxt_Fªe
);

2209 
fs
->
‰ì_˛u°
 = 
	`LD_DWORD
(fs->
wö
+
FSI_Fªe_Cou¡
);

2213 
fs
->
fs_ty≥
 = 
fmt
;

2214 
fs
->
id
 = ++
Fsid
;

2215 
fs
->
wö£˘
 = 0;

2216 
fs
->
wÊag
 = 0;

2217 #i‡
_FS_RPATH


2218 
fs
->
cdú
 = 0;

2220 #i‡
_FS_LOCK


2221 
	`˛ór_lock
(
fs
);

2224  
FR_OK
;

2225 
	}
}

2235 
FRESULT
 
	$vÆid©e
 (

2236 * 
obj


2239 
FIL
 *
fû
 = (FIL*)
obj
;

2242 i‡(!
fû
 || !fû->
fs
 || !fû->fs->
fs_ty≥
 || fû->fs->
id
 != fil->id)

2243  
FR_INVALID_OBJECT
;

2245 
	`ENTER_FF
(
fû
->
fs
);

2247 i‡(
	`disk_°©us
(
fû
->
fs
->
drv
Ë& 
STA_NOINIT
)

2248  
FR_NOT_READY
;

2250  
FR_OK
;

2251 
	}
}

2268 
FRESULT
 
	$f_mou¡
 (

2269 
BYTE
 
vﬁ
,

2270 
FATFS
 *
fs


2273 
FATFS
 *
rfs
;

2276 i‡(
vﬁ
 >
_VOLUMES
)

2277  
FR_INVALID_DRIVE
;

2278 
rfs
 = 
F©Fs
[
vﬁ
];

2280 i‡(
rfs
) {

2281 #i‡
_FS_LOCK


2282 
	`˛ór_lock
(
rfs
);

2284 #i‡
_FS_REENTRANT


2285 i‡(!
	`ff_dñ_syncobj
(
rfs
->
sobj
)Ë 
FR_INT_ERR
;

2287 
rfs
->
fs_ty≥
 = 0;

2290 i‡(
fs
) {

2291 
fs
->
fs_ty≥
 = 0;

2292 #i‡
_FS_REENTRANT


2293 i‡(!
	`ff_¸e_syncobj
(
vﬁ
, &
fs
->
sobj
)Ë 
FR_INT_ERR
;

2296 
F©Fs
[
vﬁ
] = 
fs
;

2298  
FR_OK
;

2299 
	}
}

2308 
FRESULT
 
	$f_›í
 (

2309 
FIL
 *
Â
,

2310 c⁄° 
TCHAR
 *
∑th
,

2311 
BYTE
 
mode


2314 
FRESULT
 
ªs
;

2315 
DIR
 
dj
;

2316 
BYTE
 *
dú
;

2317 
DEF_NAMEBUF
;

2320 i‡(!
Â
Ë 
FR_INVALID_OBJECT
;

2321 
Â
->
fs
 = 0;

2323 #i‡!
_FS_READONLY


2324 
mode
 &
FA_READ
 | 
FA_WRITE
 | 
FA_CREATE_ALWAYS
 | 
FA_OPEN_ALWAYS
 | 
FA_CREATE_NEW
;

2325 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, (
BYTE
)(
mode
 & ~
FA_READ
));

2327 
mode
 &
FA_READ
;

2328 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 0);

2330 i‡(
ªs
 =
FR_OK
) {

2331 
	`INIT_BUF
(
dj
);

2332 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

2333 
dú
 = 
dj
.dir;

2334 #i‡!
_FS_READONLY


2335 i‡(
ªs
 =
FR_OK
) {

2336 i‡(!
dú
)

2337 
ªs
 = 
FR_INVALID_NAME
;

2338 #i‡
_FS_LOCK


2340 
ªs
 = 
	`chk_lock
(&
dj
, (
mode
 & ~
FA_READ
) ? 1 : 0);

2344 i‡(
mode
 & (
FA_CREATE_ALWAYS
 | 
FA_OPEN_ALWAYS
 | 
FA_CREATE_NEW
)) {

2345 
DWORD
 
dw
, 
˛
;

2347 i‡(
ªs
 !
FR_OK
) {

2348 i‡(
ªs
 =
FR_NO_FILE
)

2349 #i‡
_FS_LOCK


2350 
ªs
 = 
	`íq_lock
(Ë? 
	`dú_ªgi°î
(&
dj
Ë: 
FR_TOO_MANY_OPEN_FILES
;

2352 
ªs
 = 
	`dú_ªgi°î
(&
dj
);

2354 
mode
 |
FA_CREATE_ALWAYS
;

2355 
dú
 = 
dj
.dir;

2358 i‡(
dú
[
DIR_Aâr
] & (
AM_RDO
 | 
AM_DIR
)) {

2359 
ªs
 = 
FR_DENIED
;

2361 i‡(
mode
 & 
FA_CREATE_NEW
)

2362 
ªs
 = 
FR_EXIST
;

2365 i‡(
ªs
 =
FR_OK
 && (
mode
 & 
FA_CREATE_ALWAYS
)) {

2366 
dw
 = 
	`gë_Áâime
();

2367 
	`ST_DWORD
(
dú
+
DIR_CπTime
, 
dw
);

2368 
dú
[
DIR_Aâr
] = 0;

2369 
	`ST_DWORD
(
dú
+
DIR_FûeSize
, 0);

2370 
˛
 = 
	`ld_˛u°
(
dj
.
fs
, 
dú
);

2371 
	`°_˛u°
(
dú
, 0);

2372 
dj
.
fs
->
wÊag
 = 1;

2373 i‡(
˛
) {

2374 
dw
 = 
dj
.
fs
->
wö£˘
;

2375 
ªs
 = 
	`ªmove_chaö
(
dj
.
fs
, 
˛
);

2376 i‡(
ªs
 =
FR_OK
) {

2377 
dj
.
fs
->
œ°_˛u°
 = 
˛
 - 1;

2378 
ªs
 = 
	`move_wödow
(
dj
.
fs
, 
dw
);

2384 i‡(
ªs
 =
FR_OK
) {

2385 i‡(
dú
[
DIR_Aâr
] & 
AM_DIR
) {

2386 
ªs
 = 
FR_NO_FILE
;

2388 i‡((
mode
 & 
FA_WRITE
Ë&& (
dú
[
DIR_Aâr
] & 
AM_RDO
))

2389 
ªs
 = 
FR_DENIED
;

2393 i‡(
ªs
 =
FR_OK
) {

2394 i‡(
mode
 & 
FA_CREATE_ALWAYS
)

2395 
mode
 |
FA__WRITTEN
;

2396 
Â
->
dú_£˘
 = 
dj
.
fs
->
wö£˘
;

2397 
Â
->
dú_±r
 = 
dú
;

2398 #i‡
_FS_LOCK


2399 
Â
->
lockid
 = 
	`öc_lock
(&
dj
, (
mode
 & ~
FA_READ
) ? 1 : 0);

2400 i‡(!
Â
->
lockid
Ë
ªs
 = 
FR_INT_ERR
;

2405 i‡(
ªs
 =
FR_OK
) {

2406 
dú
 = 
dj
.dir;

2407 i‡(!
dú
) {

2408 
ªs
 = 
FR_INVALID_NAME
;

2410 i‡(
dú
[
DIR_Aâr
] & 
AM_DIR
)

2411 
ªs
 = 
FR_NO_FILE
;

2415 
	`FREE_BUF
();

2417 i‡(
ªs
 =
FR_OK
) {

2418 
Â
->
Êag
 = 
mode
;

2419 
Â
->
s˛u°
 = 
	`ld_˛u°
(
dj
.
fs
, 
dú
);

2420 
Â
->
fsize
 = 
	`LD_DWORD
(
dú
+
DIR_FûeSize
);

2421 
Â
->
Âå
 = 0;

2422 
Â
->
d£˘
 = 0;

2423 #i‡
_USE_FASTSEEK


2424 
Â
->
˛tbl
 = 0;

2426 
Â
->
fs
 = 
dj
.fs; fp->
id
 = dj.fs->id;

2430 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

2431 
	}
}

2440 
FRESULT
 
	$f_ªad
 (

2441 
FIL
 *
Â
,

2442 *
buff
,

2443 
UINT
 
bå
,

2444 
UINT
 *
br


2447 
FRESULT
 
ªs
;

2448 
DWORD
 
˛°
, 
£˘
, 
ªmaö
;

2449 
UINT
 
r˙t
, 
cc
;

2450 
BYTE
 
c£˘
, *
rbuff
 = (BYTE*)
buff
;

2453 *
br
 = 0;

2455 
ªs
 = 
	`vÆid©e
(
Â
);

2456 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
Â
->
fs
,Ñes);

2457 i‡(
Â
->
Êag
 & 
FA__ERROR
)

2458 
	`LEAVE_FF
(
Â
->
fs
, 
FR_INT_ERR
);

2459 i‡(!(
Â
->
Êag
 & 
FA_READ
))

2460 
	`LEAVE_FF
(
Â
->
fs
, 
FR_DENIED
);

2461 
ªmaö
 = 
Â
->
fsize
 - fp->
Âå
;

2462 i‡(
bå
 > 
ªmaö
Ëbå = (
UINT
)remain;

2464  ; 
bå
;

2465 
rbuff
 +
r˙t
, 
Â
->
Âå
 +r˙t, *
br
 +r˙t, 
bå
 -=Ñcnt) {

2466 i‡((
Â
->
Âå
 % 
	`SS
(Â->
fs
)) == 0) {

2467 
c£˘
 = (
BYTE
)(
Â
->
Âå
 / 
	`SS
(Â->
fs
Ë& (Â->fs->
csize
 - 1));

2468 i‡(!
c£˘
) {

2469 i‡(
Â
->
Âå
 == 0) {

2470 
˛°
 = 
Â
->
s˛u°
;

2472 #i‡
_USE_FASTSEEK


2473 i‡(
Â
->
˛tbl
)

2474 
˛°
 = 
	`˛mt_˛u°
(
Â
, fp->
Âå
);

2477 
˛°
 = 
	`gë_Át
(
Â
->
fs
, fp->
˛u°
);

2479 i‡(
˛°
 < 2Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2480 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2481 
Â
->
˛u°
 = 
˛°
;

2483 
£˘
 = 
	`˛u°2£˘
(
Â
->
fs
, fp->
˛u°
);

2484 i‡(!
£˘
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2485 
£˘
 +
c£˘
;

2486 
cc
 = 
bå
 / 
	`SS
(
Â
->
fs
);

2487 i‡(
cc
) {

2488 i‡(
c£˘
 + 
cc
 > 
Â
->
fs
->
csize
)

2489 
cc
 = 
Â
->
fs
->
csize
 - 
c£˘
;

2490 i‡(
	`disk_ªad
(
Â
->
fs
->
drv
, 
rbuff
, 
£˘
, (
BYTE
)
cc
Ë!
RES_OK
)

2491 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2492 #i‡!
_FS_READONLY
 && 
_FS_MINIMIZE
 <= 2

2493 #i‡
_FS_TINY


2494 i‡(
Â
->
fs
->
wÊag
 && fp->fs->
wö£˘
 - 
£˘
 < 
cc
)

2495 
	`mem_˝y
(
rbuff
 + ((
Â
->
fs
->
wö£˘
 - 
£˘
Ë* 
	`SS
(Â->fs)), fp->fs->
wö
, SS(fp->fs));

2497 i‡((
Â
->
Êag
 & 
FA__DIRTY
Ë&& fp->
d£˘
 - 
£˘
 < 
cc
)

2498 
	`mem_˝y
(
rbuff
 + ((
Â
->
d£˘
 - 
£˘
Ë* 
	`SS
(Â->
fs
)), fp->
buf
, SS(fp->fs));

2501 
r˙t
 = 
	`SS
(
Â
->
fs
Ë* 
cc
;

2504 #i‡!
_FS_TINY


2505 i‡(
Â
->
d£˘
 !
£˘
) {

2506 #i‡!
_FS_READONLY


2507 i‡(
Â
->
Êag
 & 
FA__DIRTY
) {

2508 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, fp->
buf
, fp->
d£˘
, 1Ë!
RES_OK
)

2509 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2510 
Â
->
Êag
 &~
FA__DIRTY
;

2513 i‡(
	`disk_ªad
(
Â
->
fs
->
drv
, fp->
buf
, 
£˘
, 1Ë!
RES_OK
)

2514 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2517 
Â
->
d£˘
 = 
£˘
;

2519 
r˙t
 = 
	`SS
(
Â
->
fs
Ë- ((
UINT
)Â->
Âå
 % SS(fp->fs));

2520 i‡(
r˙t
 > 
bå
)Ñcnt = btr;

2521 #i‡
_FS_TINY


2522 i‡(
	`move_wödow
(
Â
->
fs
, fp->
d£˘
))

2523 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2524 
	`mem_˝y
(
rbuff
, &
Â
->
fs
->
wö
[Â->
Âå
 % 
	`SS
(Â->fs)], 
r˙t
);

2526 
	`mem_˝y
(
rbuff
, &
Â
->
buf
[Â->
Âå
 % 
	`SS
(Â->
fs
)], 
r˙t
);

2530 
	`LEAVE_FF
(
Â
->
fs
, 
FR_OK
);

2531 
	}
}

2536 #i‡!
_FS_READONLY


2541 
FRESULT
 
	$f_wrôe
 (

2542 
FIL
 *
Â
,

2543 c⁄° *
buff
,

2544 
UINT
 
btw
,

2545 
UINT
 *
bw


2548 
FRESULT
 
ªs
;

2549 
DWORD
 
˛°
, 
£˘
;

2550 
UINT
 
w˙t
, 
cc
;

2551 c⁄° 
BYTE
 *
wbuff
 = (c⁄° BYTE*)
buff
;

2552 
BYTE
 
c£˘
;

2555 *
bw
 = 0;

2557 
ªs
 = 
	`vÆid©e
(
Â
);

2558 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
Â
->
fs
,Ñes);

2559 i‡(
Â
->
Êag
 & 
FA__ERROR
)

2560 
	`LEAVE_FF
(
Â
->
fs
, 
FR_INT_ERR
);

2561 i‡(!(
Â
->
Êag
 & 
FA_WRITE
))

2562 
	`LEAVE_FF
(
Â
->
fs
, 
FR_DENIED
);

2563 i‡((
DWORD
)(
Â
->
fsize
 + 
btw
) < fp->fsize) btw = 0;

2565  ; 
btw
;

2566 
wbuff
 +
w˙t
, 
Â
->
Âå
 +w˙t, *
bw
 +w˙t, 
btw
 -= wcnt) {

2567 i‡((
Â
->
Âå
 % 
	`SS
(Â->
fs
)) == 0) {

2568 
c£˘
 = (
BYTE
)(
Â
->
Âå
 / 
	`SS
(Â->
fs
Ë& (Â->fs->
csize
 - 1));

2569 i‡(!
c£˘
) {

2570 i‡(
Â
->
Âå
 == 0) {

2571 
˛°
 = 
Â
->
s˛u°
;

2572 i‡(
˛°
 == 0)

2573 
Â
->
s˛u°
 = 
˛°
 = 
	`¸óã_chaö
(Â->
fs
, 0);

2575 #i‡
_USE_FASTSEEK


2576 i‡(
Â
->
˛tbl
)

2577 
˛°
 = 
	`˛mt_˛u°
(
Â
, fp->
Âå
);

2580 
˛°
 = 
	`¸óã_chaö
(
Â
->
fs
, fp->
˛u°
);

2582 i‡(
˛°
 == 0) ;

2583 i‡(
˛°
 =1Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2584 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2585 
Â
->
˛u°
 = 
˛°
;

2587 #i‡
_FS_TINY


2588 i‡(
Â
->
fs
->
wö£˘
 =Â->
d£˘
 && 
	`sync_wödow
(fp->fs))

2589 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2591 i‡(
Â
->
Êag
 & 
FA__DIRTY
) {

2592 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, fp->
buf
, fp->
d£˘
, 1Ë!
RES_OK
)

2593 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2594 
Â
->
Êag
 &~
FA__DIRTY
;

2597 
£˘
 = 
	`˛u°2£˘
(
Â
->
fs
, fp->
˛u°
);

2598 i‡(!
£˘
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2599 
£˘
 +
c£˘
;

2600 
cc
 = 
btw
 / 
	`SS
(
Â
->
fs
);

2601 i‡(
cc
) {

2602 i‡(
c£˘
 + 
cc
 > 
Â
->
fs
->
csize
)

2603 
cc
 = 
Â
->
fs
->
csize
 - 
c£˘
;

2604 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, 
wbuff
, 
£˘
, (
BYTE
)
cc
Ë!
RES_OK
)

2605 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2606 #i‡
_FS_TINY


2607 i‡(
Â
->
fs
->
wö£˘
 - 
£˘
 < 
cc
) {

2608 
	`mem_˝y
(
Â
->
fs
->
wö
, 
wbuff
 + ((Â->fs->
wö£˘
 - 
£˘
Ë* 
	`SS
(fp->fs)), SS(fp->fs));

2609 
Â
->
fs
->
wÊag
 = 0;

2612 i‡(
Â
->
d£˘
 - 
£˘
 < 
cc
) {

2613 
	`mem_˝y
(
Â
->
buf
, 
wbuff
 + ((Â->
d£˘
 - 
£˘
Ë* 
	`SS
(Â->
fs
)), SS(fp->fs));

2614 
Â
->
Êag
 &~
FA__DIRTY
;

2617 
w˙t
 = 
	`SS
(
Â
->
fs
Ë* 
cc
;

2620 #i‡
_FS_TINY


2621 i‡(
Â
->
Âå
 >Â->
fsize
) {

2622 i‡(
	`sync_wödow
(
Â
->
fs
)Ë
	`ABORT
(Â->fs, 
FR_DISK_ERR
);

2623 
Â
->
fs
->
wö£˘
 = 
£˘
;

2626 i‡(
Â
->
d£˘
 !
£˘
) {

2627 i‡(
Â
->
Âå
 < fp->
fsize
 &&

2628 
	`disk_ªad
(
Â
->
fs
->
drv
, fp->
buf
, 
£˘
, 1Ë!
RES_OK
)

2629 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2632 
Â
->
d£˘
 = 
£˘
;

2634 
w˙t
 = 
	`SS
(
Â
->
fs
Ë- ((
UINT
)Â->
Âå
 % SS(fp->fs));

2635 i‡(
w˙t
 > 
btw
) wcnt = btw;

2636 #i‡
_FS_TINY


2637 i‡(
	`move_wödow
(
Â
->
fs
, fp->
d£˘
))

2638 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2639 
	`mem_˝y
(&
Â
->
fs
->
wö
[Â->
Âå
 % 
	`SS
(Â->fs)], 
wbuff
, 
w˙t
);

2640 
Â
->
fs
->
wÊag
 = 1;

2642 
	`mem_˝y
(&
Â
->
buf
[Â->
Âå
 % 
	`SS
(Â->
fs
)], 
wbuff
, 
w˙t
);

2643 
Â
->
Êag
 |
FA__DIRTY
;

2647 i‡(
Â
->
Âå
 > fp->
fsize
) fp->fsize = fp->fptr;

2648 
Â
->
Êag
 |
FA__WRITTEN
;

2650 
	`LEAVE_FF
(
Â
->
fs
, 
FR_OK
);

2651 
	}
}

2660 
FRESULT
 
	$f_sync
 (

2661 
FIL
 *
Â


2664 
FRESULT
 
ªs
;

2665 
DWORD
 
tm
;

2666 
BYTE
 *
dú
;

2669 
ªs
 = 
	`vÆid©e
(
Â
);

2670 i‡(
ªs
 =
FR_OK
) {

2671 i‡(
Â
->
Êag
 & 
FA__WRITTEN
) {

2672 #i‡!
_FS_TINY


2673 i‡(
Â
->
Êag
 & 
FA__DIRTY
) {

2674 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, fp->
buf
, fp->
d£˘
, 1Ë!
RES_OK
)

2675 
	`LEAVE_FF
(
Â
->
fs
, 
FR_DISK_ERR
);

2676 
Â
->
Êag
 &~
FA__DIRTY
;

2680 
ªs
 = 
	`move_wödow
(
Â
->
fs
, fp->
dú_£˘
);

2681 i‡(
ªs
 =
FR_OK
) {

2682 
dú
 = 
Â
->
dú_±r
;

2683 
dú
[
DIR_Aâr
] |
AM_ARC
;

2684 
	`ST_DWORD
(
dú
+
DIR_FûeSize
, 
Â
->
fsize
);

2685 
	`°_˛u°
(
dú
, 
Â
->
s˛u°
);

2686 
tm
 = 
	`gë_Áâime
();

2687 
	`ST_DWORD
(
dú
+
DIR_WπTime
, 
tm
);

2688 
	`ST_WORD
(
dú
+
DIR_L°AccD©e
, 0);

2689 
Â
->
Êag
 &~
FA__WRITTEN
;

2690 
Â
->
fs
->
wÊag
 = 1;

2691 
ªs
 = 
	`sync_fs
(
Â
->
fs
);

2696 
	`LEAVE_FF
(
Â
->
fs
, 
ªs
);

2697 
	}
}

2708 
FRESULT
 
	$f_˛o£
 (

2709 
FIL
 *
Â


2712 
FRESULT
 
ªs
;

2715 #i‡
_FS_READONLY


2716 
ªs
 = 
	`vÆid©e
(
Â
);

2718 #i‡
_FS_REENTRANT


2719 
FATFS
 *
fs
 = 
Â
->fs;

2721 i‡(
ªs
 =
FR_OK
Ë
Â
->
fs
 = 0;

2722 
	`LEAVE_FF
(
fs
, 
ªs
);

2725 
ªs
 = 
	`f_sync
(
Â
);

2726 #i‡
_FS_LOCK


2727 i‡(
ªs
 =
FR_OK
) {

2728 #i‡
_FS_REENTRANT


2729 
FATFS
 *
fs
 = 
Â
->fs;;

2730 
ªs
 = 
	`vÆid©e
(
Â
);

2731 i‡(
ªs
 =
FR_OK
) {

2732 
ªs
 = 
	`dec_lock
(
Â
->
lockid
);

2733 
	`u∆ock_fs
(
fs
, 
FR_OK
);

2736 
ªs
 = 
	`dec_lock
(
Â
->
lockid
);

2740 i‡(
ªs
 =
FR_OK
Ë
Â
->
fs
 = 0;

2741  
ªs
;

2743 
	}
}

2752 #i‡
_FS_RPATH
 >= 1

2754 
FRESULT
 
	$f_chdrive
 (

2755 
BYTE
 
drv


2758 i‡(
drv
 >
_VOLUMES
Ë 
FR_INVALID_DRIVE
;

2760 
CuºVﬁ
 = 
drv
;

2762  
FR_OK
;

2763 
	}
}

2767 
FRESULT
 
	$f_chdú
 (

2768 c⁄° 
TCHAR
 *
∑th


2771 
FRESULT
 
ªs
;

2772 
DIR
 
dj
;

2773 
DEF_NAMEBUF
;

2776 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 0);

2777 i‡(
ªs
 =
FR_OK
) {

2778 
	`INIT_BUF
(
dj
);

2779 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

2780 
	`FREE_BUF
();

2781 i‡(
ªs
 =
FR_OK
) {

2782 i‡(!
dj
.
dú
) {

2783 
dj
.
fs
->
cdú
 = dj.
s˛u°
;

2785 i‡(
dj
.
dú
[
DIR_Aâr
] & 
AM_DIR
)

2786 
dj
.
fs
->
cdú
 = 
	`ld_˛u°
(dj.fs, dj.
dú
);

2788 
ªs
 = 
FR_NO_PATH
;

2791 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_NO_PATH
;

2794 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

2795 
	}
}

2798 #i‡
_FS_RPATH
 >= 2

2799 
FRESULT
 
	$f_gëcwd
 (

2800 
TCHAR
 *
buff
,

2801 
UINT
 
Àn


2804 
FRESULT
 
ªs
;

2805 
DIR
 
dj
;

2806 
UINT
 
i
, 
n
;

2807 
DWORD
 
c˛
;

2808 
TCHAR
 *
ç
;

2809 
FILINFO
 
‚o
;

2810 
DEF_NAMEBUF
;

2813 *
buff
 = 0;

2814 
ªs
 = 
	`chk_mou¡ed
((c⁄° 
TCHAR
**)&
buff
, &
dj
.
fs
, 0);

2815 i‡(
ªs
 =
FR_OK
) {

2816 
	`INIT_BUF
(
dj
);

2817 
i
 = 
Àn
;

2818 
dj
.
s˛u°
 = dj.
fs
->
cdú
;

2819 (
c˛
 = 
dj
.
s˛u°
) != 0) {

2820 
ªs
 = 
	`dú_sdi
(&
dj
, 1);

2821 i‡(
ªs
 !
FR_OK
) ;

2822 
ªs
 = 
	`dú_ªad
(&
dj
, 0);

2823 i‡(
ªs
 !
FR_OK
) ;

2824 
dj
.
s˛u°
 = 
	`ld_˛u°
(dj.
fs
, dj.
dú
);

2825 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

2826 i‡(
ªs
 !
FR_OK
) ;

2828 
ªs
 = 
	`dú_ªad
(&
dj
, 0);

2829 i‡(
ªs
 !
FR_OK
) ;

2830 i‡(
c˛
 =
	`ld_˛u°
(
dj
.
fs
, dj.
dú
)) ;

2831 
ªs
 = 
	`dú_√xt
(&
dj
, 0);

2832 } 
ªs
 =
FR_OK
);

2833 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_INT_ERR
;

2834 i‡(
ªs
 !
FR_OK
) ;

2835 #i‡
_USE_LFN


2836 
‚o
.
l‚ame
 = 
buff
;

2837 
‚o
.
lfsize
 = 
i
;

2839 
	`gë_fûeöfo
(&
dj
, &
‚o
);

2840 
ç
 = 
‚o
.
‚ame
;

2841 i‡(
_USE_LFN
 && *
buff
Ë
ç
 = buff;

2842 
n
 = 0; 
ç
[n];Ç++) ;

2843 i‡(
i
 < 
n
 + 3) {

2844 
ªs
 = 
FR_NOT_ENOUGH_CORE
; ;

2846 
n
Ë
buff
[--
i
] = 
ç
[--n];

2847 
buff
[--
i
] = '/';

2849 
ç
 = 
buff
;

2850 i‡(
ªs
 =
FR_OK
) {

2851 *
ç
++ = '0' + 
CuºVﬁ
;

2852 *
ç
++ = ':';

2853 i‡(
i
 =
Àn
) {

2854 *
ç
++ = '/';

2857 *
ç
++ = 
buff
[
i
++];

2858 
i
 < 
Àn
);

2861 *
ç
 = 0;

2862 
	`FREE_BUF
();

2865 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

2866 
	}
}

2872 #i‡
_FS_MINIMIZE
 <= 2

2877 
FRESULT
 
	$f_l£ek
 (

2878 
FIL
 *
Â
,

2879 
DWORD
 
ofs


2882 
FRESULT
 
ªs
;

2885 
ªs
 = 
	`vÆid©e
(
Â
);

2886 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
Â
->
fs
,Ñes);

2887 i‡(
Â
->
Êag
 & 
FA__ERROR
)

2888 
	`LEAVE_FF
(
Â
->
fs
, 
FR_INT_ERR
);

2890 #i‡
_USE_FASTSEEK


2891 i‡(
Â
->
˛tbl
) {

2892 
DWORD
 
˛
, 
p˛
, 
n˛
, 
t˛
, 
dsc
, 
éí
, 
uÀn
, *
tbl
;

2894 i‡(
ofs
 =
CREATE_LINKMAP
) {

2895 
tbl
 = 
Â
->
˛tbl
;

2896 
éí
 = *
tbl
++; 
uÀn
 = 2;

2897 
˛
 = 
Â
->
s˛u°
;

2898 i‡(
˛
) {

2901 
t˛
 = 
˛
; 
n˛
 = 0; 
uÀn
 += 2;

2903 
p˛
 = 
˛
; 
n˛
++;

2904 
˛
 = 
	`gë_Át
(
Â
->
fs
, cl);

2905 i‡(
˛
 <1Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2906 i‡(
˛
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2907 } 
˛
 =
p˛
 + 1);

2908 i‡(
uÀn
 <
éí
) {

2909 *
tbl
++ = 
n˛
; *tbl++ = 
t˛
;

2911 } 
˛
 < 
Â
->
fs
->
n_Áã¡
);

2913 *
Â
->
˛tbl
 = 
uÀn
;

2914 i‡(
uÀn
 <
éí
)

2915 *
tbl
 = 0;

2917 
ªs
 = 
FR_NOT_ENOUGH_CORE
;

2920 i‡(
ofs
 > 
Â
->
fsize
)

2921 
ofs
 = 
Â
->
fsize
;

2922 
Â
->
Âå
 = 
ofs
;

2923 i‡(
ofs
) {

2924 
Â
->
˛u°
 = 
	`˛mt_˛u°
(Â, 
ofs
 - 1);

2925 
dsc
 = 
	`˛u°2£˘
(
Â
->
fs
, fp->
˛u°
);

2926 i‡(!
dsc
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2927 
dsc
 +(
ofs
 - 1Ë/ 
	`SS
(
Â
->
fs
Ë& (Â->fs->
csize
 - 1);

2928 i‡(
Â
->
Âå
 % 
	`SS
(Â->
fs
Ë&& 
dsc
 !Â->
d£˘
) {

2929 #i‡!
_FS_TINY


2930 #i‡!
_FS_READONLY


2931 i‡(
Â
->
Êag
 & 
FA__DIRTY
) {

2932 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, fp->
buf
, fp->
d£˘
, 1Ë!
RES_OK
)

2933 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2934 
Â
->
Êag
 &~
FA__DIRTY
;

2937 i‡(
	`disk_ªad
(
Â
->
fs
->
drv
, fp->
buf
, 
dsc
, 1Ë!
RES_OK
)

2938 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2940 
Â
->
d£˘
 = 
dsc
;

2949 
DWORD
 
˛°
, 
bcs
, 
n£˘
, 
iÂå
;

2951 i‡(
ofs
 > 
Â
->
fsize


2952 #i‡!
_FS_READONLY


2953 && !(
Â
->
Êag
 & 
FA_WRITE
)

2955 Ë
ofs
 = 
Â
->
fsize
;

2957 
iÂå
 = 
Â
->
Âå
;

2958 
Â
->
Âå
 = 
n£˘
 = 0;

2959 i‡(
ofs
) {

2960 
bcs
 = (
DWORD
)
Â
->
fs
->
csize
 * 
	`SS
(fp->fs);

2961 i‡(
iÂå
 > 0 &&

2962 (
ofs
 - 1Ë/ 
bcs
 >(
iÂå
 - 1) / bcs) {

2963 
Â
->
Âå
 = (
iÂå
 - 1Ë& ~(
bcs
 - 1);

2964 
ofs
 -
Â
->
Âå
;

2965 
˛°
 = 
Â
->
˛u°
;

2967 
˛°
 = 
Â
->
s˛u°
;

2968 #i‡!
_FS_READONLY


2969 i‡(
˛°
 == 0) {

2970 
˛°
 = 
	`¸óã_chaö
(
Â
->
fs
, 0);

2971 i‡(
˛°
 =1Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2972 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2973 
Â
->
s˛u°
 = 
˛°
;

2976 
Â
->
˛u°
 = 
˛°
;

2978 i‡(
˛°
 != 0) {

2979 
ofs
 > 
bcs
) {

2980 #i‡!
_FS_READONLY


2981 i‡(
Â
->
Êag
 & 
FA_WRITE
) {

2982 
˛°
 = 
	`¸óã_chaö
(
Â
->
fs
, clst);

2983 i‡(
˛°
 == 0) {

2984 
ofs
 = 
bcs
; ;

2988 
˛°
 = 
	`gë_Át
(
Â
->
fs
, clst);

2989 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

2990 i‡(
˛°
 <1 || cl° >
Â
->
fs
->
n_Áã¡
Ë
	`ABORT
(Â->fs, 
FR_INT_ERR
);

2991 
Â
->
˛u°
 = 
˛°
;

2992 
Â
->
Âå
 +
bcs
;

2993 
ofs
 -
bcs
;

2995 
Â
->
Âå
 +
ofs
;

2996 i‡(
ofs
 % 
	`SS
(
Â
->
fs
)) {

2997 
n£˘
 = 
	`˛u°2£˘
(
Â
->
fs
, 
˛°
);

2998 i‡(!
n£˘
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

2999 
n£˘
 +
ofs
 / 
	`SS
(
Â
->
fs
);

3003 i‡(
Â
->
Âå
 % 
	`SS
(Â->
fs
Ë&& 
n£˘
 !Â->
d£˘
) {

3004 #i‡!
_FS_TINY


3005 #i‡!
_FS_READONLY


3006 i‡(
Â
->
Êag
 & 
FA__DIRTY
) {

3007 i‡(
	`disk_wrôe
(
Â
->
fs
->
drv
, fp->
buf
, fp->
d£˘
, 1Ë!
RES_OK
)

3008 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

3009 
Â
->
Êag
 &~
FA__DIRTY
;

3012 i‡(
	`disk_ªad
(
Â
->
fs
->
drv
, fp->
buf
, 
n£˘
, 1Ë!
RES_OK
)

3013 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

3015 
Â
->
d£˘
 = 
n£˘
;

3017 #i‡!
_FS_READONLY


3018 i‡(
Â
->
Âå
 > fp->
fsize
) {

3019 
Â
->
fsize
 = fp->
Âå
;

3020 
Â
->
Êag
 |
FA__WRITTEN
;

3025 
	`LEAVE_FF
(
Â
->
fs
, 
ªs
);

3026 
	}
}

3030 #i‡
_FS_MINIMIZE
 <= 1

3035 
FRESULT
 
	$f_›ídú
 (

3036 
DIR
 *
dj
,

3037 c⁄° 
TCHAR
 *
∑th


3040 
FRESULT
 
ªs
;

3041 
FATFS
 *
fs
;

3042 
DEF_NAMEBUF
;

3045 i‡(!
dj
Ë 
FR_INVALID_OBJECT
;

3047 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
->
fs
, 0);

3048 
fs
 = 
dj
->fs;

3049 i‡(
ªs
 =
FR_OK
) {

3050 
	`INIT_BUF
(*
dj
);

3051 
ªs
 = 
	`fﬁlow_∑th
(
dj
, 
∑th
);

3052 
	`FREE_BUF
();

3053 i‡(
ªs
 =
FR_OK
) {

3054 i‡(
dj
->
dú
) {

3055 i‡(
dj
->
dú
[
DIR_Aâr
] & 
AM_DIR
) {

3056 
dj
->
s˛u°
 = 
	`ld_˛u°
(
fs
, dj->
dú
);

3058 
ªs
 = 
FR_NO_PATH
;

3061 i‡(
ªs
 =
FR_OK
) {

3062 
dj
->
id
 = 
fs
->id;

3063 
ªs
 = 
	`dú_sdi
(
dj
, 0);

3066 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_NO_PATH
;

3067 i‡(
ªs
 !
FR_OK
Ë
dj
->
fs
 = 0;

3069 
dj
->
fs
 = 0;

3072 
	`LEAVE_FF
(
fs
, 
ªs
);

3073 
	}
}

3082 
FRESULT
 
	$f_ªaddú
 (

3083 
DIR
 *
dj
,

3084 
FILINFO
 *
‚o


3087 
FRESULT
 
ªs
;

3088 
DEF_NAMEBUF
;

3091 
ªs
 = 
	`vÆid©e
(
dj
);

3092 i‡(
ªs
 =
FR_OK
) {

3093 i‡(!
‚o
) {

3094 
ªs
 = 
	`dú_sdi
(
dj
, 0);

3096 
	`INIT_BUF
(*
dj
);

3097 
ªs
 = 
	`dú_ªad
(
dj
, 0);

3098 i‡(
ªs
 =
FR_NO_FILE
) {

3099 
dj
->
£˘
 = 0;

3100 
ªs
 = 
FR_OK
;

3102 i‡(
ªs
 =
FR_OK
) {

3103 
	`gë_fûeöfo
(
dj
, 
‚o
);

3104 
ªs
 = 
	`dú_√xt
(
dj
, 0);

3105 i‡(
ªs
 =
FR_NO_FILE
) {

3106 
dj
->
£˘
 = 0;

3107 
ªs
 = 
FR_OK
;

3110 
	`FREE_BUF
();

3114 
	`LEAVE_FF
(
dj
->
fs
, 
ªs
);

3115 
	}
}

3119 #i‡
_FS_MINIMIZE
 == 0

3124 
FRESULT
 
	$f_°©
 (

3125 c⁄° 
TCHAR
 *
∑th
,

3126 
FILINFO
 *
‚o


3129 
FRESULT
 
ªs
;

3130 
DIR
 
dj
;

3131 
DEF_NAMEBUF
;

3134 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 0);

3135 i‡(
ªs
 =
FR_OK
) {

3136 
	`INIT_BUF
(
dj
);

3137 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3138 i‡(
ªs
 =
FR_OK
) {

3139 i‡(
dj
.
dú
)

3140 
	`gë_fûeöfo
(&
dj
, 
‚o
);

3142 
ªs
 = 
FR_INVALID_NAME
;

3144 
	`FREE_BUF
();

3147 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3148 
	}
}

3152 #i‡!
_FS_READONLY


3157 
FRESULT
 
	$f_gë‰ì
 (

3158 c⁄° 
TCHAR
 *
∑th
,

3159 
DWORD
 *
n˛°
,

3160 
FATFS
 **
Átfs


3163 
FRESULT
 
ªs
;

3164 
FATFS
 *
fs
;

3165 
DWORD
 
n
, 
˛°
, 
£˘
, 
°©
;

3166 
UINT
 
i
;

3167 
BYTE
 
Át
, *
p
;

3171 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, 
Átfs
, 0);

3172 
fs
 = *
Átfs
;

3173 i‡(
ªs
 =
FR_OK
) {

3175 i‡(
fs
->
‰ì_˛u°
 <fs->
n_Áã¡
 - 2) {

3176 *
n˛°
 = 
fs
->
‰ì_˛u°
;

3179 
Át
 = 
fs
->
fs_ty≥
;

3180 
n
 = 0;

3181 i‡(
Át
 =
FS_FAT12
) {

3182 
˛°
 = 2;

3184 
°©
 = 
	`gë_Át
(
fs
, 
˛°
);

3185 i‡(
°©
 =0xFFFFFFFFË{ 
ªs
 = 
FR_DISK_ERR
; ; }

3186 i‡(
°©
 =1Ë{ 
ªs
 = 
FR_INT_ERR
; ; }

3187 i‡(
°©
 =0Ë
n
++;

3188 } ++
˛°
 < 
fs
->
n_Áã¡
);

3190 
˛°
 = 
fs
->
n_Áã¡
;

3191 
£˘
 = 
fs
->
Átba£
;

3192 
i
 = 0; 
p
 = 0;

3194 i‡(!
i
) {

3195 
ªs
 = 
	`move_wödow
(
fs
, 
£˘
++);

3196 i‡(
ªs
 !
FR_OK
) ;

3197 
p
 = 
fs
->
wö
;

3198 
i
 = 
	`SS
(
fs
);

3200 i‡(
Át
 =
FS_FAT16
) {

3201 i‡(
	`LD_WORD
(
p
Ë=0Ë
n
++;

3202 
p
 +2; 
i
 -= 2;

3204 i‡((
	`LD_DWORD
(
p
Ë& 0x0FFFFFFFË=0Ë
n
++;

3205 
p
 +4; 
i
 -= 4;

3207 } --
˛°
);

3209 
fs
->
‰ì_˛u°
 = 
n
;

3210 i‡(
Át
 =
FS_FAT32
Ë
fs
->
fsi_Êag
 = 1;

3211 *
n˛°
 = 
n
;

3214 
	`LEAVE_FF
(
fs
, 
ªs
);

3215 
	}
}

3224 
FRESULT
 
	$f_åunˇã
 (

3225 
FIL
 *
Â


3228 
FRESULT
 
ªs
;

3229 
DWORD
 
n˛
;

3232 
ªs
 = 
	`vÆid©e
(
Â
);

3233 i‡(
ªs
 =
FR_OK
) {

3234 i‡(
Â
->
Êag
 & 
FA__ERROR
) {

3235 
ªs
 = 
FR_INT_ERR
;

3237 i‡(!(
Â
->
Êag
 & 
FA_WRITE
))

3238 
ªs
 = 
FR_DENIED
;

3241 i‡(
ªs
 =
FR_OK
) {

3242 i‡(
Â
->
fsize
 > fp->
Âå
) {

3243 
Â
->
fsize
 = fp->
Âå
;

3244 
Â
->
Êag
 |
FA__WRITTEN
;

3245 i‡(
Â
->
Âå
 == 0) {

3246 
ªs
 = 
	`ªmove_chaö
(
Â
->
fs
, fp->
s˛u°
);

3247 
Â
->
s˛u°
 = 0;

3249 
n˛
 = 
	`gë_Át
(
Â
->
fs
, fp->
˛u°
);

3250 
ªs
 = 
FR_OK
;

3251 i‡(
n˛
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

3252 i‡(
n˛
 =1Ë
ªs
 = 
FR_INT_ERR
;

3253 i‡(
ªs
 =
FR_OK
 && 
n˛
 < 
Â
->
fs
->
n_Áã¡
) {

3254 
ªs
 = 
	`put_Át
(
Â
->
fs
, fp->
˛u°
, 0x0FFFFFFF);

3255 i‡(
ªs
 =
FR_OK
Ëª†
	`ªmove_chaö
(
Â
->
fs
, 
n˛
);

3259 i‡(
ªs
 !
FR_OK
Ë
Â
->
Êag
 |
FA__ERROR
;

3262 
	`LEAVE_FF
(
Â
->
fs
, 
ªs
);

3263 
	}
}

3272 
FRESULT
 
	$f_u∆ök
 (

3273 c⁄° 
TCHAR
 *
∑th


3276 
FRESULT
 
ªs
;

3277 
DIR
 
dj
, 
sdj
;

3278 
BYTE
 *
dú
;

3279 
DWORD
 
d˛°
;

3280 
DEF_NAMEBUF
;

3283 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 1);

3284 i‡(
ªs
 =
FR_OK
) {

3285 
	`INIT_BUF
(
dj
);

3286 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3287 i‡(
_FS_RPATH
 && 
ªs
 =
FR_OK
 && (
dj
.
‚
[
NS
] & 
NS_DOT
))

3288 
ªs
 = 
FR_INVALID_NAME
;

3289 #i‡
_FS_LOCK


3290 i‡(
ªs
 =
FR_OK
Ëª†
	`chk_lock
(&
dj
, 2);

3292 i‡(
ªs
 =
FR_OK
) {

3293 
dú
 = 
dj
.dir;

3294 i‡(!
dú
) {

3295 
ªs
 = 
FR_INVALID_NAME
;

3297 i‡(
dú
[
DIR_Aâr
] & 
AM_RDO
)

3298 
ªs
 = 
FR_DENIED
;

3300 
d˛°
 = 
	`ld_˛u°
(
dj
.
fs
, 
dú
);

3301 i‡(
ªs
 =
FR_OK
 && (
dú
[
DIR_Aâr
] & 
AM_DIR
)) {

3302 i‡(
d˛°
 < 2) {

3303 
ªs
 = 
FR_INT_ERR
;

3305 
	`mem_˝y
(&
sdj
, &
dj
,  (
DIR
));

3306 
sdj
.
s˛u°
 = 
d˛°
;

3307 
ªs
 = 
	`dú_sdi
(&
sdj
, 2);

3308 i‡(
ªs
 =
FR_OK
) {

3309 
ªs
 = 
	`dú_ªad
(&
sdj
, 0);

3310 i‡(
ªs
 =
FR_OK


3311 #i‡
_FS_RPATH


3312 || 
d˛°
 =
dj
.
fs
->
cdú


3314 Ë
ªs
 = 
FR_DENIED
;

3315 i‡(
ªs
 =
FR_NO_FILE
Ëª†
FR_OK
;

3319 i‡(
ªs
 =
FR_OK
) {

3320 
ªs
 = 
	`dú_ªmove
(&
dj
);

3321 i‡(
ªs
 =
FR_OK
) {

3322 i‡(
d˛°
)

3323 
ªs
 = 
	`ªmove_chaö
(
dj
.
fs
, 
d˛°
);

3324 i‡(
ªs
 =
FR_OK
Ëª†
	`sync_fs
(
dj
.
fs
);

3328 
	`FREE_BUF
();

3331 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3332 
	}
}

3341 
FRESULT
 
	$f_mkdú
 (

3342 c⁄° 
TCHAR
 *
∑th


3345 
FRESULT
 
ªs
;

3346 
DIR
 
dj
;

3347 
BYTE
 *
dú
, 
n
;

3348 
DWORD
 
dsc
, 
d˛
, 
p˛
, 
tm
 = 
	`gë_Áâime
();

3349 
DEF_NAMEBUF
;

3352 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 1);

3353 i‡(
ªs
 =
FR_OK
) {

3354 
	`INIT_BUF
(
dj
);

3355 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3356 i‡(
ªs
 =
FR_OK
Ëª†
FR_EXIST
;

3357 i‡(
_FS_RPATH
 && 
ªs
 =
FR_NO_FILE
 && (
dj
.
‚
[
NS
] & 
NS_DOT
))

3358 
ªs
 = 
FR_INVALID_NAME
;

3359 i‡(
ªs
 =
FR_NO_FILE
) {

3360 
d˛
 = 
	`¸óã_chaö
(
dj
.
fs
, 0);

3361 
ªs
 = 
FR_OK
;

3362 i‡(
d˛
 =0Ë
ªs
 = 
FR_DENIED
;

3363 i‡(
d˛
 =1Ë
ªs
 = 
FR_INT_ERR
;

3364 i‡(
d˛
 =0xFFFFFFFFË
ªs
 = 
FR_DISK_ERR
;

3365 i‡(
ªs
 =
FR_OK
)

3366 
ªs
 = 
	`sync_wödow
(
dj
.
fs
);

3367 i‡(
ªs
 =
FR_OK
) {

3368 
dsc
 = 
	`˛u°2£˘
(
dj
.
fs
, 
d˛
);

3369 
dú
 = 
dj
.
fs
->
wö
;

3370 
	`mem_£t
(
dú
, 0, 
	`SS
(
dj
.
fs
));

3371 
	`mem_£t
(
dú
+
DIR_Name
, ' ', 11);

3372 
dú
[
DIR_Name
] = '.';

3373 
dú
[
DIR_Aâr
] = 
AM_DIR
;

3374 
	`ST_DWORD
(
dú
+
DIR_WπTime
, 
tm
);

3375 
	`°_˛u°
(
dú
, 
d˛
);

3376 
	`mem_˝y
(
dú
+
SZ_DIR
, dir, SZ_DIR);

3377 
dú
[33] = '.'; 
p˛
 = 
dj
.
s˛u°
;

3378 i‡(
dj
.
fs
->
fs_ty≥
 =
FS_FAT32
 && 
p˛
 =dj.fs->
dúba£
)

3379 
p˛
 = 0;

3380 
	`°_˛u°
(
dú
+
SZ_DIR
, 
p˛
);

3381 
n
 = 
dj
.
fs
->
csize
;Ç;Ç--) {

3382 
dj
.
fs
->
wö£˘
 = 
dsc
++;

3383 
dj
.
fs
->
wÊag
 = 1;

3384 
ªs
 = 
	`sync_wödow
(
dj
.
fs
);

3385 i‡(
ªs
 !
FR_OK
) ;

3386 
	`mem_£t
(
dú
, 0, 
	`SS
(
dj
.
fs
));

3389 i‡(
ªs
 =
FR_OK
Ëª†
	`dú_ªgi°î
(&
dj
);

3390 i‡(
ªs
 !
FR_OK
) {

3391 
	`ªmove_chaö
(
dj
.
fs
, 
d˛
);

3393 
dú
 = 
dj
.dir;

3394 
dú
[
DIR_Aâr
] = 
AM_DIR
;

3395 
	`ST_DWORD
(
dú
+
DIR_WπTime
, 
tm
);

3396 
	`°_˛u°
(
dú
, 
d˛
);

3397 
dj
.
fs
->
wÊag
 = 1;

3398 
ªs
 = 
	`sync_fs
(
dj
.
fs
);

3401 
	`FREE_BUF
();

3404 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3405 
	}
}

3414 
FRESULT
 
	$f_chmod
 (

3415 c⁄° 
TCHAR
 *
∑th
,

3416 
BYTE
 
vÆue
,

3417 
BYTE
 
mask


3420 
FRESULT
 
ªs
;

3421 
DIR
 
dj
;

3422 
BYTE
 *
dú
;

3423 
DEF_NAMEBUF
;

3426 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 1);

3427 i‡(
ªs
 =
FR_OK
) {

3428 
	`INIT_BUF
(
dj
);

3429 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3430 
	`FREE_BUF
();

3431 i‡(
_FS_RPATH
 && 
ªs
 =
FR_OK
 && (
dj
.
‚
[
NS
] & 
NS_DOT
))

3432 
ªs
 = 
FR_INVALID_NAME
;

3433 i‡(
ªs
 =
FR_OK
) {

3434 
dú
 = 
dj
.dir;

3435 i‡(!
dú
) {

3436 
ªs
 = 
FR_INVALID_NAME
;

3438 
mask
 &
AM_RDO
|
AM_HID
|
AM_SYS
|
AM_ARC
;

3439 
dú
[
DIR_Aâr
] = (
vÆue
 & 
mask
Ë| (dú[DIR_Aâr] & (
BYTE
)~mask);

3440 
dj
.
fs
->
wÊag
 = 1;

3441 
ªs
 = 
	`sync_fs
(
dj
.
fs
);

3446 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3447 
	}
}

3456 
FRESULT
 
	$f_utime
 (

3457 c⁄° 
TCHAR
 *
∑th
,

3458 c⁄° 
FILINFO
 *
‚o


3461 
FRESULT
 
ªs
;

3462 
DIR
 
dj
;

3463 
BYTE
 *
dú
;

3464 
DEF_NAMEBUF
;

3467 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 1);

3468 i‡(
ªs
 =
FR_OK
) {

3469 
	`INIT_BUF
(
dj
);

3470 
ªs
 = 
	`fﬁlow_∑th
(&
dj
, 
∑th
);

3471 
	`FREE_BUF
();

3472 i‡(
_FS_RPATH
 && 
ªs
 =
FR_OK
 && (
dj
.
‚
[
NS
] & 
NS_DOT
))

3473 
ªs
 = 
FR_INVALID_NAME
;

3474 i‡(
ªs
 =
FR_OK
) {

3475 
dú
 = 
dj
.dir;

3476 i‡(!
dú
) {

3477 
ªs
 = 
FR_INVALID_NAME
;

3479 
	`ST_WORD
(
dú
+
DIR_WπTime
, 
‚o
->
·ime
);

3480 
	`ST_WORD
(
dú
+
DIR_WπD©e
, 
‚o
->
fd©e
);

3481 
dj
.
fs
->
wÊag
 = 1;

3482 
ªs
 = 
	`sync_fs
(
dj
.
fs
);

3487 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3488 
	}
}

3497 
FRESULT
 
	$f_ª«me
 (

3498 c⁄° 
TCHAR
 *
∑th_ﬁd
,

3499 c⁄° 
TCHAR
 *
∑th_√w


3502 
FRESULT
 
ªs
;

3503 
DIR
 
djo
, 
djn
;

3504 
BYTE
 
buf
[21], *
dú
;

3505 
DWORD
 
dw
;

3506 
DEF_NAMEBUF
;

3509 
ªs
 = 
	`chk_mou¡ed
(&
∑th_ﬁd
, &
djo
.
fs
, 1);

3510 i‡(
ªs
 =
FR_OK
) {

3511 
djn
.
fs
 = 
djo
.fs;

3512 
	`INIT_BUF
(
djo
);

3513 
ªs
 = 
	`fﬁlow_∑th
(&
djo
, 
∑th_ﬁd
);

3514 i‡(
_FS_RPATH
 && 
ªs
 =
FR_OK
 && (
djo
.
‚
[
NS
] & 
NS_DOT
))

3515 
ªs
 = 
FR_INVALID_NAME
;

3516 #i‡
_FS_LOCK


3517 i‡(
ªs
 =
FR_OK
Ëª†
	`chk_lock
(&
djo
, 2);

3519 i‡(
ªs
 =
FR_OK
) {

3520 i‡(!
djo
.
dú
) {

3521 
ªs
 = 
FR_NO_FILE
;

3523 
	`mem_˝y
(
buf
, 
djo
.
dú
+
DIR_Aâr
, 21);

3524 
	`mem_˝y
(&
djn
, &
djo
,  (
DIR
));

3525 
ªs
 = 
	`fﬁlow_∑th
(&
djn
, 
∑th_√w
);

3526 i‡(
ªs
 =
FR_OK
Ëª†
FR_EXIST
;

3527 i‡(
ªs
 =
FR_NO_FILE
) {

3529 
ªs
 = 
	`dú_ªgi°î
(&
djn
);

3530 i‡(
ªs
 =
FR_OK
) {

3531 
dú
 = 
djn
.dir;

3532 
	`mem_˝y
(
dú
+13, 
buf
+2, 19);

3533 
dú
[
DIR_Aâr
] = 
buf
[0] | 
AM_ARC
;

3534 
djo
.
fs
->
wÊag
 = 1;

3535 i‡(
djo
.
s˛u°
 !
djn
.s˛u° && (
dú
[
DIR_Aâr
] & 
AM_DIR
)) {

3536 
dw
 = 
	`˛u°2£˘
(
djo
.
fs
, 
	`ld_˛u°
(djo.fs, 
dú
));

3537 i‡(!
dw
) {

3538 
ªs
 = 
FR_INT_ERR
;

3540 
ªs
 = 
	`move_wödow
(
djo
.
fs
, 
dw
);

3541 
dú
 = 
djo
.
fs
->
wö
+
SZ_DIR
;

3542 i‡(
ªs
 =
FR_OK
 && 
dú
[1] == '.') {

3543 
dw
 = (
djo
.
fs
->
fs_ty≥
 =
FS_FAT32
 && 
djn
.
s˛u°
 =djo.fs->
dúba£
) ? 0 : djn.sclust;

3544 
	`°_˛u°
(
dú
, 
dw
);

3545 
djo
.
fs
->
wÊag
 = 1;

3549 i‡(
ªs
 =
FR_OK
) {

3550 
ªs
 = 
	`dú_ªmove
(&
djo
);

3551 i‡(
ªs
 =
FR_OK
)

3552 
ªs
 = 
	`sync_fs
(
djo
.
fs
);

3559 
	`FREE_BUF
();

3562 
	`LEAVE_FF
(
djo
.
fs
, 
ªs
);

3563 
	}
}

3572 #i‡
_USE_LABEL


3577 
FRESULT
 
	$f_gëœbñ
 (

3578 c⁄° 
TCHAR
* 
∑th
,

3579 
TCHAR
* 
œbñ
,

3580 
DWORD
* 
¢


3583 
FRESULT
 
ªs
;

3584 
DIR
 
dj
;

3585 
UINT
 
i
, 
j
;

3589 
ªs
 = 
	`chk_mou¡ed
(&
∑th
, &
dj
.
fs
, 0);

3592 i‡(
ªs
 =
FR_OK
 && 
œbñ
) {

3593 
dj
.
s˛u°
 = 0;

3594 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

3595 i‡(
ªs
 =
FR_OK
) {

3596 
ªs
 = 
	`dú_ªad
(&
dj
, 1);

3597 i‡(
ªs
 =
FR_OK
) {

3598 #i‡
_LFN_UNICODE


3599 
WCHAR
 
w
;

3600 
i
 = 
j
 = 0;

3602 
w
 = (
i
 < 11Ë? 
dj
.
dú
[i++] : ' ';

3603 i‡(
	`IsDBCS1
(
w
Ë&& 
i
 < 11 && 
	`IsDBCS2
(
dj
.
dú
[i]))

3604 
w
 = (w << 8Ë| 
dj
.
dú
[
i
++];

3605 
œbñ
[
j
++] = 
	`ff_c⁄vît
(
w
, 1);

3606 } 
j
 < 11);

3608 
	`mem_˝y
(
œbñ
, 
dj
.
dú
, 11);

3610 
j
 = 11;

3612 
œbñ
[
j
] = 0;

3613 i‡(!
j
) ;

3614 } 
œbñ
[--
j
] == ' ');

3616 i‡(
ªs
 =
FR_NO_FILE
) {

3617 
œbñ
[0] = 0;

3618 
ªs
 = 
FR_OK
;

3624 i‡(
ªs
 =
FR_OK
 && 
¢
) {

3625 
ªs
 = 
	`move_wödow
(
dj
.
fs
, dj.fs->
vﬁba£
);

3626 i‡(
ªs
 =
FR_OK
) {

3627 
i
 = 
dj
.
fs
->
fs_ty≥
 =
FS_FAT32
 ? 
BS_VﬁID32
 : 
BS_VﬁID
;

3628 *
¢
 = 
	`LD_DWORD
(&
dj
.
fs
->
wö
[
i
]);

3632 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3633 
	}
}

3637 #i‡!
_FS_READONLY


3642 
FRESULT
 
	$f_£éabñ
 (

3643 c⁄° 
TCHAR
* 
œbñ


3646 
FRESULT
 
ªs
;

3647 
DIR
 
dj
;

3648 
BYTE
 
vn
[11];

3649 
UINT
 
i
, 
j
, 
¶
;

3650 
WCHAR
 
w
;

3651 
DWORD
 
tm
;

3655 
ªs
 = 
	`chk_mou¡ed
(&
œbñ
, &
dj
.
fs
, 1);

3656 i‡(
ªs
Ë
	`LEAVE_FF
(
dj
.
fs
,Ñes);

3659 
vn
[0] = 0;

3660 
¶
 = 0; 
œbñ
[sl]; sl++) ;

3661  ; 
¶
 && 
œbñ
[sl-1] == ' '; sl--) ;

3662 i‡(
¶
) {

3663 
i
 = 
j
 = 0;

3665 #i‡
_LFN_UNICODE


3666 
w
 = 
	`ff_c⁄vît
(
	`ff_wtouµî
(
œbñ
[
i
++]), 0);

3668 
w
 = (
BYTE
)
œbñ
[
i
++];

3669 i‡(
	`IsDBCS1
(
w
))

3670 
w
 = (
j
 < 10 && 
i
 < 
¶
 && 
	`IsDBCS2
(
œbñ
[i])Ë? (w << 8Ë| (
BYTE
)label[i++] : 0;

3671 #i‡
_USE_LFN


3672 
w
 = 
	`ff_c⁄vît
(
	`ff_wtouµî
(ff_convert(w, 1)), 0);

3674 i‡(
	`IsLowî
(
w
)) w -= 0x20;

3675 #ifde‡
_EXCVT


3676 i‡(
w
 >0x80Ëw = 
ExCvt
[w - 0x80];

3678 i‡(!
_DF1S
 && 
w
 >= 0x80) w = 0;

3682 i‡(!
w
 || 
	`chk_chr
("\"*+,.:;<=>\?[]|\x7F", wË|| 
j
 >(
UINT
)((w >= 0x100) ? 10 : 11))

3683 
	`LEAVE_FF
(
dj
.
fs
, 
FR_INVALID_NAME
);

3684 i‡(
w
 >0x100Ë
vn
[
j
++] = (
BYTE
)(w >> 8);

3685 
vn
[
j
++] = (
BYTE
)
w
;

3686 } 
i
 < 
¶
);

3687 
j
 < 11Ë
vn
[j++] = ' ';

3691 
dj
.
s˛u°
 = 0;

3692 
ªs
 = 
	`dú_sdi
(&
dj
, 0);

3693 i‡(
ªs
 =
FR_OK
) {

3694 
ªs
 = 
	`dú_ªad
(&
dj
, 1);

3695 i‡(
ªs
 =
FR_OK
) {

3696 i‡(
vn
[0]) {

3697 
	`mem_˝y
(
dj
.
dú
, 
vn
, 11);

3698 
tm
 = 
	`gë_Áâime
();

3699 
	`ST_DWORD
(
dj
.
dú
+
DIR_WπTime
, 
tm
);

3701 
dj
.
dú
[0] = 
DDE
;

3703 
dj
.
fs
->
wÊag
 = 1;

3704 
ªs
 = 
	`sync_fs
(
dj
.
fs
);

3706 i‡(
ªs
 =
FR_NO_FILE
) {

3707 
ªs
 = 
FR_OK
;

3708 i‡(
vn
[0]) {

3709 
ªs
 = 
	`dú_Æloc
(&
dj
, 1);

3710 i‡(
ªs
 =
FR_OK
) {

3711 
	`mem_£t
(
dj
.
dú
, 0, 
SZ_DIR
);

3712 
	`mem_˝y
(
dj
.
dú
, 
vn
, 11);

3713 
dj
.
dú
[
DIR_Aâr
] = 
AM_VOL
;

3714 
tm
 = 
	`gë_Áâime
();

3715 
	`ST_DWORD
(
dj
.
dú
+
DIR_WπTime
, 
tm
);

3716 
dj
.
fs
->
wÊag
 = 1;

3717 
ªs
 = 
	`sync_fs
(
dj
.
fs
);

3724 
	`LEAVE_FF
(
dj
.
fs
, 
ªs
);

3725 
	}
}

3735 #i‡
_USE_FORWARD
 && 
_FS_TINY


3737 
FRESULT
 
f_f‹w¨d
 (

3738 
FIL
 *
Â
,

3739 
	$UINT
 (*
func
)(c⁄° 
BYTE
*,
UINT
),

3740 
UINT
 
btf
,

3741 
UINT
 *
bf


3744 
FRESULT
 
ªs
;

3745 
DWORD
 
ªmaö
, 
˛°
, 
£˘
;

3746 
UINT
 
r˙t
;

3747 
BYTE
 
c£˘
;

3750 *
bf
 = 0;

3752 
ªs
 = 
	`vÆid©e
(
Â
);

3753 i‡(
ªs
 !
FR_OK
Ë
	`LEAVE_FF
(
Â
->
fs
,Ñes);

3754 i‡(
Â
->
Êag
 & 
FA__ERROR
)

3755 
	`LEAVE_FF
(
Â
->
fs
, 
FR_INT_ERR
);

3756 i‡(!(
Â
->
Êag
 & 
FA_READ
))

3757 
	`LEAVE_FF
(
Â
->
fs
, 
FR_DENIED
);

3759 
ªmaö
 = 
Â
->
fsize
 - fp->
Âå
;

3760 i‡(
btf
 > 
ªmaö
Ëbt‡(
UINT
)remain;

3762  ; 
btf
 && (*
func
)(0, 0);

3763 
Â
->
Âå
 +
r˙t
, *
bf
 +r˙t, 
btf
 -=Ñcnt) {

3764 
c£˘
 = (
BYTE
)(
Â
->
Âå
 / 
	`SS
(Â->
fs
Ë& (Â->fs->
csize
 - 1));

3765 i‡((
Â
->
Âå
 % 
	`SS
(Â->
fs
)) == 0) {

3766 i‡(!
c£˘
) {

3767 
˛°
 = (
Â
->
Âå
 == 0) ?

3768 
Â
->
s˛u°
 : 
	`gë_Át
(Â->
fs
, fp->
˛u°
);

3769 i‡(
˛°
 <1Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

3770 i‡(
˛°
 =0xFFFFFFFFË
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

3771 
Â
->
˛u°
 = 
˛°
;

3774 
£˘
 = 
	`˛u°2£˘
(
Â
->
fs
, fp->
˛u°
);

3775 i‡(!
£˘
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

3776 
£˘
 +
c£˘
;

3777 i‡(
	`move_wödow
(
Â
->
fs
, 
£˘
))

3778 
	`ABORT
(
Â
->
fs
, 
FR_DISK_ERR
);

3779 
Â
->
d£˘
 = 
£˘
;

3780 
r˙t
 = 
	`SS
(
Â
->
fs
Ë- (
WORD
)(Â->
Âå
 % SS(fp->fs));

3781 i‡(
r˙t
 > 
btf
)Ñcnt = btf;

3782 
r˙t
 = (*
func
)(&
Â
->
fs
->
wö
[(
WORD
)Â->
Âå
 % 
	`SS
(fp->fs)],Ñcnt);

3783 i‡(!
r˙t
Ë
	`ABORT
(
Â
->
fs
, 
FR_INT_ERR
);

3786 
	`LEAVE_FF
(
Â
->
fs
, 
FR_OK
);

3787 
	}
}

3792 #i‡
_USE_MKFS
 && !
_FS_READONLY


3796 
	#N_ROOTDIR
 512

	)

3797 
	#N_FATS
 1

	)

3800 
FRESULT
 
	$f_mkfs
 (

3801 
BYTE
 
vﬁ
,

3802 
BYTE
 
sfd
,

3803 
UINT
 
au


3806 c⁄° 
WORD
 
v°
[] = { 1024, 512, 256, 128, 64, 32, 16, 8, 4, 2, 0};

3807 c⁄° 
WORD
 
c°
[] = {32768, 16384, 8192, 4096, 2048, 16384, 8192, 4096, 2048, 1024, 512};

3808 
BYTE
 
fmt
, 
md
, 
sys
, *
tbl
, 
pdrv
, 
∑π
;

3809 
DWORD
 
n_˛°
, 
vs
, 
n
, 
w£˘
;

3810 
UINT
 
i
;

3811 
DWORD
 
b_vﬁ
, 
b_Át
, 
b_dú
, 
b_d©a
;

3812 
DWORD
 
n_vﬁ
, 
n_rsv
, 
n_Át
, 
n_dú
;

3813 
FATFS
 *
fs
;

3814 
DSTATUS
 
°©
;

3818 i‡(
vﬁ
 >
_VOLUMES
Ë 
FR_INVALID_DRIVE
;

3819 i‡(
sfd
 > 1Ë 
FR_INVALID_PARAMETER
;

3820 i‡(
au
 & (au - 1)Ë 
FR_INVALID_PARAMETER
;

3821 
fs
 = 
F©Fs
[
vﬁ
];

3822 i‡(!
fs
Ë 
FR_NOT_ENABLED
;

3823 
fs
->
fs_ty≥
 = 0;

3824 
pdrv
 = 
	`LD2PD
(
vﬁ
);

3825 
∑π
 = 
	`LD2PT
(
vﬁ
);

3828 
°©
 = 
	`disk_öôülize
(
pdrv
);

3829 i‡(
°©
 & 
STA_NOINIT
Ë 
FR_NOT_READY
;

3830 i‡(
°©
 & 
STA_PROTECT
Ë 
FR_WRITE_PROTECTED
;

3831 #i‡
_MAX_SS
 != 512

3832 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_SIZE
, &
	`SS
(
fs
)Ë!
RES_OK
 || SS(fsË> 
_MAX_SS
)

3833  
FR_DISK_ERR
;

3835 i‡(
_MULTI_PARTITION
 && 
∑π
) {

3837 i‡(
	`disk_ªad
(
pdrv
, 
fs
->
wö
, 0, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

3838 i‡(
	`LD_WORD
(
fs
->
wö
+
BS_55AA
Ë!0xAA55Ë 
FR_MKFS_ABORTED
;

3839 
tbl
 = &
fs
->
wö
[
MBR_TabÀ
 + (
∑π
 - 1Ë* 
SZ_PTE
];

3840 i‡(!
tbl
[4]Ë 
FR_MKFS_ABORTED
;

3841 
b_vﬁ
 = 
	`LD_DWORD
(
tbl
+8);

3842 
n_vﬁ
 = 
	`LD_DWORD
(
tbl
+12);

3845 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_COUNT
, &
n_vﬁ
Ë!
RES_OK
 ||Ç_vol < 128)

3846  
FR_DISK_ERR
;

3847 
b_vﬁ
 = (
sfd
) ? 0 : 63;

3848 
n_vﬁ
 -
b_vﬁ
;

3851 i‡(!
au
) {

3852 
vs
 = 
n_vﬁ
 / (2000 / (
	`SS
(
fs
) / 512));

3853 
i
 = 0; 
vs
 < 
v°
[i]; i++) ;

3854 
au
 = 
c°
[
i
];

3856 
au
 /
	`SS
(
fs
);

3857 i‡(
au
 == 0)áu = 1;

3858 i‡(
au
 > 128)áu = 128;

3861 
n_˛°
 = 
n_vﬁ
 / 
au
;

3862 
fmt
 = 
FS_FAT12
;

3863 i‡(
n_˛°
 >
MIN_FAT16
Ë
fmt
 = 
FS_FAT16
;

3864 i‡(
n_˛°
 >
MIN_FAT32
Ë
fmt
 = 
FS_FAT32
;

3867 i‡(
fmt
 =
FS_FAT32
) {

3868 
n_Át
 = ((
n_˛°
 * 4Ë+ 8 + 
	`SS
(
fs
) - 1) / SS(fs);

3869 
n_rsv
 = 32;

3870 
n_dú
 = 0;

3872 
n_Át
 = (
fmt
 =
FS_FAT12
Ë? (
n_˛°
 * 3 + 1) / 2 + 3 : (n_clst * 2) + 4;

3873 
n_Át
 = (n_Áà+ 
	`SS
(
fs
) - 1) / SS(fs);

3874 
n_rsv
 = 1;

3875 
n_dú
 = (
DWORD
)
N_ROOTDIR
 * 
SZ_DIR
 / 
	`SS
(
fs
);

3877 
b_Át
 = 
b_vﬁ
 + 
n_rsv
;

3878 
b_dú
 = 
b_Át
 + 
n_Át
 * 
N_FATS
;

3879 
b_d©a
 = 
b_dú
 + 
n_dú
;

3880 i‡(
n_vﬁ
 < 
b_d©a
 + 
au
 - 
b_vﬁ
Ë 
FR_MKFS_ABORTED
;

3883 i‡(
	`disk_io˘l
(
pdrv
, 
GET_BLOCK_SIZE
, &
n
Ë!
RES_OK
 || !n ||Ç > 32768)Ç = 1;

3884 
n
 = (
b_d©a
 +Ç - 1) & ~(n - 1);

3885 
n
 = (¿- 
b_d©a
Ë/ 
N_FATS
;

3886 i‡(
fmt
 =
FS_FAT32
) {

3887 
n_rsv
 +
n
;

3888 
b_Át
 +
n
;

3890 
n_Át
 +
n
;

3894 
n_˛°
 = (
n_vﬁ
 - 
n_rsv
 - 
n_Át
 * 
N_FATS
 - 
n_dú
Ë/ 
au
;

3895 i‡–(
fmt
 =
FS_FAT16
 && 
n_˛°
 < 
MIN_FAT16
)

3896 || (
fmt
 =
FS_FAT32
 && 
n_˛°
 < 
MIN_FAT32
))

3897  
FR_MKFS_ABORTED
;

3899 
fmt
) {

3900 
FS_FAT12
: 
sys
 = 0x01; ;

3901 
FS_FAT16
: 
sys
 = (
n_vﬁ
 < 0x10000) ? 0x04 : 0x06; ;

3902 : 
sys
 = 0x0C;

3905 i‡(
_MULTI_PARTITION
 && 
∑π
) {

3907 
tbl
 = &
fs
->
wö
[
MBR_TabÀ
 + (
∑π
 - 1Ë* 
SZ_PTE
];

3908 
tbl
[4] = 
sys
;

3909 i‡(
	`disk_wrôe
(
pdrv
, 
fs
->
wö
, 0, 1Ë!
RES_OK
Ë 
FR_DISK_ERR
;

3910 
md
 = 0xF8;

3912 i‡(
sfd
) {

3913 
md
 = 0xF0;

3915 
	`mem_£t
(
fs
->
wö
, 0, 
	`SS
(fs));

3916 
tbl
 = 
fs
->
wö
+
MBR_TabÀ
;

3917 
tbl
[1] = 1;

3918 
tbl
[2] = 1;

3919 
tbl
[3] = 0;

3920 
tbl
[4] = 
sys
;

3921 
tbl
[5] = 254;

3922 
n
 = (
b_vﬁ
 + 
n_vﬁ
) / 63 / 255;

3923 
tbl
[6] = (
BYTE
)((
n
 >> 2) | 63);

3924 
tbl
[7] = (
BYTE
)
n
;

3925 
	`ST_DWORD
(
tbl
+8, 63);

3926 
	`ST_DWORD
(
tbl
+12, 
n_vﬁ
);

3927 
	`ST_WORD
(
fs
->
wö
+
BS_55AA
, 0xAA55);

3928 i‡(
	`disk_wrôe
(
pdrv
, 
fs
->
wö
, 0, 1Ë!
RES_OK
)

3929  
FR_DISK_ERR
;

3930 
md
 = 0xF8;

3935 
tbl
 = 
fs
->
wö
;

3936 
	`mem_£t
(
tbl
, 0, 
	`SS
(
fs
));

3937 
	`mem_˝y
(
tbl
, "\xEB\xFE\x90" "MSDOS5.0", 11);

3938 
i
 = 
	`SS
(
fs
);

3939 
	`ST_WORD
(
tbl
+
BPB_BytsPîSec
, 
i
);

3940 
tbl
[
BPB_SecPîClus
] = (
BYTE
)
au
;

3941 
	`ST_WORD
(
tbl
+
BPB_RsvdSecC¡
, 
n_rsv
);

3942 
tbl
[
BPB_NumFATs
] = 
N_FATS
;

3943 
i
 = (
fmt
 =
FS_FAT32
Ë? 0 : 
N_ROOTDIR
;

3944 
	`ST_WORD
(
tbl
+
BPB_RoŸE¡C¡
, 
i
);

3945 i‡(
n_vﬁ
 < 0x10000) {

3946 
	`ST_WORD
(
tbl
+
BPB_TŸSec16
, 
n_vﬁ
);

3948 
	`ST_DWORD
(
tbl
+
BPB_TŸSec32
, 
n_vﬁ
);

3950 
tbl
[
BPB_Medü
] = 
md
;

3951 
	`ST_WORD
(
tbl
+
BPB_SecPîTrk
, 63);

3952 
	`ST_WORD
(
tbl
+
BPB_NumHóds
, 255);

3953 
	`ST_DWORD
(
tbl
+
BPB_HiddSec
, 
b_vﬁ
);

3954 
n
 = 
	`gë_Áâime
();

3955 i‡(
fmt
 =
FS_FAT32
) {

3956 
	`ST_DWORD
(
tbl
+
BS_VﬁID32
, 
n
);

3957 
	`ST_DWORD
(
tbl
+
BPB_FATSz32
, 
n_Át
);

3958 
	`ST_DWORD
(
tbl
+
BPB_RoŸClus
, 2);

3959 
	`ST_WORD
(
tbl
+
BPB_FSInfo
, 1);

3960 
	`ST_WORD
(
tbl
+
BPB_BkBoŸSec
, 6);

3961 
tbl
[
BS_DrvNum32
] = 0x80;

3962 
tbl
[
BS_BoŸSig32
] = 0x29;

3963 
	`mem_˝y
(
tbl
+
BS_VﬁLab32
, "NO NAME " "FAT32 ", 19);

3965 
	`ST_DWORD
(
tbl
+
BS_VﬁID
, 
n
);

3966 
	`ST_WORD
(
tbl
+
BPB_FATSz16
, 
n_Át
);

3967 
tbl
[
BS_DrvNum
] = 0x80;

3968 
tbl
[
BS_BoŸSig
] = 0x29;

3969 
	`mem_˝y
(
tbl
+
BS_VﬁLab
, "NO NAME " "FAT ", 19);

3971 
	`ST_WORD
(
tbl
+
BS_55AA
, 0xAA55);

3972 i‡(
	`disk_wrôe
(
pdrv
, 
tbl
, 
b_vﬁ
, 1Ë!
RES_OK
)

3973  
FR_DISK_ERR
;

3974 i‡(
fmt
 =
FS_FAT32
)

3975 
	`disk_wrôe
(
pdrv
, 
tbl
, 
b_vﬁ
 + 6, 1);

3978 
w£˘
 = 
b_Át
;

3979 
i
 = 0; i < 
N_FATS
; i++) {

3980 
	`mem_£t
(
tbl
, 0, 
	`SS
(
fs
));

3981 
n
 = 
md
;

3982 i‡(
fmt
 !
FS_FAT32
) {

3983 
n
 |(
fmt
 =
FS_FAT12
) ? 0x00FFFF00 : 0xFFFFFF00;

3984 
	`ST_DWORD
(
tbl
+0, 
n
);

3986 
n
 |= 0xFFFFFF00;

3987 
	`ST_DWORD
(
tbl
+0, 
n
);

3988 
	`ST_DWORD
(
tbl
+4, 0xFFFFFFFF);

3989 
	`ST_DWORD
(
tbl
+8, 0x0FFFFFFF);

3991 i‡(
	`disk_wrôe
(
pdrv
, 
tbl
, 
w£˘
++, 1Ë!
RES_OK
)

3992  
FR_DISK_ERR
;

3993 
	`mem_£t
(
tbl
, 0, 
	`SS
(
fs
));

3994 
n
 = 1;Ç < 
n_Át
;Ç++) {

3995 i‡(
	`disk_wrôe
(
pdrv
, 
tbl
, 
w£˘
++, 1Ë!
RES_OK
)

3996  
FR_DISK_ERR
;

4001 
i
 = (
fmt
 =
FS_FAT32
Ë? 
au
 : 
n_dú
;

4003 i‡(
	`disk_wrôe
(
pdrv
, 
tbl
, 
w£˘
++, 1Ë!
RES_OK
)

4004  
FR_DISK_ERR
;

4005 } --
i
);

4007 #i‡
_USE_ERASE


4009 
DWORD
 
eb
[2];

4011 
eb
[0] = 
w£˘
;Éb[1] = w£˘ + (
n_˛°
 - ((
fmt
 =
FS_FAT32
Ë? 1 : 0)Ë* 
au
 - 1;

4012 
	`disk_io˘l
(
pdrv
, 
CTRL_ERASE_SECTOR
, 
eb
);

4017 i‡(
fmt
 =
FS_FAT32
) {

4018 
	`ST_DWORD
(
tbl
+
FSI_LódSig
, 0x41615252);

4019 
	`ST_DWORD
(
tbl
+
FSI_SåucSig
, 0x61417272);

4020 
	`ST_DWORD
(
tbl
+
FSI_Fªe_Cou¡
, 
n_˛°
 - 1);

4021 
	`ST_DWORD
(
tbl
+
FSI_Nxt_Fªe
, 2);

4022 
	`ST_WORD
(
tbl
+
BS_55AA
, 0xAA55);

4023 
	`disk_wrôe
(
pdrv
, 
tbl
, 
b_vﬁ
 + 1, 1);

4024 
	`disk_wrôe
(
pdrv
, 
tbl
, 
b_vﬁ
 + 7, 1);

4027  (
	`disk_io˘l
(
pdrv
, 
CTRL_SYNC
, 0Ë=
RES_OK
Ë? 
FR_OK
 : 
FR_DISK_ERR
;

4028 
	}
}

4031 #i‡
_MULTI_PARTITION


4036 
FRESULT
 
	$f_fdisk
 (

4037 
BYTE
 
pdrv
,

4038 c⁄° 
DWORD
 
szt
[],

4039 * 
w‹k


4042 
UINT
 
i
, 
n
, 
sz_cyl
, 
tŸ_cyl
, 
b_cyl
, 
e_cyl
, 
p_cyl
;

4043 
BYTE
 
s_hd
, 
e_hd
, *
p
, *
buf
 = (BYTE*)
w‹k
;

4044 
DSTATUS
 
°©
;

4045 
DWORD
 
sz_disk
, 
sz_∑π
, 
s_∑π
;

4048 
°©
 = 
	`disk_öôülize
(
pdrv
);

4049 i‡(
°©
 & 
STA_NOINIT
Ë 
FR_NOT_READY
;

4050 i‡(
°©
 & 
STA_PROTECT
Ë 
FR_WRITE_PROTECTED
;

4051 i‡(
	`disk_io˘l
(
pdrv
, 
GET_SECTOR_COUNT
, &
sz_disk
)Ë 
FR_DISK_ERR
;

4054 
n
 = 16;Ç < 256 && 
sz_disk
 /Ç / 63 > 1024;Ç *= 2) ;

4055 i‡(
n
 == 256)Ç--;

4056 
e_hd
 = 
n
 - 1;

4057 
sz_cyl
 = 63 * 
n
;

4058 
tŸ_cyl
 = 
sz_disk
 / 
sz_cyl
;

4061 
	`mem_£t
(
buf
, 0, 
_MAX_SS
);

4062 
p
 = 
buf
 + 
MBR_TabÀ
; 
b_cyl
 = 0;

4063 
i
 = 0; i < 4; i++, 
p
 +
SZ_PTE
) {

4064 
p_cyl
 = (
szt
[
i
] <100Ë? (
DWORD
)
tŸ_cyl
 * szt[i] / 100 : szt[i] / 
sz_cyl
;

4065 i‡(!
p_cyl
) ;

4066 
s_∑π
 = (
DWORD
)
sz_cyl
 * 
b_cyl
;

4067 
sz_∑π
 = (
DWORD
)
sz_cyl
 * 
p_cyl
;

4068 i‡(
i
 == 0) {

4069 
s_hd
 = 1;

4070 
s_∑π
 +63; 
sz_∑π
 -= 63;

4072 
s_hd
 = 0;

4074 
e_cyl
 = 
b_cyl
 + 
p_cyl
 - 1;

4075 i‡(
e_cyl
 >
tŸ_cyl
Ë 
FR_INVALID_PARAMETER
;

4078 
p
[1] = 
s_hd
;

4079 
p
[2] = (
BYTE
)((
b_cyl
 >> 2) + 1);

4080 
p
[3] = (
BYTE
)
b_cyl
;

4081 
p
[4] = 0x06;

4082 
p
[5] = 
e_hd
;

4083 
p
[6] = (
BYTE
)((
e_cyl
 >> 2) + 63);

4084 
p
[7] = (
BYTE
)
e_cyl
;

4085 
	`ST_DWORD
(
p
 + 8, 
s_∑π
);

4086 
	`ST_DWORD
(
p
 + 12, 
sz_∑π
);

4089 
b_cyl
 +
p_cyl
;

4091 
	`ST_WORD
(
p
, 0xAA55);

4094  (
	`disk_wrôe
(
pdrv
, 
buf
, 0, 1Ë|| 
	`disk_io˘l
’drv, 
CTRL_SYNC
, 0)Ë? 
FR_DISK_ERR
 : 
FR_OK
;

4095 
	}
}

4104 #i‡
_USE_STRFUNC


4109 
TCHAR
* 
	$f_gës
 (

4110 
TCHAR
* 
buff
,

4111 
Àn
,

4112 
FIL
* 
Â


4115 
n
 = 0;

4116 
TCHAR
 
c
, *
p
 = 
buff
;

4117 
BYTE
 
s
[2];

4118 
UINT
 
rc
;

4121 
n
 < 
Àn
 - 1) {

4122 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

4123 i‡(
rc
 != 1) ;

4124 
c
 = 
s
[0];

4125 #i‡
_LFN_UNICODE


4126 i‡(
c
 >= 0x80) {

4127 i‡(
c
 < 0xC0) ;

4128 i‡(
c
 < 0xE0) {

4129 
	`f_ªad
(
Â
, 
s
, 1, &
rc
);

4130 i‡(
rc
 != 1) ;

4131 
c
 = ((¯& 0x1FË<< 6Ë| (
s
[0] & 0x3F);

4132 i‡(
c
 < 0x80) c = '?';

4134 i‡(
c
 < 0xF0) {

4135 
	`f_ªad
(
Â
, 
s
, 2, &
rc
);

4136 i‡(
rc
 != 2) ;

4137 
c
 = (¯<< 12Ë| ((
s
[0] & 0x3F) << 6) | (s[1] & 0x3F);

4138 i‡(
c
 < 0x800) c = '?';

4140 
c
 = '?';

4145 #i‡
_USE_STRFUNC
 >= 2

4146 i‡(
c
 == '\r') ;

4148 *
p
++ = 
c
;

4149 
n
++;

4150 i‡(
c
 == '\n') ;

4152 *
p
 = 0;

4153  
n
 ? 
buff
 : 0;

4154 
	}
}

4158 #i‡!
_FS_READONLY


4159 
	~<°d¨g.h
>

4164 
	$f_putc
 (

4165 
TCHAR
 
c
,

4166 
FIL
* 
Â


4169 
UINT
 
bw
, 
btw
;

4170 
BYTE
 
s
[3];

4173 #i‡
_USE_STRFUNC
 >= 2

4174 i‡(
c
 ='\n'Ë
	`f_putc
 ('\r', 
Â
);

4177 #i‡
_LFN_UNICODE


4178 i‡(
c
 < 0x80) {

4179 
s
[0] = (
BYTE
)
c
;

4180 
btw
 = 1;

4182 i‡(
c
 < 0x800) {

4183 
s
[0] = (
BYTE
)(0xC0 | (
c
 >> 6));

4184 
s
[1] = (
BYTE
)(0x80 | (
c
 & 0x3F));

4185 
btw
 = 2;

4187 
s
[0] = (
BYTE
)(0xE0 | (
c
 >> 12));

4188 
s
[1] = (
BYTE
)(0x80 | ((
c
 >> 6) & 0x3F));

4189 
s
[2] = (
BYTE
)(0x80 | (
c
 & 0x3F));

4190 
btw
 = 3;

4194 
s
[0] = (
BYTE
)
c
;

4195 
btw
 = 1;

4197 
	`f_wrôe
(
Â
, 
s
, 
btw
, &
bw
);

4198  (
bw
 =
btw
Ë? 1 : 
EOF
;

4199 
	}
}

4208 
	$f_puts
 (

4209 c⁄° 
TCHAR
* 
°r
,

4210 
FIL
* 
Â


4213 
n
;

4216 
n
 = 0; *
°r
; str++,Ç++) {

4217 i‡(
	`f_putc
(*
°r
, 
Â
Ë=
EOF
)  EOF;

4219  
n
;

4220 
	}
}

4229 
	$f_¥ötf
 (

4230 
FIL
* 
Â
,

4231 c⁄° 
TCHAR
* 
°r
,

4235 
va_li°
 
¨p
;

4236 
BYTE
 
f
, 
r
;

4237 
UINT
 
i
, 
j
, 
w
;

4238 
ULONG
 
v
;

4239 
TCHAR
 
c
, 
d
, 
s
[16], *
p
;

4240 
ªs
, 
chc
, 
cc
;

4243 
	`va_°¨t
(
¨p
, 
°r
);

4245 
cc
 = 
ªs
 = 0; c¯!
EOF
;Ñes += cc) {

4246 
c
 = *
°r
++;

4247 i‡(
c
 == 0) ;

4248 i‡(
c
 != '%') {

4249 
cc
 = 
	`f_putc
(
c
, 
Â
);

4250 i‡(
cc
 !
EOF
) cc = 1;

4253 
w
 = 
f
 = 0;

4254 
c
 = *
°r
++;

4255 i‡(
c
 == '0') {

4256 
f
 = 1; 
c
 = *
°r
++;

4258 i‡(
c
 == '-') {

4259 
f
 = 2; 
c
 = *
°r
++;

4262 
	`IsDigô
(
c
)) {

4263 
w
 = w * 10 + 
c
 - '0';

4264 
c
 = *
°r
++;

4266 i‡(
c
 == 'l' || c == 'L') {

4267 
f
 |4; 
c
 = *
°r
++;

4269 i‡(!
c
) ;

4270 
d
 = 
c
;

4271 i‡(
	`IsLowî
(
d
)) d -= 0x20;

4272 
d
) {

4274 
p
 = 
	`va_¨g
(
¨p
, 
TCHAR
*);

4275 
j
 = 0; 
p
[j]; j++) ;

4276 
chc
 = 0;

4277 i‡(!(
f
 & 2)) {

4278 
j
++ < 
w
Ë
chc
 +(
cc
 = 
	`f_putc
(' ', 
Â
));

4280 
chc
 +(
cc
 = 
	`f_puts
(
p
, 
Â
));

4281 
j
++ < 
w
Ë
chc
 +(
cc
 = 
	`f_putc
(' ', 
Â
));

4282 i‡(
cc
 !
EOF
Ëc¯
chc
;

4285 
cc
 = 
	`f_putc
((
TCHAR
)
	`va_¨g
(
¨p
, ), 
Â
); ;

4287 
r
 = 2; ;

4289 
r
 = 8; ;

4292 
r
 = 10; ;

4294 
r
 = 16; ;

4296 
cc
 = 
	`f_putc
(
c
, 
Â
); ;

4300 
v
 = (
f
 & 4Ë? (
ULONG
)
	`va_¨g
(
¨p
, Ë: ((
d
 == 'D') ? (ULONG)()va_arg(arp, ) : (ULONG)va_arg(arp, ));

4301 i‡(
d
 ='D' && (
v
 & 0x80000000)) {

4302 
v
 = 0 - v;

4303 
f
 |= 8;

4305 
i
 = 0;

4307 
d
 = (
TCHAR
)(
v
 % 
r
); v /=Ñ;

4308 i‡(
d
 > 9Ëd +(
c
 == 'x') ? 0x27 : 0x07;

4309 
s
[
i
++] = 
d
 + '0';

4310 } 
v
 && 
i
 <  
s
 /  s[0]);

4311 i‡(
f
 & 8Ë
s
[
i
++] = '-';

4312 
j
 = 
i
; 
d
 = (
f
 & 1) ? '0' : ' ';

4313 
chc
 = 0;

4314 !(
f
 & 2Ë&& 
j
++ < 
w
Ë
chc
 +(
cc
 = 
	`f_putc
(
d
, 
Â
));

4315 dÿ
chc
 +(
cc
 = 
	`f_putc
(
s
[--
i
], 
Â
)); i);

4316 
j
++ < 
w
Ë
chc
 +(
cc
 = 
	`f_putc
(' ', 
Â
));

4317 i‡(
cc
 !
EOF
Ëc¯
chc
;

4320 
	`va_íd
(
¨p
);

4321  (
cc
 =
EOF
Ë? c¯: 
ªs
;

4322 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/cc932.c

7 
	~"../ff.h
"

9 
	#_TINY_TABLE
 0

	)

11 #i‡!
_USE_LFN
 || 
_CODE_PAGE
 != 932

12 #îr‹ 
This
 
fûe
 
is
 
nŸ
 
√eded
 
ö
 
cuºít
 
c⁄figuøti⁄
. 
Remove
 
‰om
 
the
 
¥oje˘
.

17 c⁄° 
WCHAR
 
	guni2sjis
[] = {

1869 #i‡!
_TINY_TABLE


1871 c⁄° 
WCHAR
 
	gsjis2uni
[] = {

3726 
WCHAR
 
	$ff_c⁄vît
 (

3727 
WCHAR
 
§c
,

3728 
UINT
 
dú


3731 c⁄° 
WCHAR
 *
p
;

3732 
WCHAR
 
c
;

3733 
i
, 
n
, 
li
, 
hi
;

3736 i‡(
§c
 <= 0x80) {

3737 
c
 = 
§c
;

3739 #i‡!
_TINY_TABLE


3740 i‡(
dú
) {

3741 
p
 = 
sjis2uni
;

3742 
hi
 = (
sjis2uni
) / 4 - 1;

3744 
p
 = 
uni2sjis
;

3745 
hi
 = (
uni2sjis
) / 4 - 1;

3747 
li
 = 0;

3748 
n
 = 16;Ç;Ç--) {

3749 
i
 = 
li
 + (
hi
 -Üi) / 2;

3750 i‡(
§c
 =
p
[
i
 * 2]) ;

3751 i‡(
§c
 > 
p
[
i
 * 2])

3752 
li
 = 
i
;

3754 
hi
 = 
i
;

3756 
c
 = 
n
 ? 
p
[
i
 * 2 + 1] : 0;

3758 i‡(
dú
) {

3759 
p
 = &
uni2sjis
[1];

3761 
c
 = *
p
;

3762 
p
 += 2;

3763 } 
c
 && c !
§c
);

3764 
p
 -= 3;

3765 
c
 = *
p
;

3767 
li
 = 0; 
hi
 = (
uni2sjis
) / 4 - 1;

3768 
n
 = 16;Ç;Ç--) {

3769 
i
 = 
li
 + (
hi
 -Üi) / 2;

3770 i‡(
§c
 =
uni2sjis
[
i
 * 2]) ;

3771 i‡(
§c
 > 
uni2sjis
[
i
 * 2])

3772 
li
 = 
i
;

3774 
hi
 = 
i
;

3776 
c
 = 
n
 ? 
uni2sjis
[
i
 * 2 + 1] : 0;

3781  
c
;

3782 
	}
}

3786 
WCHAR
 
	$ff_wtouµî
 (

3787 
WCHAR
 
chr


3790 c⁄° 
WCHAR
 
tbl_lowî
[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };

3791 c⁄° 
WCHAR
 
tbl_uµî
[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };

3792 
i
;

3795 
i
 = 0; 
tbl_lowî
[i] && 
chr
 !=Åbl_lower[i]; i++) ;

3797  
tbl_lowî
[
i
] ? 
tbl_uµî
[i] : 
chr
;

3798 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/cc936.c

7 
	~"../ff.h
"

10 #i‡!
_USE_LFN
 || 
_CODE_PAGE
 != 936

11 #îr‹ 
This
 
fûe
 
is
 
nŸ
 
√eded
 
ö
 
cuºít
 
c⁄figuøti⁄
. 
Remove
 
‰om
 
the
 
¥oje˘
.

15 c⁄° 
WCHAR
 
	guni2€m
[] = {

5469 c⁄° 
WCHAR
 
	g€m2uni
[] = {

10924 
WCHAR
 
	$ff_c⁄vît
 (

10925 
WCHAR
 
§c
,

10926 
UINT
 
dú


10929 c⁄° 
WCHAR
 *
p
;

10930 
WCHAR
 
c
;

10931 
i
, 
n
, 
li
, 
hi
;

10934 i‡(
§c
 < 0x80) {

10935 
c
 = 
§c
;

10937 i‡(
dú
) {

10938 
p
 = 
€m2uni
;

10939 
hi
 = (
€m2uni
) / 4 - 1;

10941 
p
 = 
uni2€m
;

10942 
hi
 = (
uni2€m
) / 4 - 1;

10944 
li
 = 0;

10945 
n
 = 16;Ç;Ç--) {

10946 
i
 = 
li
 + (
hi
 -Üi) / 2;

10947 i‡(
§c
 =
p
[
i
 * 2]) ;

10948 i‡(
§c
 > 
p
[
i
 * 2])

10949 
li
 = 
i
;

10951 
hi
 = 
i
;

10953 
c
 = 
n
 ? 
p
[
i
 * 2 + 1] : 0;

10956  
c
;

10957 
	}
}

10961 
WCHAR
 
	$ff_wtouµî
 (

10962 
WCHAR
 
chr


10965 c⁄° 
WCHAR
 
tbl_lowî
[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };

10966 c⁄° 
WCHAR
 
tbl_uµî
[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };

10967 
i
;

10970 
i
 = 0; 
tbl_lowî
[i] && 
chr
 !=Åbl_lower[i]; i++) ;

10972  
tbl_lowî
[
i
] ? 
tbl_uµî
[i] : 
chr
;

10973 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/cc949.c

7 
	~"../ff.h
"

10 #i‡!
_USE_LFN
 || 
_CODE_PAGE
 != 949

11 #îr‹ 
This
 
fûe
 
is
 
nŸ
 
√eded
 
ö
 
cuºít
 
c⁄figuøti⁄
. 
Remove
 
‰om
 
the
 
¥oje˘
.

16 c⁄° 
WCHAR
 
	guni2€m
[] = {

4284 c⁄° 
WCHAR
 
	g€m2uni
[] = {

8553 
WCHAR
 
	$ff_c⁄vît
 (

8554 
WCHAR
 
§c
,

8555 
UINT
 
dú


8558 c⁄° 
WCHAR
 *
p
;

8559 
WCHAR
 
c
;

8560 
i
, 
n
, 
li
, 
hi
;

8563 i‡(
§c
 < 0x80) {

8564 
c
 = 
§c
;

8566 i‡(
dú
) {

8567 
p
 = 
€m2uni
;

8568 
hi
 = (
€m2uni
) / 4 - 1;

8570 
p
 = 
uni2€m
;

8571 
hi
 = (
uni2€m
) / 4 - 1;

8573 
li
 = 0;

8574 
n
 = 16;Ç;Ç--) {

8575 
i
 = 
li
 + (
hi
 -Üi) / 2;

8576 i‡(
§c
 =
p
[
i
 * 2]) ;

8577 i‡(
§c
 > 
p
[
i
 * 2])

8578 
li
 = 
i
;

8580 
hi
 = 
i
;

8582 
c
 = 
n
 ? 
p
[
i
 * 2 + 1] : 0;

8585  
c
;

8586 
	}
}

8591 
WCHAR
 
	$ff_wtouµî
 (

8592 
WCHAR
 
chr


8595 c⁄° 
WCHAR
 
tbl_lowî
[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };

8596 c⁄° 
WCHAR
 
tbl_uµî
[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };

8597 
i
;

8600 
i
 = 0; 
tbl_lowî
[i] && 
chr
 !=Åbl_lower[i]; i++) ;

8602  
tbl_lowî
[
i
] ? 
tbl_uµî
[i] : 
chr
;

8603 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/cc950.c

7 
	~"../ff.h
"

10 #i‡!
_USE_LFN
 || 
_CODE_PAGE
 != 950

11 #îr‹ 
This
 
fûe
 
is
 
nŸ
 
√eded
 
ö
 
cuºít
 
c⁄figuøti⁄
. 
Remove
 
‰om
 
the
 
¥oje˘
.

16 c⁄° 
WCHAR
 
	guni2€m
[] = {

3397 c⁄° 
WCHAR
 
	g€m2uni
[] = {

6779 
WCHAR
 
	$ff_c⁄vît
 (

6780 
WCHAR
 
§c
,

6781 
UINT
 
dú


6784 c⁄° 
WCHAR
 *
p
;

6785 
WCHAR
 
c
;

6786 
i
, 
n
, 
li
, 
hi
;

6789 i‡(
§c
 < 0x80) {

6790 
c
 = 
§c
;

6792 i‡(
dú
) {

6793 
p
 = 
€m2uni
;

6794 
hi
 = (
€m2uni
) / 4 - 1;

6796 
p
 = 
uni2€m
;

6797 
hi
 = (
uni2€m
) / 4 - 1;

6799 
li
 = 0;

6800 
n
 = 16;Ç;Ç--) {

6801 
i
 = 
li
 + (
hi
 -Üi) / 2;

6802 i‡(
§c
 =
p
[
i
 * 2]) ;

6803 i‡(
§c
 > 
p
[
i
 * 2])

6804 
li
 = 
i
;

6806 
hi
 = 
i
;

6808 
c
 = 
n
 ? 
p
[
i
 * 2 + 1] : 0;

6811  
c
;

6812 
	}
}

6817 
WCHAR
 
	$ff_wtouµî
 (

6818 
WCHAR
 
chr


6821 c⁄° 
WCHAR
 
tbl_lowî
[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };

6822 c⁄° 
WCHAR
 
tbl_uµî
[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };

6823 
i
;

6826 
i
 = 0; 
tbl_lowî
[i] && 
chr
 !=Åbl_lower[i]; i++) ;

6828  
tbl_lowî
[
i
] ? 
tbl_uµî
[i] : 
chr
;

6829 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/ccsbcs.c

28 
	~"../öc/ff.h
"

31 #i‡
_CODE_PAGE
 == 437

32 
	#_TBLDEF
 1

	)

34 c⁄° 
WCHAR
 
	gTbl
[] = {

53 #ñi‡
_CODE_PAGE
 == 720

54 
	#_TBLDEF
 1

	)

56 c⁄° 
WCHAR
 
	gTbl
[] = {

71 0x2261, 0x064B, 0x064C, 0x064D, 0x064E, 0x064F, 0x
O650
, 0x2248,

75 #ñi‡
_CODE_PAGE
 == 737

76 
	#_TBLDEF
 1

	)

78 c⁄° 
WCHAR
 
	gTbl
[] = {

97 #ñi‡
_CODE_PAGE
 == 775

98 
	#_TBLDEF
 1

	)

100 c⁄° 
WCHAR
 
	gTbl
[] = {

119 #ñi‡
_CODE_PAGE
 == 850

120 
	#_TBLDEF
 1

	)

122 c⁄° 
WCHAR
 
	gTbl
[] = {

141 #ñi‡
_CODE_PAGE
 == 852

142 
	#_TBLDEF
 1

	)

144 c⁄° 
WCHAR
 
	gTbl
[] = {

163 #ñi‡
_CODE_PAGE
 == 855

164 
	#_TBLDEF
 1

	)

166 c⁄° 
WCHAR
 
	gTbl
[] = {

185 #ñi‡
_CODE_PAGE
 == 857

186 
	#_TBLDEF
 1

	)

188 c⁄° 
WCHAR
 
	gTbl
[] = {

207 #ñi‡
_CODE_PAGE
 == 858

208 
	#_TBLDEF
 1

	)

210 c⁄° 
WCHAR
 
	gTbl
[] = {

229 #ñi‡
_CODE_PAGE
 == 862

230 
	#_TBLDEF
 1

	)

232 c⁄° 
WCHAR
 
	gTbl
[] = {

251 #ñi‡
_CODE_PAGE
 == 866

252 
	#_TBLDEF
 1

	)

254 c⁄° 
WCHAR
 
	gTbl
[] = {

273 #ñi‡
_CODE_PAGE
 == 874

274 
	#_TBLDEF
 1

	)

276 c⁄° 
WCHAR
 
	gTbl
[] = {

295 #ñi‡
_CODE_PAGE
 == 1250

296 
	#_TBLDEF
 1

	)

298 c⁄° 
WCHAR
 
	gTbl
[] = {

317 #ñi‡
_CODE_PAGE
 == 1251

318 
	#_TBLDEF
 1

	)

320 c⁄° 
WCHAR
 
	gTbl
[] = {

339 #ñi‡
_CODE_PAGE
 == 1252

340 
	#_TBLDEF
 1

	)

342 c⁄° 
WCHAR
 
	gTbl
[] = {

361 #ñi‡
_CODE_PAGE
 == 1253

362 
	#_TBLDEF
 1

	)

364 c⁄° 
WCHAR
 
	gTbl
[] = {

383 #ñi‡
_CODE_PAGE
 == 1254

384 
	#_TBLDEF
 1

	)

386 c⁄° 
WCHAR
 
	gTbl
[] = {

405 #ñi‡
_CODE_PAGE
 == 1255

406 
	#_TBLDEF
 1

	)

408 c⁄° 
WCHAR
 
	gTbl
[] = {

427 #ñi‡
_CODE_PAGE
 == 1256

428 
	#_TBLDEF
 1

	)

430 c⁄° 
WCHAR
 
	gTbl
[] = {

449 #ñi‡
_CODE_PAGE
 == 1257

450 
	#_TBLDEF
 1

	)

452 c⁄° 
WCHAR
 
Tbl
[] = {

471 #ñi‡
_CODE_PAGE
 == 1258

472 
	#_TBLDEF
 1

	)

474 c⁄° 
WCHAR
 
	gTbl
[] = {

496 #i‡!
_TBLDEF
 || !
_USE_LFN


497 #îr‹ 
This
 
fûe
 
is
 
nŸ
 
√eded
 
ö
 
cuºít
 
c⁄figuøti⁄
. 
Remove
 
‰om
 
the
 
¥oje˘
.

501 
WCHAR
 
	$ff_c⁄vît
 (

502 
WCHAR
 
§c
,

503 
UINT
 
dú


506 
WCHAR
 
c
;

509 i‡(
§c
 < 0x80) {

510 
c
 = 
§c
;

513 i‡(
dú
) {

514 
c
 = (
§c
 >0x100Ë? 0 : 
Tbl
[src - 0x80];

517 
c
 = 0; c < 0x80; c++) {

518 i‡(
§c
 =
Tbl
[
c
]) ;

520 
c
 = (c + 0x80) & 0xFF;

524  
c
;

525 
	}
}

528 
WCHAR
 
	$ff_wtouµî
 (

529 
WCHAR
 
chr


532 c⁄° 
WCHAR
 
tbl_lowî
[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };

533 c⁄° 
WCHAR
 
tbl_uµî
[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };

534 
i
;

537 
i
 = 0; 
tbl_lowî
[i] && 
chr
 !=Åbl_lower[i]; i++) ;

539  
tbl_lowî
[
i
] ? 
tbl_uµî
[i] : 
chr
;

540 
	}
}

	@Utilities/Third_Party/fat_fs/src/option/syscall.c

6 
	~<°dlib.h
>

9 
	~"globÆ_ö˛udes.h
"

12 #i‡
_FS_REENTRANT


21 
	$ff_¸e_syncobj
 (

22 
BYTE
 
vﬁ
,

23 
_SYNC_t
 *
sobj


26 
ªt
;

28 *
sobj
 = 
	`xSem≠h‹eCª©eMuãx
();

29 
ªt
 = (*
sobj
 !
NULL
);

31  
ªt
;

32 
	}
}

44 
	$ff_dñ_syncobj
 (

45 
_SYNC_t
 
sobj


49 
	`vQueueDñëe
 (
sobj
);

51 
	}
}

62 
	$ff_ªq_gø¡
 (

63 
_SYNC_t
 
sobj


66 
ªt
;

68 
ªt
 = (
	`xSem≠h‹eTake
(
sobj
, 
_FS_TIMEOUT
Ë=
pdTRUE
);

70  
ªt
;

71 
	}
}

81 
	$ff_ªl_gø¡
 (

82 
_SYNC_t
 
sobj


85 
	`xSem≠h‹eGive
(
sobj
);

86 
	}
}

93 #i‡
_USE_LFN
 == 3

100 * 
	$ff_memÆloc
 (

101 
UINT
 
size


104  
	`mÆloc
(
size
);

105 
	}
}

112 
	$ff_mem‰ì
(

113 * 
mblock


116 
	`‰ì
(
mblock
);

117 
	}
}

	@croutine.c

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

68 
	~"¸outöe.h
"

74 #ifde‡
p‹tREMOVE_STATIC_QUALIFIER


75 

	)

80 
Li°_t
 
	gpxRódyCoRoutöeLi°s
[ 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 ];

81 
Li°_t
 
	gxDñayedCoRoutöeLi°1
;

82 
Li°_t
 
	gxDñayedCoRoutöeLi°2
;

83 
Li°_t
 * 
	gpxDñayedCoRoutöeLi°
;

84 
Li°_t
 * 
	gpxOvîÊowDñayedCoRoutöeLi°
;

85 
Li°_t
 
	gxPídögRódyCoRoutöeLi°
;

88 
CRCB_t
 * 
	gpxCuºítCoRoutöe
 = 
NULL
;

89 
UBa£Ty≥_t
 
	guxT›CoRoutöeRódyPri‹ôy
 = 0;

90 
TickTy≥_t
 
	gxCoRoutöeTickCou¡
 = 0, 
	gxLa°TickCou¡
 = 0, 
	gxPas£dTicks
 = 0;

93 
	#c‹INITIAL_STATE
 ( 0 )

	)

102 
	#¥vAddCoRoutöeToRódyQueue
–
pxCRCB
 ) \

	)

104 if–
	gpxCRCB
->
	guxPri‹ôy
 > 
	guxT›CoRoutöeRódyPri‹ôy
 ) \

106 
	guxT›CoRoutöeRódyPri‹ôy
 = 
pxCRCB
->
uxPri‹ôy
; \

108 
vLi°In£πEnd
––
Li°_t
 * ) &–
pxRódyCoRoutöeLi°s
[ 
pxCRCB
->
uxPri‹ôy
 ] ), &–pxCRCB->
xGíîicLi°Iãm
 ) ); \

115 
¥vInôüli£CoRoutöeLi°s
( );

123 
¥vCheckPídögRódyLi°
( );

133 
¥vCheckDñayedLi°
( );

137 
Ba£Ty≥_t
 
	$xCoRoutöeCª©e
–
¸COROUTINE_CODE
 
pxCoRoutöeCode
, 
UBa£Ty≥_t
 
uxPri‹ôy
, UBa£Ty≥_à
uxIndex
 )

139 
Ba£Ty≥_t
 
xRëu∫
;

140 
CRCB_t
 *
pxCoRoutöe
;

143 
pxCoRoutöe
 = ( 
CRCB_t
 * ) 
	`pvP‹tMÆloc
( ( CRCB_t ) );

144 if–
pxCoRoutöe
 )

148 if–
pxCuºítCoRoutöe
 =
NULL
 )

150 
pxCuºítCoRoutöe
 = 
pxCoRoutöe
;

151 
	`¥vInôüli£CoRoutöeLi°s
();

155 if–
uxPri‹ôy
 >
c⁄figMAX_CO_ROUTINE_PRIORITIES
 )

157 
uxPri‹ôy
 = 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 - 1;

161 
pxCoRoutöe
->
uxSèã
 = 
c‹INITIAL_STATE
;

162 
pxCoRoutöe
->
uxPri‹ôy
 = uxPriority;

163 
pxCoRoutöe
->
uxIndex
 = uxIndex;

164 
pxCoRoutöe
->
pxCoRoutöeFun˘i⁄
 = 
pxCoRoutöeCode
;

167 
	`vLi°Inôüli£Iãm
–&–
pxCoRoutöe
->
xGíîicLi°Iãm
 ) );

168 
	`vLi°Inôüli£Iãm
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ) );

173 
	`li°SET_LIST_ITEM_OWNER
–&–
pxCoRoutöe
->
xGíîicLi°Iãm
 ),ÖxCoRoutine );

174 
	`li°SET_LIST_ITEM_OWNER
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ),ÖxCoRoutine );

177 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCoRoutöe
->
xEvítLi°Iãm
 ), ( ( 
TickTy≥_t
 ) 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 - ( TickTy≥_àË
uxPri‹ôy
 ) );

181 
	`¥vAddCoRoutöeToRódyQueue
–
pxCoRoutöe
 );

183 
xRëu∫
 = 
pdPASS
;

187 
xRëu∫
 = 
îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

190  
xRëu∫
;

191 
	}
}

194 
	$vCoRoutöeAddToDñayedLi°
–
TickTy≥_t
 
xTicksToDñay
, 
Li°_t
 *
pxEvítLi°
 )

196 
TickTy≥_t
 
xTimeToWake
;

200 
xTimeToWake
 = 
xCoRoutöeTickCou¡
 + 
xTicksToDñay
;

205 –Ë
	`uxLi°Remove
––
Li°Iãm_t
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

208 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

210 if–
xTimeToWake
 < 
xCoRoutöeTickCou¡
 )

214 
	`vLi°In£π
––
Li°_t
 * ) 
pxOvîÊowDñayedCoRoutöeLi°
, ( 
Li°Iãm_t
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

220 
	`vLi°In£π
––
Li°_t
 * ) 
pxDñayedCoRoutöeLi°
, ( 
Li°Iãm_t
 * ) &–
pxCuºítCoRoutöe
->
xGíîicLi°Iãm
 ) );

223 if–
pxEvítLi°
 )

227 
	`vLi°In£π
–
pxEvítLi°
, &–
pxCuºítCoRoutöe
->
xEvítLi°Iãm
 ) );

229 
	}
}

232 
	$¥vCheckPídögRódyLi°
( )

237  
	`li°LIST_IS_EMPTY
–&
xPídögRódyCoRoutöeLi°
 ) =
pdFALSE
 )

239 
CRCB_t
 *
pxUnblockedCRCB
;

242 
	`p‹tDISABLE_INTERRUPTS
();

244 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–(&
xPídögRódyCoRoutöeLi°
) );

245 –Ë
	`uxLi°Remove
–&–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

247 
	`p‹tENABLE_INTERRUPTS
();

249 –Ë
	`uxLi°Remove
–&–
pxUnblockedCRCB
->
xGíîicLi°Iãm
 ) );

250 
	`¥vAddCoRoutöeToRódyQueue
–
pxUnblockedCRCB
 );

252 
	}
}

255 
	$¥vCheckDñayedLi°
( )

257 
CRCB_t
 *
pxCRCB
;

259 
xPas£dTicks
 = 
	`xTaskGëTickCou¡
(Ë- 
xLa°TickCou¡
;

260  
xPas£dTicks
 )

262 
xCoRoutöeTickCou¡
++;

263 
xPas£dTicks
--;

266 if–
xCoRoutöeTickCou¡
 == 0 )

268 
Li°_t
 * 
pxTemp
;

272 
pxTemp
 = 
pxDñayedCoRoutöeLi°
;

273 
pxDñayedCoRoutöeLi°
 = 
pxOvîÊowDñayedCoRoutöeLi°
;

274 
pxOvîÊowDñayedCoRoutöeLi°
 = 
pxTemp
;

278  
	`li°LIST_IS_EMPTY
–
pxDñayedCoRoutöeLi°
 ) =
pdFALSE
 )

280 
pxCRCB
 = ( 
CRCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxDñayedCoRoutöeLi°
 );

282 if–
xCoRoutöeTickCou¡
 < 
	`li°GET_LIST_ITEM_VALUE
–&–
pxCRCB
->
xGíîicLi°Iãm
 ) ) )

288 
	`p‹tDISABLE_INTERRUPTS
();

295 
	`uxLi°Remove
–&–
pxCRCB
->
xGíîicLi°Iãm
 ) );

298 if–
pxCRCB
->
xEvítLi°Iãm
.
pvC⁄èöî
 )

300 –Ë
	`uxLi°Remove
–&–
pxCRCB
->
xEvítLi°Iãm
 ) );

303 
	`p‹tENABLE_INTERRUPTS
();

305 
	`¥vAddCoRoutöeToRódyQueue
–
pxCRCB
 );

309 
xLa°TickCou¡
 = 
xCoRoutöeTickCou¡
;

310 
	}
}

313 
	$vCoRoutöeScheduÀ
( )

316 
	`¥vCheckPídögRódyLi°
();

319 
	`¥vCheckDñayedLi°
();

322  
	`li°LIST_IS_EMPTY
–&–
pxRódyCoRoutöeLi°s
[ 
uxT›CoRoutöeRódyPri‹ôy
 ] ) ) )

324 if–
uxT›CoRoutöeRódyPri‹ôy
 == 0 )

329 --
uxT›CoRoutöeRódyPri‹ôy
;

334 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxCuºítCoRoutöe
, &–
pxRódyCoRoutöeLi°s
[ 
uxT›CoRoutöeRódyPri‹ôy
 ] ) );

337 –
pxCuºítCoRoutöe
->
pxCoRoutöeFun˘i⁄
 )–pxCuºítCoRoutöe,ÖxCuºítCoRoutöe->
uxIndex
 );

340 
	}
}

343 
	$¥vInôüli£CoRoutöeLi°s
( )

345 
UBa£Ty≥_t
 
uxPri‹ôy
;

347  
uxPri‹ôy
 = 0; uxPri‹ôy < 
c⁄figMAX_CO_ROUTINE_PRIORITIES
; uxPriority++ )

349 
	`vLi°Inôüli£
––
Li°_t
 * ) &–
pxRódyCoRoutöeLi°s
[ 
uxPri‹ôy
 ] ) );

352 
	`vLi°Inôüli£
––
Li°_t
 * ) &
xDñayedCoRoutöeLi°1
 );

353 
	`vLi°Inôüli£
––
Li°_t
 * ) &
xDñayedCoRoutöeLi°2
 );

354 
	`vLi°Inôüli£
––
Li°_t
 * ) &
xPídögRódyCoRoutöeLi°
 );

358 
pxDñayedCoRoutöeLi°
 = &
xDñayedCoRoutöeLi°1
;

359 
pxOvîÊowDñayedCoRoutöeLi°
 = &
xDñayedCoRoutöeLi°2
;

360 
	}
}

363 
Ba£Ty≥_t
 
	$xCoRoutöeRemoveFromEvítLi°
–c⁄° 
Li°_t
 *
pxEvítLi°
 )

365 
CRCB_t
 *
pxUnblockedCRCB
;

366 
Ba£Ty≥_t
 
xRëu∫
;

371 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxEvítLi°
 );

372 –Ë
	`uxLi°Remove
–&–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

373 
	`vLi°In£πEnd
––
Li°_t
 * ) &–
xPídögRódyCoRoutöeLi°
 ), &–
pxUnblockedCRCB
->
xEvítLi°Iãm
 ) );

375 if–
pxUnblockedCRCB
->
uxPri‹ôy
 >
pxCuºítCoRoutöe
->uxPriority )

377 
xRëu∫
 = 
pdTRUE
;

381 
xRëu∫
 = 
pdFALSE
;

384  
xRëu∫
;

385 
	}
}

	@event_groups.c

67 
	~<°dlib.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

75 
	~"FªeRTOS.h
"

76 
	~"èsk.h
"

77 
	~"timîs.h
"

78 
	~"evít_groups.h
"

84 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


86 #i‡–
INCLUDE_xEvítGroupSëBôFromISR
 =1 ) && ( 
c⁄figUSE_TIMERS
 == 0 )

87 #îr‹ 
c⁄figUSE_TIMERS
 
mu°
 
be
 
£t
 
to
 1Åÿ
make
 
the
 
xEvítGroupSëBôFromISR
(Ë
fun˘i⁄
 
avaûabÀ
.

90 #i‡–
INCLUDE_xEvítGroupSëBôFromISR
 =1 ) && ( 
INCLUDE_xTimîPídFun˘i⁄CÆl
 == 0 )

91 #îr‹ 
INCLUDE_xTimîPídFun˘i⁄CÆl
 
mu°
 
Æso
 
be
 
£t
 
to
 
⁄e
Åÿ
make
 
the
 
xEvítGroupSëBôFromISR
(Ë
fun˘i⁄
 
avaûabÀ
.

97 #i‡
c⁄figUSE_16_BIT_TICKS
 == 1

98 
	#evítCLEAR_EVENTS_ON_EXIT_BIT
 0x0100U

	)

99 
	#evítUNBLOCKED_DUE_TO_BIT_SET
 0x0200U

	)

100 
	#evítWAIT_FOR_ALL_BITS
 0x0400U

	)

101 
	#evítEVENT_BITS_CONTROL_BYTES
 0xff00U

	)

103 
	#evítCLEAR_EVENTS_ON_EXIT_BIT
 0x01000000UL

	)

104 
	#evítUNBLOCKED_DUE_TO_BIT_SET
 0x02000000UL

	)

105 
	#evítWAIT_FOR_ALL_BITS
 0x04000000UL

	)

106 
	#evítEVENT_BITS_CONTROL_BYTES
 0xff000000UL

	)

109 
	sxEvítGroupDeföôi⁄


111 
EvítBôs_t
 
	muxEvítBôs
;

112 
Li°_t
 
	mxTasksWaôögF‹Bôs
;

114 #if–
c⁄figUSE_TRACE_FACILITY
 == 1 )

115 
UBa£Ty≥_t
 
	muxEvítGroupNumbî
;

118 } 
	tEvítGroup_t
;

130 
Ba£Ty≥_t
 
¥vTe°WaôC⁄dôi⁄
–c⁄° 
EvítBôs_t
 
uxCuºítEvítBôs
, c⁄° EvítBôs_à
uxBôsToWaôF‹
, c⁄° Ba£Ty≥_à
xWaôF‹AŒBôs
 );

134 
EvítGroupH™dÀ_t
 
	$xEvítGroupCª©e
( )

136 
EvítGroup_t
 *
pxEvítBôs
;

138 
pxEvítBôs
 = 
	`pvP‹tMÆloc
––
EvítGroup_t
 ) );

139 if–
pxEvítBôs
 !
NULL
 )

141 
pxEvítBôs
->
uxEvítBôs
 = 0;

142 
	`vLi°Inôüli£
–&–
pxEvítBôs
->
xTasksWaôögF‹Bôs
 ) );

143 
	`åa˚EVENT_GROUP_CREATE
–
pxEvítBôs
 );

147 
	`åa˚EVENT_GROUP_CREATE_FAILED
();

150  ( 
EvítGroupH™dÀ_t
 ) 
pxEvítBôs
;

151 
	}
}

154 
EvítBôs_t
 
	$xEvítGroupSync
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToSë
, c⁄° EvítBôs_à
uxBôsToWaôF‹
, 
TickTy≥_t
 
xTicksToWaô
 )

156 
EvítBôs_t
 
uxOrigöÆBôVÆue
, 
uxRëu∫
;

157 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

158 
Ba£Ty≥_t
 
xAÃódyYõlded
;

159 
Ba£Ty≥_t
 
xTimeoutOccuºed
 = 
pdFALSE
;

161 
	`c⁄figASSERT
––
uxBôsToWaôF‹
 & 
evítEVENT_BITS_CONTROL_BYTES
 ) == 0 );

162 
	`c⁄figASSERT
–
uxBôsToWaôF‹
 != 0 );

163 #i‡––
INCLUDE_xTaskGëScheduÀrSèã
 =1 ) || ( 
c⁄figUSE_TIMERS
 == 1 ) )

165 
	`c⁄figASSERT
–!––
	`xTaskGëScheduÀrSèã
(Ë=
èskSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWaô
 != 0 ) ) );

169 
	`vTaskSu•ídAŒ
();

171 
uxOrigöÆBôVÆue
 = 
pxEvítBôs
->
uxEvítBôs
;

173 –Ë
	`xEvítGroupSëBôs
–
xEvítGroup
, 
uxBôsToSë
 );

175 if–––
uxOrigöÆBôVÆue
 | 
uxBôsToSë
 ) & 
uxBôsToWaôF‹
 ) == uxBitsToWaitFor )

178 
uxRëu∫
 = ( 
uxOrigöÆBôVÆue
 | 
uxBôsToSë
 );

182 
pxEvítBôs
->
uxEvítBôs
 &
uxBôsToWaôF‹
;

184 
xTicksToWaô
 = 0;

188 if–
xTicksToWaô
 !–
TickTy≥_t
 ) 0 )

190 
	`åa˚EVENT_GROUP_SYNC_BLOCK
–
xEvítGroup
, 
uxBôsToSë
, 
uxBôsToWaôF‹
 );

195 
	`vTaskPœ˚OnUn‹dîedEvítLi°
–&–
pxEvítBôs
->
xTasksWaôögF‹Bôs
 ), ( 
uxBôsToWaôF‹
 | 
evítCLEAR_EVENTS_ON_EXIT_BIT
 | 
evítWAIT_FOR_ALL_BITS
 ), 
xTicksToWaô
 );

201 
uxRëu∫
 = 0;

207 
uxRëu∫
 = 
pxEvítBôs
->
uxEvítBôs
;

211 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

213 if–
xTicksToWaô
 !–
TickTy≥_t
 ) 0 )

215 if–
xAÃódyYõlded
 =
pdFALSE
 )

217 
	`p‹tYIELD_WITHIN_API
();

221 
	`mtCOVERAGE_TEST_MARKER
();

228 
uxRëu∫
 = 
	`uxTaskRe£tEvítIãmVÆue
();

230 if––
uxRëu∫
 & 
evítUNBLOCKED_DUE_TO_BIT_SET
 ) =–
EvítBôs_t
 ) 0 )

233 
	`èskENTER_CRITICAL
();

235 
uxRëu∫
 = 
pxEvítBôs
->
uxEvítBôs
;

241 if––
uxRëu∫
 & 
uxBôsToWaôF‹
 ) == uxBitsToWaitFor )

243 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToWaôF‹
;

247 
	`mtCOVERAGE_TEST_MARKER
();

250 
	`èskEXIT_CRITICAL
();

252 
xTimeoutOccuºed
 = 
pdTRUE
;

258 
uxRëu∫
 &~
evítEVENT_BITS_CONTROL_BYTES
;

262 
	`åa˚EVENT_GROUP_SYNC_END
–
xEvítGroup
, 
uxBôsToSë
, 
uxBôsToWaôF‹
, 
xTimeoutOccuºed
 );

263  
uxRëu∫
;

264 
	}
}

267 
EvítBôs_t
 
	$xEvítGroupWaôBôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToWaôF‹
, c⁄° 
Ba£Ty≥_t
 
xCÀ¨OnExô
, c⁄° Ba£Ty≥_à
xWaôF‹AŒBôs
, 
TickTy≥_t
 
xTicksToWaô
 )

269 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

270 
EvítBôs_t
 
uxRëu∫
, 
uxC⁄åﬁBôs
 = 0;

271 
Ba£Ty≥_t
 
xWaôC⁄dôi⁄Më
, 
xAÃódyYõlded
;

272 
Ba£Ty≥_t
 
xTimeoutOccuºed
 = 
pdFALSE
;

276 
	`c⁄figASSERT
––
uxBôsToWaôF‹
 & 
evítEVENT_BITS_CONTROL_BYTES
 ) == 0 );

277 
	`c⁄figASSERT
–
uxBôsToWaôF‹
 != 0 );

278 #i‡––
INCLUDE_xTaskGëScheduÀrSèã
 =1 ) || ( 
c⁄figUSE_TIMERS
 == 1 ) )

280 
	`c⁄figASSERT
–!––
	`xTaskGëScheduÀrSèã
(Ë=
èskSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWaô
 != 0 ) ) );

284 
	`vTaskSu•ídAŒ
();

286 c⁄° 
EvítBôs_t
 
uxCuºítEvítBôs
 = 
pxEvítBôs
->
uxEvítBôs
;

289 
xWaôC⁄dôi⁄Më
 = 
	`¥vTe°WaôC⁄dôi⁄
–
uxCuºítEvítBôs
, 
uxBôsToWaôF‹
, 
xWaôF‹AŒBôs
 );

291 if–
xWaôC⁄dôi⁄Më
 !
pdFALSE
 )

295 
uxRëu∫
 = 
uxCuºítEvítBôs
;

296 
xTicksToWaô
 = ( 
TickTy≥_t
 ) 0;

299 if–
xCÀ¨OnExô
 !
pdFALSE
 )

301 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToWaôF‹
;

305 
	`mtCOVERAGE_TEST_MARKER
();

308 if–
xTicksToWaô
 =–
TickTy≥_t
 ) 0 )

312 
uxRëu∫
 = 
uxCuºítEvítBôs
;

320 if–
xCÀ¨OnExô
 !
pdFALSE
 )

322 
uxC⁄åﬁBôs
 |
evítCLEAR_EVENTS_ON_EXIT_BIT
;

326 
	`mtCOVERAGE_TEST_MARKER
();

329 if–
xWaôF‹AŒBôs
 !
pdFALSE
 )

331 
uxC⁄åﬁBôs
 |
evítWAIT_FOR_ALL_BITS
;

335 
	`mtCOVERAGE_TEST_MARKER
();

341 
	`vTaskPœ˚OnUn‹dîedEvítLi°
–&–
pxEvítBôs
->
xTasksWaôögF‹Bôs
 ), ( 
uxBôsToWaôF‹
 | 
uxC⁄åﬁBôs
 ), 
xTicksToWaô
 );

346 
uxRëu∫
 = 0;

348 
	`åa˚EVENT_GROUP_WAIT_BITS_BLOCK
–
xEvítGroup
, 
uxBôsToWaôF‹
 );

351 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

353 if–
xTicksToWaô
 !–
TickTy≥_t
 ) 0 )

355 if–
xAÃódyYõlded
 =
pdFALSE
 )

357 
	`p‹tYIELD_WITHIN_API
();

361 
	`mtCOVERAGE_TEST_MARKER
();

368 
uxRëu∫
 = 
	`uxTaskRe£tEvítIãmVÆue
();

370 if––
uxRëu∫
 & 
evítUNBLOCKED_DUE_TO_BIT_SET
 ) =–
EvítBôs_t
 ) 0 )

372 
	`èskENTER_CRITICAL
();

375 
uxRëu∫
 = 
pxEvítBôs
->
uxEvítBôs
;

379 if–
	`¥vTe°WaôC⁄dôi⁄
–
uxRëu∫
, 
uxBôsToWaôF‹
, 
xWaôF‹AŒBôs
 ) !
pdFALSE
 )

381 if–
xCÀ¨OnExô
 !
pdFALSE
 )

383 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToWaôF‹
;

387 
	`mtCOVERAGE_TEST_MARKER
();

392 
	`mtCOVERAGE_TEST_MARKER
();

395 
	`èskEXIT_CRITICAL
();

397 
xTimeoutOccuºed
 = 
pdFALSE
;

403 
uxRëu∫
 &~
evítEVENT_BITS_CONTROL_BYTES
;

406 
	`åa˚EVENT_GROUP_WAIT_BITS_END
–
xEvítGroup
, 
uxBôsToWaôF‹
, 
xTimeoutOccuºed
 );

407  
uxRëu∫
;

408 
	}
}

411 
EvítBôs_t
 
	$xEvítGroupCÀ¨Bôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToCÀ¨
 )

413 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

414 
EvítBôs_t
 
uxRëu∫
;

418 
	`c⁄figASSERT
––
uxBôsToCÀ¨
 & 
evítEVENT_BITS_CONTROL_BYTES
 ) == 0 );

420 
	`èskENTER_CRITICAL
();

422 
	`åa˚EVENT_GROUP_CLEAR_BITS
–
xEvítGroup
, 
uxBôsToCÀ¨
 );

426 
uxRëu∫
 = 
pxEvítBôs
->
uxEvítBôs
;

429 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToCÀ¨
;

431 
	`èskEXIT_CRITICAL
();

433  
uxRëu∫
;

434 
	}
}

437 
EvítBôs_t
 
	$xEvítGroupCÀ¨BôsFromISR
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToCÀ¨
 )

439 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

440 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

441 
EvítBôs_t
 
uxRëu∫
;

445 
	`c⁄figASSERT
––
uxBôsToCÀ¨
 & 
evítEVENT_BITS_CONTROL_BYTES
 ) == 0 );

447 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

449 
	`åa˚EVENT_GROUP_CLEAR_BITS_FROM_ISR
–
xEvítGroup
, 
uxBôsToCÀ¨
 );

453 
uxRëu∫
 = 
pxEvítBôs
->
uxEvítBôs
;

456 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToCÀ¨
;

458 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

460  
uxRëu∫
;

461 
	}
}

464 
EvítBôs_t
 
	$xEvítGroupSëBôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToSë
 )

466 
Li°Iãm_t
 *
pxLi°Iãm
, *
pxNext
;

467 
Li°Iãm_t
 c⁄° *
pxLi°End
;

468 
Li°_t
 *
pxLi°
;

469 
EvítBôs_t
 
uxBôsToCÀ¨
 = 0, 
uxBôsWaôedF‹
, 
uxC⁄åﬁBôs
;

470 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

471 
Ba£Ty≥_t
 
xM©chFound
 = 
pdFALSE
;

475 
	`c⁄figASSERT
––
uxBôsToSë
 & 
evítEVENT_BITS_CONTROL_BYTES
 ) == 0 );

477 
pxLi°
 = &–
pxEvítBôs
->
xTasksWaôögF‹Bôs
 );

478 
pxLi°End
 = 
	`li°GET_END_MARKER
–
pxLi°
 );

479 
	`vTaskSu•ídAŒ
();

481 
	`åa˚EVENT_GROUP_SET_BITS
–
xEvítGroup
, 
uxBôsToSë
 );

483 
pxLi°Iãm
 = 
	`li°GET_HEAD_ENTRY
–
pxLi°
 );

486 
pxEvítBôs
->
uxEvítBôs
 |
uxBôsToSë
;

489  
pxLi°Iãm
 !
pxLi°End
 )

491 
pxNext
 = 
	`li°GET_NEXT
–
pxLi°Iãm
 );

492 
uxBôsWaôedF‹
 = 
	`li°GET_LIST_ITEM_VALUE
–
pxLi°Iãm
 );

493 
xM©chFound
 = 
pdFALSE
;

496 
uxC⁄åﬁBôs
 = 
uxBôsWaôedF‹
 & 
evítEVENT_BITS_CONTROL_BYTES
;

497 
uxBôsWaôedF‹
 &~
evítEVENT_BITS_CONTROL_BYTES
;

499 if––
uxC⁄åﬁBôs
 & 
evítWAIT_FOR_ALL_BITS
 ) =–
EvítBôs_t
 ) 0 )

502 if––
uxBôsWaôedF‹
 & 
pxEvítBôs
->
uxEvítBôs
 ) !–
EvítBôs_t
 ) 0 )

504 
xM©chFound
 = 
pdTRUE
;

508 
	`mtCOVERAGE_TEST_MARKER
();

511 if––
uxBôsWaôedF‹
 & 
pxEvítBôs
->
uxEvítBôs
 ) == uxBitsWaitedFor )

514 
xM©chFound
 = 
pdTRUE
;

521 if–
xM©chFound
 !
pdFALSE
 )

524 if––
uxC⁄åﬁBôs
 & 
evítCLEAR_EVENTS_ON_EXIT_BIT
 ) !–
EvítBôs_t
 ) 0 )

526 
uxBôsToCÀ¨
 |
uxBôsWaôedF‹
;

530 
	`mtCOVERAGE_TEST_MARKER
();

538 –Ë
	`xTaskRemoveFromUn‹dîedEvítLi°
–
pxLi°Iãm
, 
pxEvítBôs
->
uxEvítBôs
 | 
evítUNBLOCKED_DUE_TO_BIT_SET
 );

544 
pxLi°Iãm
 = 
pxNext
;

549 
pxEvítBôs
->
uxEvítBôs
 &~
uxBôsToCÀ¨
;

551 –Ë
	`xTaskResumeAŒ
();

553  
pxEvítBôs
->
uxEvítBôs
;

554 
	}
}

557 
	$vEvítGroupDñëe
–
EvítGroupH™dÀ_t
 
xEvítGroup
 )

559 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

560 c⁄° 
Li°_t
 *
pxTasksWaôögF‹Bôs
 = &–
pxEvítBôs
->
xTasksWaôögF‹Bôs
 );

562 
	`vTaskSu•ídAŒ
();

564 
	`åa˚EVENT_GROUP_DELETE
–
xEvítGroup
 );

566  
	`li°CURRENT_LIST_LENGTH
–
pxTasksWaôögF‹Bôs
 ) > ( 
UBa£Ty≥_t
 ) 0 )

570 
	`c⁄figASSERT
–
pxTasksWaôögF‹Bôs
->
xLi°End
.
pxNext
 !–
Li°Iãm_t
 * ) &(ÖxTasksWaitingForBits->xListEnd ) );

571 –Ë
	`xTaskRemoveFromUn‹dîedEvítLi°
–
pxTasksWaôögF‹Bôs
->
xLi°End
.
pxNext
, 
evítUNBLOCKED_DUE_TO_BIT_SET
 );

574 
	`vP‹tFªe
–
pxEvítBôs
 );

576 –Ë
	`xTaskResumeAŒ
();

577 
	}
}

582 
	$vEvítGroupSëBôsCÆlback
–*
pvEvítGroup
, c⁄° 
uöt32_t
 
ulBôsToSë
 )

584 –Ë
	`xEvítGroupSëBôs
–
pvEvítGroup
, ( 
EvítBôs_t
 ) 
ulBôsToSë
 );

585 
	}
}

588 
Ba£Ty≥_t
 
	$¥vTe°WaôC⁄dôi⁄
–c⁄° 
EvítBôs_t
 
uxCuºítEvítBôs
, c⁄° EvítBôs_à
uxBôsToWaôF‹
, c⁄° 
Ba£Ty≥_t
 
xWaôF‹AŒBôs
 )

590 
Ba£Ty≥_t
 
xWaôC⁄dôi⁄Më
 = 
pdFALSE
;

592 if–
xWaôF‹AŒBôs
 =
pdFALSE
 )

596 if––
uxCuºítEvítBôs
 & 
uxBôsToWaôF‹
 ) !–
EvítBôs_t
 ) 0 )

598 
xWaôC⁄dôi⁄Më
 = 
pdTRUE
;

602 
	`mtCOVERAGE_TEST_MARKER
();

609 if––
uxCuºítEvítBôs
 & 
uxBôsToWaôF‹
 ) == uxBitsToWaitFor )

611 
xWaôC⁄dôi⁄Më
 = 
pdTRUE
;

615 
	`mtCOVERAGE_TEST_MARKER
();

619  
xWaôC⁄dôi⁄Më
;

620 
	}
}

623 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) && ( 
INCLUDE_xTimîPídFun˘i⁄CÆl
 =1 ) && ( 
c⁄figUSE_TIMERS
 == 1 ) )

624 
Ba£Ty≥_t
 
	$xEvítGroupSëBôsFromISR
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToSë
, 
Ba£Ty≥_t
 *
pxHighîPri‹ôyTaskWokí
 )

626 
Ba£Ty≥_t
 
xRëu∫
;

628 
	`åa˚EVENT_GROUP_SET_BITS_FROM_ISR
–
xEvítGroup
, 
uxBôsToSë
 );

629 
xRëu∫
 = 
	`xTimîPídFun˘i⁄CÆlFromISR
–
vEvítGroupSëBôsCÆlback
, ( * ) 
xEvítGroup
, ( 
uöt32_t
 ) 
uxBôsToSë
, 
pxHighîPri‹ôyTaskWokí
 );

631  
xRëu∫
;

632 
	}
}

636 #i‡(
c⁄figUSE_TRACE_FACILITY
 == 1)

637 
UBa£Ty≥_t
 
	$uxEvítGroupGëNumbî
–* 
xEvítGroup
 )

639 
UBa£Ty≥_t
 
xRëu∫
;

640 
EvítGroup_t
 *
pxEvítBôs
 = ( EvítGroup_à* ) 
xEvítGroup
;

642 if–
xEvítGroup
 =
NULL
 )

644 
xRëu∫
 = 0;

648 
xRëu∫
 = 
pxEvítBôs
->
uxEvítGroupNumbî
;

651  
xRëu∫
;

652 
	}
}

	@include/FreeRTOS.h

66 #i‚de‡
INC_FREERTOS_H


67 
	#INC_FREERTOS_H


	)

72 
	~<°ddef.h
>

87 
	~<°döt.h
>

89 #ifde‡
__˝lu•lus


94 
	~"¥ojdefs.h
"

97 
	~"FªeRTOSC⁄fig.h
"

101 #i‚de‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION


102 
	#c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 0

	)

106 
	~"p‹èbÀ.h
"

114 #i‚de‡
c⁄figMINIMAL_STACK_SIZE


115 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figMINIMAL_STACK_SIZE
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
. c⁄figMINIMAL_STACK_SIZE 
deföes
 
the
 
size
 (ö 
w‹ds
Ë
of
Åhê
°ack
 
Æloˇãd
 
to
Åhê
idÀ
 
èsk
. 
Re„r
Åÿthê
demo
 
¥oje˘
 
¥ovided
 
your
 
p‹t
 
a
 
suôabÀ
 
vÆue
.

118 #i‚de‡
c⁄figMAX_PRIORITIES


119 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figMAX_PRIORITIES
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

122 #i‚de‡
c⁄figUSE_PREEMPTION


123 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_PREEMPTION
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

126 #i‚de‡
c⁄figUSE_IDLE_HOOK


127 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_IDLE_HOOK
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

130 #i‚de‡
c⁄figUSE_TICK_HOOK


131 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_TICK_HOOK
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

134 #i‚de‡
c⁄figUSE_CO_ROUTINES


135 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_CO_ROUTINES
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

138 #i‚de‡
INCLUDE_vTaskPri‹ôySë


139 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskPri‹ôySë
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

142 #i‚de‡
INCLUDE_uxTaskPri‹ôyGë


143 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_uxTaskPri‹ôyGë
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

146 #i‚de‡
INCLUDE_vTaskDñëe


147 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñëe
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

150 #i‚de‡
INCLUDE_vTaskSu•íd


151 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskSu•íd
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

154 #i‚de‡
INCLUDE_vTaskDñayU¡û


155 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñayU¡û
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

158 #i‚de‡
INCLUDE_vTaskDñay


159 #îr‹ 
Missög
 
deföôi⁄
: 
INCLUDE_vTaskDñay
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

162 #i‚de‡
c⁄figUSE_16_BIT_TICKS


163 #îr‹ 
Missög
 
deföôi⁄
: 
c⁄figUSE_16_BIT_TICKS
 
mu°
 
be
 
deföed
 
ö
 
FªeRTOSC⁄fig
.
h
 
as
 
eôhî
 1 
‹
 0. 
Sì
 
the
 
C⁄figuøti⁄
 
£˘i⁄
 
of
Åhê
FªeRTOS
 
API
 
documíèti⁄
 
dëaûs
.

166 #i‡
c⁄figUSE_CO_ROUTINES
 != 0

167 #i‚de‡
c⁄figMAX_CO_ROUTINE_PRIORITIES


168 #îr‹ 
c⁄figMAX_CO_ROUTINE_PRIORITIES
 
mu°
 
be
 
gª©î
 
th™
 
‹
 
equÆ
 
to
 1.

172 #i‚de‡
c⁄figMAX_PRIORITIES


173 #îr‹ 
c⁄figMAX_PRIORITIES
 
mu°
 
be
 
deföed
 
to
 bê
gª©î
 
th™
 
‹
 
equÆ
Åo 1.

176 #i‚de‡
INCLUDE_xTaskGëIdÀTaskH™dÀ


177 
	#INCLUDE_xTaskGëIdÀTaskH™dÀ
 0

	)

180 #i‚de‡
INCLUDE_xTimîGëTimîD´m⁄TaskH™dÀ


181 
	#INCLUDE_xTimîGëTimîD´m⁄TaskH™dÀ
 0

	)

184 #i‚de‡
INCLUDE_xQueueGëMuãxHﬁdî


185 
	#INCLUDE_xQueueGëMuãxHﬁdî
 0

	)

188 #i‚de‡
INCLUDE_xSem≠h‹eGëMuãxHﬁdî


189 
	#INCLUDE_xSem≠h‹eGëMuãxHﬁdî
 
INCLUDE_xQueueGëMuãxHﬁdî


	)

192 #i‚de‡
INCLUDE_pcTaskGëTaskName


193 
	#INCLUDE_pcTaskGëTaskName
 0

	)

196 #i‚de‡
c⁄figUSE_APPLICATION_TASK_TAG


197 
	#c⁄figUSE_APPLICATION_TASK_TAG
 0

	)

200 #i‚de‡
INCLUDE_uxTaskGëSèckHighW©îM¨k


201 
	#INCLUDE_uxTaskGëSèckHighW©îM¨k
 0

	)

204 #i‚de‡
INCLUDE_eTaskGëSèã


205 
	#INCLUDE_eTaskGëSèã
 0

	)

208 #i‚de‡
c⁄figUSE_RECURSIVE_MUTEXES


209 
	#c⁄figUSE_RECURSIVE_MUTEXES
 0

	)

212 #i‚de‡
c⁄figUSE_MUTEXES


213 
	#c⁄figUSE_MUTEXES
 0

	)

216 #i‚de‡
c⁄figUSE_TIMERS


217 
	#c⁄figUSE_TIMERS
 0

	)

220 #i‚de‡
c⁄figUSE_COUNTING_SEMAPHORES


221 
	#c⁄figUSE_COUNTING_SEMAPHORES
 0

	)

224 #i‚de‡
c⁄figUSE_ALTERNATIVE_API


225 
	#c⁄figUSE_ALTERNATIVE_API
 0

	)

228 #i‚de‡
p‹tCRITICAL_NESTING_IN_TCB


229 
	#p‹tCRITICAL_NESTING_IN_TCB
 0

	)

232 #i‚de‡
c⁄figMAX_TASK_NAME_LEN


233 
	#c⁄figMAX_TASK_NAME_LEN
 16

	)

236 #i‚de‡
c⁄figIDLE_SHOULD_YIELD


237 
	#c⁄figIDLE_SHOULD_YIELD
 1

	)

240 #i‡
c⁄figMAX_TASK_NAME_LEN
 < 1

241 #îr‹ 
c⁄figMAX_TASK_NAME_LEN
 
mu°
 
be
 
£t
 
to
 
a
 
möimum
 
of
 1 
ö
 
FªeRTOSC⁄fig
.
h


244 #i‚de‡
INCLUDE_xTaskResumeFromISR


245 
	#INCLUDE_xTaskResumeFromISR
 1

	)

248 #i‚de‡
INCLUDE_xEvítGroupSëBôFromISR


249 
	#INCLUDE_xEvítGroupSëBôFromISR
 0

	)

252 #i‚de‡
INCLUDE_xTimîPídFun˘i⁄CÆl


253 
	#INCLUDE_xTimîPídFun˘i⁄CÆl
 0

	)

256 #i‚de‡
c⁄figASSERT


257 
	#c⁄figASSERT
–
x
 )

	)

258 
	#c⁄figASSERT_DEFINED
 0

	)

260 
	#c⁄figASSERT_DEFINED
 1

	)

264 #i‡
c⁄figUSE_TIMERS
 == 1

266 #i‚de‡
c⁄figTIMER_TASK_PRIORITY


267 #îr‹ 
If
 
c⁄figUSE_TIMERS
 
is
 
£t
 
to
 1 
thí
 
c⁄figTIMER_TASK_PRIORITY
 
mu°
 
Æso
 
be
 
deföed
.

270 #i‚de‡
c⁄figTIMER_QUEUE_LENGTH


271 #îr‹ 
If
 
c⁄figUSE_TIMERS
 
is
 
£t
 
to
 1 
thí
 
c⁄figTIMER_QUEUE_LENGTH
 
mu°
 
Æso
 
be
 
deföed
.

274 #i‚de‡
c⁄figTIMER_TASK_STACK_DEPTH


275 #îr‹ 
If
 
c⁄figUSE_TIMERS
 
is
 
£t
 
to
 1 
thí
 
c⁄figTIMER_TASK_STACK_DEPTH
 
mu°
 
Æso
 
be
 
deföed
.

280 #i‚de‡
INCLUDE_xTaskGëScheduÀrSèã


281 
	#INCLUDE_xTaskGëScheduÀrSèã
 0

	)

284 #i‚de‡
INCLUDE_xTaskGëCuºítTaskH™dÀ


285 
	#INCLUDE_xTaskGëCuºítTaskH™dÀ
 0

	)

289 #i‚de‡
p‹tSET_INTERRUPT_MASK_FROM_ISR


290 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0

	)

293 #i‚de‡
p‹tCLEAR_INTERRUPT_MASK_FROM_ISR


294 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusVÆue
 ) ( Ë
	)
uxSavedStatusValue

297 #i‚de‡
p‹tCLEAN_UP_TCB


298 
	#p‹tCLEAN_UP_TCB
–
pxTCB
 ) ( Ë
	)
pxTCB

301 #i‚de‡
p‹tPRE_TASK_DELETE_HOOK


302 
	#p‹tPRE_TASK_DELETE_HOOK
–
pvTaskToDñëe
, 
pxYõldPídög
 )

	)

305 #i‚de‡
p‹tSETUP_TCB


306 
	#p‹tSETUP_TCB
–
pxTCB
 ) ( Ë
	)
pxTCB

309 #i‚de‡
c⁄figQUEUE_REGISTRY_SIZE


310 
	#c⁄figQUEUE_REGISTRY_SIZE
 0U

	)

313 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 < 1 )

314 
	#vQueueAddToRegi°ry
–
xQueue
, 
pcName
 )

	)

315 
	#vQueueUƒegi°îQueue
–
xQueue
 )

	)

318 #i‚de‡
p‹tPOINTER_SIZE_TYPE


319 
	#p‹tPOINTER_SIZE_TYPE
 
uöt32_t


	)

323 #i‚de‡
åa˚START


326 
	#åa˚START
()

	)

329 #i‚de‡
åa˚END


332 
	#åa˚END
()

	)

335 #i‚de‡
åa˚TASK_SWITCHED_IN


338 
	#åa˚TASK_SWITCHED_IN
()

	)

341 #i‚de‡
åa˚INCREASE_TICK_COUNT


344 
	#åa˚INCREASE_TICK_COUNT
–
x
 )

	)

347 #i‚de‡
åa˚LOW_POWER_IDLE_BEGIN


349 
	#åa˚LOW_POWER_IDLE_BEGIN
()

	)

352 #i‚def 
åa˚LOW_POWER_IDLE_END


354 
	#åa˚LOW_POWER_IDLE_END
()

	)

357 #i‚de‡
åa˚TASK_SWITCHED_OUT


360 
	#åa˚TASK_SWITCHED_OUT
()

	)

363 #i‚de‡
åa˚TASK_PRIORITY_INHERIT


369 
	#åa˚TASK_PRIORITY_INHERIT
–
pxTCBOfMuãxHﬁdî
, 
uxInhîôedPri‹ôy
 )

	)

372 #i‚de‡
åa˚TASK_PRIORITY_DISINHERIT


377 
	#åa˚TASK_PRIORITY_DISINHERIT
–
pxTCBOfMuãxHﬁdî
, 
uxOrigöÆPri‹ôy
 )

	)

380 #i‚de‡
åa˚BLOCKING_ON_QUEUE_RECEIVE


385 
	#åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 )

	)

388 #i‚de‡
åa˚BLOCKING_ON_QUEUE_SEND


393 
	#åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 )

	)

396 #i‚de‡
c⁄figCHECK_FOR_STACK_OVERFLOW


397 
	#c⁄figCHECK_FOR_STACK_OVERFLOW
 0

	)

402 #i‚de‡
åa˚MOVED_TASK_TO_READY_STATE


403 
	#åa˚MOVED_TASK_TO_READY_STATE
–
pxTCB
 )

	)

406 #i‚de‡
åa˚QUEUE_CREATE


407 
	#åa˚QUEUE_CREATE
–
pxNewQueue
 )

	)

410 #i‚de‡
åa˚QUEUE_CREATE_FAILED


411 
	#åa˚QUEUE_CREATE_FAILED
–
ucQueueTy≥
 )

	)

414 #i‚de‡
åa˚CREATE_MUTEX


415 
	#åa˚CREATE_MUTEX
–
pxNewQueue
 )

	)

418 #i‚de‡
åa˚CREATE_MUTEX_FAILED


419 
	#åa˚CREATE_MUTEX_FAILED
()

	)

422 #i‚de‡
åa˚GIVE_MUTEX_RECURSIVE


423 
	#åa˚GIVE_MUTEX_RECURSIVE
–
pxMuãx
 )

	)

426 #i‚de‡
åa˚GIVE_MUTEX_RECURSIVE_FAILED


427 
	#åa˚GIVE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 )

	)

430 #i‚de‡
åa˚TAKE_MUTEX_RECURSIVE


431 
	#åa˚TAKE_MUTEX_RECURSIVE
–
pxMuãx
 )

	)

434 #i‚de‡
åa˚TAKE_MUTEX_RECURSIVE_FAILED


435 
	#åa˚TAKE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 )

	)

438 #i‚de‡
åa˚CREATE_COUNTING_SEMAPHORE


439 
	#åa˚CREATE_COUNTING_SEMAPHORE
()

	)

442 #i‚de‡
åa˚CREATE_COUNTING_SEMAPHORE_FAILED


443 
	#åa˚CREATE_COUNTING_SEMAPHORE_FAILED
()

	)

446 #i‚de‡
åa˚QUEUE_SEND


447 
	#åa˚QUEUE_SEND
–
pxQueue
 )

	)

450 #i‚de‡
åa˚QUEUE_SEND_FAILED


451 
	#åa˚QUEUE_SEND_FAILED
–
pxQueue
 )

	)

454 #i‚de‡
åa˚QUEUE_RECEIVE


455 
	#åa˚QUEUE_RECEIVE
–
pxQueue
 )

	)

458 #i‚de‡
åa˚QUEUE_PEEK


459 
	#åa˚QUEUE_PEEK
–
pxQueue
 )

	)

462 #i‚de‡
åa˚QUEUE_PEEK_FROM_ISR


463 
	#åa˚QUEUE_PEEK_FROM_ISR
–
pxQueue
 )

	)

466 #i‚de‡
åa˚QUEUE_RECEIVE_FAILED


467 
	#åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 )

	)

470 #i‚de‡
åa˚QUEUE_SEND_FROM_ISR


471 
	#åa˚QUEUE_SEND_FROM_ISR
–
pxQueue
 )

	)

474 #i‚de‡
åa˚QUEUE_SEND_FROM_ISR_FAILED


475 
	#åa˚QUEUE_SEND_FROM_ISR_FAILED
–
pxQueue
 )

	)

478 #i‚de‡
åa˚QUEUE_RECEIVE_FROM_ISR


479 
	#åa˚QUEUE_RECEIVE_FROM_ISR
–
pxQueue
 )

	)

482 #i‚de‡
åa˚QUEUE_RECEIVE_FROM_ISR_FAILED


483 
	#åa˚QUEUE_RECEIVE_FROM_ISR_FAILED
–
pxQueue
 )

	)

486 #i‚de‡
åa˚QUEUE_PEEK_FROM_ISR_FAILED


487 
	#åa˚QUEUE_PEEK_FROM_ISR_FAILED
–
pxQueue
 )

	)

490 #i‚de‡
åa˚QUEUE_DELETE


491 
	#åa˚QUEUE_DELETE
–
pxQueue
 )

	)

494 #i‚de‡
åa˚TASK_CREATE


495 
	#åa˚TASK_CREATE
–
pxNewTCB
 )

	)

498 #i‚de‡
åa˚TASK_CREATE_FAILED


499 
	#åa˚TASK_CREATE_FAILED
()

	)

502 #i‚de‡
åa˚TASK_DELETE


503 
	#åa˚TASK_DELETE
–
pxTaskToDñëe
 )

	)

506 #i‚de‡
åa˚TASK_DELAY_UNTIL


507 
	#åa˚TASK_DELAY_UNTIL
()

	)

510 #i‚de‡
åa˚TASK_DELAY


511 
	#åa˚TASK_DELAY
()

	)

514 #i‚de‡
åa˚TASK_PRIORITY_SET


515 
	#åa˚TASK_PRIORITY_SET
–
pxTask
, 
uxNewPri‹ôy
 )

	)

518 #i‚de‡
åa˚TASK_SUSPEND


519 
	#åa˚TASK_SUSPEND
–
pxTaskToSu•íd
 )

	)

522 #i‚de‡
åa˚TASK_RESUME


523 
	#åa˚TASK_RESUME
–
pxTaskToResume
 )

	)

526 #i‚de‡
åa˚TASK_RESUME_FROM_ISR


527 
	#åa˚TASK_RESUME_FROM_ISR
–
pxTaskToResume
 )

	)

530 #i‚de‡
åa˚TASK_INCREMENT_TICK


531 
	#åa˚TASK_INCREMENT_TICK
–
xTickCou¡
 )

	)

534 #i‚de‡
åa˚TIMER_CREATE


535 
	#åa˚TIMER_CREATE
–
pxNewTimî
 )

	)

538 #i‚de‡
åa˚TIMER_CREATE_FAILED


539 
	#åa˚TIMER_CREATE_FAILED
()

	)

542 #i‚de‡
åa˚TIMER_COMMAND_SEND


543 
	#åa˚TIMER_COMMAND_SEND
–
xTimî
, 
xMesßgeID
, 
xMesßgeVÆueVÆue
, 
xRëu∫
 )

	)

546 #i‚de‡
åa˚TIMER_EXPIRED


547 
	#åa˚TIMER_EXPIRED
–
pxTimî
 )

	)

550 #i‚de‡
åa˚TIMER_COMMAND_RECEIVED


551 
	#åa˚TIMER_COMMAND_RECEIVED
–
pxTimî
, 
xMesßgeID
, 
xMesßgeVÆue
 )

	)

554 #i‚de‡
åa˚MALLOC


555 
	#åa˚MALLOC
–
pvAddªss
, 
uiSize
 )

	)

558 #i‚de‡
åa˚FREE


559 
	#åa˚FREE
–
pvAddªss
, 
uiSize
 )

	)

562 #i‚de‡
åa˚EVENT_GROUP_CREATE


563 
	#åa˚EVENT_GROUP_CREATE
–
xEvítGroup
 )

	)

566 #i‚de‡
åa˚EVENT_GROUP_CREATE_FAILED


567 
	#åa˚EVENT_GROUP_CREATE_FAILED
()

	)

570 #i‚de‡
åa˚EVENT_GROUP_SYNC_BLOCK


571 
	#åa˚EVENT_GROUP_SYNC_BLOCK
–
xEvítGroup
, 
uxBôsToSë
, 
uxBôsToWaôF‹
 )

	)

574 #i‚de‡
åa˚EVENT_GROUP_SYNC_END


575 
	#åa˚EVENT_GROUP_SYNC_END
–
xEvítGroup
, 
uxBôsToSë
, 
uxBôsToWaôF‹
, 
xTimeoutOccuºed
 ) ( Ë
	)
xTimeoutOccurred

578 #i‚de‡
åa˚EVENT_GROUP_WAIT_BITS_BLOCK


579 
	#åa˚EVENT_GROUP_WAIT_BITS_BLOCK
–
xEvítGroup
, 
uxBôsToWaôF‹
 )

	)

582 #i‚de‡
åa˚EVENT_GROUP_WAIT_BITS_END


583 
	#åa˚EVENT_GROUP_WAIT_BITS_END
–
xEvítGroup
, 
uxBôsToWaôF‹
, 
xTimeoutOccuºed
 ) ( Ë
	)
xTimeoutOccurred

586 #i‚de‡
åa˚EVENT_GROUP_CLEAR_BITS


587 
	#åa˚EVENT_GROUP_CLEAR_BITS
–
xEvítGroup
, 
uxBôsToCÀ¨
 )

	)

590 #i‚de‡
åa˚EVENT_GROUP_CLEAR_BITS_FROM_ISR


591 
	#åa˚EVENT_GROUP_CLEAR_BITS_FROM_ISR
–
xEvítGroup
, 
uxBôsToCÀ¨
 )

	)

594 #i‚de‡
åa˚EVENT_GROUP_SET_BITS


595 
	#åa˚EVENT_GROUP_SET_BITS
–
xEvítGroup
, 
uxBôsToSë
 )

	)

598 #i‚de‡
åa˚EVENT_GROUP_SET_BITS_FROM_ISR


599 
	#åa˚EVENT_GROUP_SET_BITS_FROM_ISR
–
xEvítGroup
, 
uxBôsToSë
 )

	)

602 #i‚de‡
åa˚EVENT_GROUP_DELETE


603 
	#åa˚EVENT_GROUP_DELETE
–
xEvítGroup
 )

	)

606 #i‚de‡
åa˚PEND_FUNC_CALL


607 
	#åa˚PEND_FUNC_CALL
(
xFun˘i⁄ToPíd
, 
pvP¨amëî1
, 
ulP¨amëî2
, 
ªt
)

	)

610 #i‚de‡
åa˚PEND_FUNC_CALL_FROM_ISR


611 
	#åa˚PEND_FUNC_CALL_FROM_ISR
(
xFun˘i⁄ToPíd
, 
pvP¨amëî1
, 
ulP¨amëî2
, 
ªt
)

	)

614 #i‚de‡
åa˚QUEUE_REGISTRY_ADD


615 
	#åa˚QUEUE_REGISTRY_ADD
(
xQueue
, 
pcQueueName
)

	)

618 #i‚de‡
c⁄figGENERATE_RUN_TIME_STATS


619 
	#c⁄figGENERATE_RUN_TIME_STATS
 0

	)

622 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

624 #i‚de‡
p‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS


625 #îr‹ 
If
 
c⁄figGENERATE_RUN_TIME_STATS
 
is
 
deföed
 
thí
 
p‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS
 
mu°
 
Æso
 
be
 deföed.Ö‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS 
should
 
ˇŒ
 
a
 
p‹t
 
œyî
 
fun˘i⁄
 
to
 
£tup
á 
≥rùhîÆ
 
timî
/
cou¡î
 
th©
 
ˇn
Åhí bê
u£d
 
as
 
the
 
run
 
time
 cou¡îÅimê
ba£
.

628 #i‚de‡
p‹tGET_RUN_TIME_COUNTER_VALUE


629 #i‚de‡
p‹tALT_GET_RUN_TIME_COUNTER_VALUE


630 #îr‹ 
If
 
c⁄figGENERATE_RUN_TIME_STATS
 
is
 
deföed
 
thí
 
eôhî
 
p‹tGET_RUN_TIME_COUNTER_VALUE
 
‹
 
p‹tALT_GET_RUN_TIME_COUNTER_VALUE
 
mu°
 
Æso
 
be
 deföed. 
Sì
 
the
 
exam∂es
 
¥ovided
 
™d
Åhê
FªeRTOS
 
web
 
sôe
 
m‹e
 
öf‹m©i⁄
.

636 #i‚de‡
p‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS


637 
	#p‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS
()

	)

640 #i‚de‡
c⁄figUSE_MALLOC_FAILED_HOOK


641 
	#c⁄figUSE_MALLOC_FAILED_HOOK
 0

	)

644 #i‚de‡
p‹tPRIVILEGE_BIT


645 
	#p‹tPRIVILEGE_BIT
 ( ( 
UBa£Ty≥_t
 ) 0x00 )

	)

648 #i‚de‡
p‹tYIELD_WITHIN_API


649 
	#p‹tYIELD_WITHIN_API
 
p‹tYIELD


	)

652 #i‚de‡
pvP‹tMÆlocAlig√d


653 
	#pvP‹tMÆlocAlig√d
–
x
, 
puxSèckBuf„r
 ) ( ( (ÖuxSèckBuf„∏Ë=
NULL
 ) ? ( 
	`pvP‹tMÆloc
––x ) ) ) : (ÖuxSèckBuf„∏Ë)

	)

656 #i‚de‡
vP‹tFªeAlig√d


657 
	#vP‹tFªeAlig√d
–
pvBlockToFªe
 ) 
	`vP‹tFªe
–pvBlockToFªê)

	)

660 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


661 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 )

	)

664 #i‚de‡
c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP


665 
	#c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP
 2

	)

668 #i‡
c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP
 < 2

669 #îr‹ 
c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP
 
mu°
 
nŸ
 
be
 
Àss
 
th™
 2

672 #i‚de‡
c⁄figUSE_TICKLESS_IDLE


673 
	#c⁄figUSE_TICKLESS_IDLE
 0

	)

676 #i‚de‡
c⁄figPRE_SLEEP_PROCESSING


677 
	#c⁄figPRE_SLEEP_PROCESSING
–
x
 )

	)

680 #i‚de‡
c⁄figPOST_SLEEP_PROCESSING


681 
	#c⁄figPOST_SLEEP_PROCESSING
–
x
 )

	)

684 #i‚de‡
c⁄figUSE_QUEUE_SETS


685 
	#c⁄figUSE_QUEUE_SETS
 0

	)

688 #i‚de‡
p‹tTASK_USES_FLOATING_POINT


689 
	#p‹tTASK_USES_FLOATING_POINT
()

	)

692 #i‚de‡
c⁄figUSE_TIME_SLICING


693 
	#c⁄figUSE_TIME_SLICING
 1

	)

696 #i‚de‡
c⁄figINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS


697 
	#c⁄figINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 0

	)

700 #i‚de‡
c⁄figUSE_NEWLIB_REENTRANT


701 
	#c⁄figUSE_NEWLIB_REENTRANT
 0

	)

704 #i‚de‡
c⁄figUSE_STATS_FORMATTING_FUNCTIONS


705 
	#c⁄figUSE_STATS_FORMATTING_FUNCTIONS
 1

	)

708 #i‚de‡
p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID


709 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
()

	)

712 #i‚de‡
c⁄figUSE_TRACE_FACILITY


713 
	#c⁄figUSE_TRACE_FACILITY
 1

	)

716 #i‚de‡
mtCOVERAGE_TEST_MARKER


717 
	#mtCOVERAGE_TEST_MARKER
()

	)

722 #i‚de‡
c⁄figENABLE_BACKWARD_COMPATIBILITY


723 
	#c⁄figENABLE_BACKWARD_COMPATIBILITY
 1

	)

726 #i‡
c⁄figENABLE_BACKWARD_COMPATIBILITY
 == 1

727 
	#eTaskSèãGë
 
eTaskGëSèã


	)

728 
	#p‹tTickTy≥
 
TickTy≥_t


	)

729 
	#xTaskH™dÀ
 
TaskH™dÀ_t


	)

730 
	#xQueueH™dÀ
 
QueueH™dÀ_t


	)

731 
	#xSem≠h‹eH™dÀ
 
Sem≠h‹eH™dÀ_t


	)

732 
	#xQueueSëH™dÀ
 
QueueSëH™dÀ_t


	)

733 
	#xQueueSëMembîH™dÀ
 
QueueSëMembîH™dÀ_t


	)

734 
	#xTimeOutTy≥
 
TimeOut_t


	)

735 
	#xMem‹yRegi⁄
 
Mem‹yRegi⁄_t


	)

736 
	#xTaskP¨amëîs
 
TaskP¨amëîs_t


	)

737 
	#xTaskSètusTy≥
 
TaskSètus_t


	)

738 
	#xTimîH™dÀ
 
TimîH™dÀ_t


	)

739 
	#xCoRoutöeH™dÀ
 
CoRoutöeH™dÀ_t


	)

740 
	#pdTASK_HOOK_CODE
 
TaskHookFun˘i⁄_t


	)

741 
	#p‹tTICK_RATE_MS
 
p‹tTICK_PERIOD_MS


	)

745 
	#tmrTIMER_CALLBACK
 
TimîCÆlbackFun˘i⁄_t


	)

746 
	#pdTASK_CODE
 
TaskFun˘i⁄_t


	)

747 
	#xLi°Iãm
 
Li°Iãm_t


	)

748 
	#xLi°
 
Li°_t


	)

751 #ifde‡
__˝lu•lus


	@include/StackMacros.h

66 #i‚de‡
STACK_MACROS_H


67 
	#STACK_MACROS_H


	)

85 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 == 0 )

88 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
()

	)

89 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

94 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 == 1 )

98 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

103 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
p‹tSTACK_GROWTH
 < 0 ) )

106 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
(Ë\

	)

109 if–
	gpxCuºítTCB
->
	gpxT›OfSèck
 <
pxCuºítTCB
->
pxSèck
 ) \

111 
vAµliˇti⁄SèckOvîÊowHook
––
TaskH™dÀ_t
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

118 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
p‹tSTACK_GROWTH
 > 0 ) )

121 
	#èskFIRST_CHECK_FOR_STACK_OVERFLOW
(Ë\

	)

125 if–
	gpxCuºítTCB
->
	gpxT›OfSèck
 >
pxCuºítTCB
->
pxEndOfSèck
 ) \

127 
vAµliˇti⁄SèckOvîÊowHook
––
TaskH™dÀ_t
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

134 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
p‹tSTACK_GROWTH
 < 0 ) )

136 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
(Ë\

	)

138 c⁄° 
uöt8_t
 
	gucEx≥˘edSèckByãs
[] = { 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

139 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

140 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

141 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

142 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE }; \

146 if–
memcmp
––* ) 
pxCuºítTCB
->
pxSèck
, ( * ) 
ucEx≥˘edSèckByãs
, ( ucExpectedStackBytes ) ) != 0 ) \

148 
vAµliˇti⁄SèckOvîÊowHook
––
TaskH™dÀ_t
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

155 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
p‹tSTACK_GROWTH
 > 0 ) )

157 
	#èskSECOND_CHECK_FOR_STACK_OVERFLOW
(Ë\

	)

159 
öt8_t
 *
	gpcEndOfSèck
 = ( i¡8_à* ) 
pxCuºítTCB
->
pxEndOfSèck
; \

160 c⁄° 
uöt8_t
 
	gucEx≥˘edSèckByãs
[] = { 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

161 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

162 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

163 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE, \

164 
tskSTACK_FILL_BYTE
,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE,ÅskSTACK_FILL_BYTE }; \

167 
	gpcEndOfSèck
 -–
ucEx≥˘edSèckByãs
 ); \

170 if–
memcmp
––* ) 
pcEndOfSèck
, ( * ) 
ucEx≥˘edSèckByãs
, ( ucExpectedStackBytes ) ) != 0 ) \

172 
vAµliˇti⁄SèckOvîÊowHook
––
TaskH™dÀ_t
 ) 
pxCuºítTCB
,ÖxCuºítTCB->
pcTaskName
 ); \

	@include/croutine.h

66 #i‚de‡
CO_ROUTINE_H


67 
	#CO_ROUTINE_H


	)

69 #i‚de‡
INC_FREERTOS_H


73 
	~"li°.h
"

75 #ifde‡
__˝lu•lus


82 * 
	tCoRoutöeH™dÀ_t
;

85 (*
¸COROUTINE_CODE
)–
	tCoRoutöeH™dÀ_t
, 
	tUBa£Ty≥_t
 );

87 
	sc‹CoRoutöeC⁄åﬁBlock


89 
¸COROUTINE_CODE
 
pxCoRoutöeFun˘i⁄
;

90 
Li°Iãm_t
 
xGíîicLi°Iãm
;

91 
Li°Iãm_t
 
xEvítLi°Iãm
;

92 
UBa£Ty≥_t
 
uxPri‹ôy
;

93 
UBa£Ty≥_t
 
uxIndex
;

94 
uöt16_t
 
uxSèã
;

95 } 
	tCRCB_t
;

169 
Ba£Ty≥_t
 
xCoRoutöeCª©e
–
¸COROUTINE_CODE
 
pxCoRoutöeCode
, 
UBa£Ty≥_t
 
uxPri‹ôy
, UBa£Ty≥_à
uxIndex
 );

211 
vCoRoutöeScheduÀ
( );

242 
	#¸START
–
pxCRCB
 )  ( ( 
CRCB_t
 * )–pxCRCB ) )->
uxSèã
 ) { 0:

	)

273 
	#¸END
(Ë}

	)

279 
	#¸SET_STATE0
–
xH™dÀ
 ) ( ( 
CRCB_t
 * )–xH™dÀ ) )->
uxSèã
 = (
__LINE__
 * 2); ; (__LINE__ * 2):

	)

280 
	#¸SET_STATE1
–
xH™dÀ
 ) ( ( 
CRCB_t
 * )–xH™dÀ ) )->
uxSèã
 = ((
__LINE__
 * 2)+1); ; ((__LINE__ * 2)+1):

	)

328 
	#¸DELAY
–
xH™dÀ
, 
xTicksToDñay
 ) \

	)

329 if––
xTicksToDñay
 ) > 0 ) \

331 
vCoRoutöeAddToDñayedLi°
––
xTicksToDñay
 ), 
NULL
 ); \

333 
¸SET_STATE0
––
xH™dÀ
 ) );

418 
	#¸QUEUE_SEND
–
xH™dÀ
, 
pxQueue
, 
pvIãmToQueue
, 
xTicksToWaô
, 
pxResu…
 ) \

	)

420 *–
pxResu…
 ) = 
xQueueCRSíd
––
pxQueue
Ë, ( 
pvIãmToQueue
Ë, ( 
xTicksToWaô
 ) ); \

421 if–*–
pxResu…
 ) =
îrQUEUE_BLOCKED
 ) \

423 
¸SET_STATE0
––
xH™dÀ
 ) ); \

424 *
pxResu…
 = 
xQueueCRSíd
––
pxQueue
 ), ( 
pvIãmToQueue
 ), 0 ); \

426 if–*
pxResu…
 =
îrQUEUE_YIELD
 ) \

428 
¸SET_STATE1
––
xH™dÀ
 ) ); \

429 *
pxResu…
 = 
pdPASS
; \

510 
	#¸QUEUE_RECEIVE
–
xH™dÀ
, 
pxQueue
, 
pvBuf„r
, 
xTicksToWaô
, 
pxResu…
 ) \

	)

512 *–
pxResu…
 ) = 
xQueueCRRe˚ive
––
pxQueue
Ë, ( 
pvBuf„r
 ), ( 
xTicksToWaô
 ) ); \

513 if–*–
pxResu…
 ) =
îrQUEUE_BLOCKED
 ) \

515 
¸SET_STATE0
––
xH™dÀ
 ) ); \

516 *–
pxResu…
 ) = 
xQueueCRRe˚ive
––
pxQueue
Ë, ( 
pvBuf„r
 ), 0 ); \

518 if–*–
pxResu…
 ) =
îrQUEUE_YIELD
 ) \

520 
¸SET_STATE1
––
xH™dÀ
 ) ); \

521 *–
pxResu…
 ) = 
pdPASS
; \

619 
	#¸QUEUE_SEND_FROM_ISR
–
pxQueue
, 
pvIãmToQueue
, 
xCoRoutöePªviou¶yWokí
 ) 
	`xQueueCRSídFromISR
––pxQueuê), (ÖvIãmToQueuê), ( xCoRoutöePªviou¶yWokí ) )

	)

732 
	#¸QUEUE_RECEIVE_FROM_ISR
–
pxQueue
, 
pvBuf„r
, 
pxCoRoutöeWokí
 ) 
	`xQueueCRRe˚iveFromISR
––pxQueuê), (ÖvBuf„∏), (ÖxCoRoutöeWokí ) )

	)

743 
vCoRoutöeAddToDñayedLi°
–
TickTy≥_t
 
xTicksToDñay
, 
Li°_t
 *
pxEvítLi°
 );

752 
Ba£Ty≥_t
 
xCoRoutöeRemoveFromEvítLi°
–c⁄° 
Li°_t
 *
pxEvítLi°
 );

754 #ifde‡
__˝lu•lus


	@include/event_groups.h

66 #i‚de‡
EVENT_GROUPS_H


67 
	#EVENT_GROUPS_H


	)

69 #i‚de‡
INC_FREERTOS_H


70 #îr‹ "ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "includeÉvent_groups.h"

73 
	~"timîs.h
"

75 #ifde‡
__˝lu•lus


118 * 
	tEvítGroupH™dÀ_t
;

128 
TickTy≥_t
 
	tEvítBôs_t
;

172 
EvítGroupH™dÀ_t
 
xEvítGroupCª©e
–Ë
PRIVILEGED_FUNCTION
;

266 
EvítBôs_t
 
xEvítGroupWaôBôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° EvítBôs_à
uxBôsToWaôF‹
, c⁄° 
Ba£Ty≥_t
 
xCÀ¨OnExô
, c⁄° Ba£Ty≥_à
xWaôF‹AŒBôs
, 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

323 
EvítBôs_t
 
xEvítGroupCÀ¨Bôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° EvítBôs_à
uxBôsToCÀ¨
 ) 
PRIVILEGED_FUNCTION
;

337 
EvítBôs_t
 
xEvítGroupCÀ¨BôsFromISR
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° EvítBôs_à
uxBôsToCÀ¨
 ) 
PRIVILEGED_FUNCTION
;

411 
EvítBôs_t
 
xEvítGroupSëBôs
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° EvítBôs_à
uxBôsToSë
 ) 
PRIVILEGED_FUNCTION
;

485 #if–
c⁄figUSE_TRACE_FACILITY
 == 1 )

486 
Ba£Ty≥_t
 
xEvítGroupSëBôsFromISR
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° 
EvítBôs_t
 
uxBôsToSë
, Ba£Ty≥_à*
pxHighîPri‹ôyTaskWokí
 );

488 
	#xEvítGroupSëBôsFromISR
–
xEvítGroup
, 
uxBôsToSë
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xTimîPídFun˘i⁄CÆlFromISR
–
vEvítGroupSëBôsCÆlback
, ( * ) xEvítGroup, ( 
uöt32_t
 ) uxBôsToSë,ÖxHighîPri‹ôyTaskWokí )

	)

615 
EvítBôs_t
 
xEvítGroupSync
–
EvítGroupH™dÀ_t
 
xEvítGroup
, c⁄° EvítBôs_à
uxBôsToSë
, c⁄° EvítBôs_à
uxBôsToWaôF‹
, 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

634 
	#xEvítGroupGëBôs
–
xEvítGroup
 ) 
	`xEvítGroupCÀ¨Bôs
–xEvítGroup, 0 )

	)

651 
	#xEvítGroupGëBôsFromISR
–
xEvítGroup
 ) 
	`xEvítGroupCÀ¨BôsFromISR
–xEvítGroup, 0 )

	)

665 
vEvítGroupDñëe
–
EvítGroupH™dÀ_t
 
xEvítGroup
 );

668 
vEvítGroupSëBôsCÆlback
–*
pvEvítGroup
, c⁄° 
uöt32_t
 
ulBôsToSë
 );

670 #i‡(
c⁄figUSE_TRACE_FACILITY
 == 1)

671 
UBa£Ty≥_t
 
uxEvítGroupGëNumbî
–* 
xEvítGroup
 );

674 #ifde‡
__˝lu•lus


	@include/list.h

95 #i‚de‡
LIST_H


96 
	#LIST_H


	)

126 #i‚de‡
c⁄figLIST_VOLATILE


127 
	#c⁄figLIST_VOLATILE


	)

130 #ifde‡
__˝lu•lus


136 
	sxLIST_ITEM


138 
c⁄figLIST_VOLATILE
 
TickTy≥_t
 
xIãmVÆue
;

139 
xLIST_ITEM
 * 
c⁄figLIST_VOLATILE
 
pxNext
;

140 
xLIST_ITEM
 * 
c⁄figLIST_VOLATILE
 
pxPªvious
;

141 * 
pvOw√r
;

142 * 
c⁄figLIST_VOLATILE
 
pvC⁄èöî
;

144 
xLIST_ITEM
 
	tLi°Iãm_t
;

146 
	sxMINI_LIST_ITEM


148 
c⁄figLIST_VOLATILE
 
TickTy≥_t
 
xIãmVÆue
;

149 
xLIST_ITEM
 * 
c⁄figLIST_VOLATILE
 
pxNext
;

150 
xLIST_ITEM
 * 
c⁄figLIST_VOLATILE
 
pxPªvious
;

152 
xMINI_LIST_ITEM
 
	tMöiLi°Iãm_t
;

157 
	sxLIST


159 
c⁄figLIST_VOLATILE
 
UBa£Ty≥_t
 
uxNumbîOfIãms
;

160 
Li°Iãm_t
 * 
c⁄figLIST_VOLATILE
 
pxIndex
;

161 
MöiLi°Iãm_t
 
xLi°End
;

162 } 
	tLi°_t
;

171 
	#li°SET_LIST_ITEM_OWNER
–
pxLi°Iãm
, 
pxOw√r
 ) ( (ÖxLi°Iãm )->
pvOw√r
 = ( * ) (ÖxOw√∏Ë)

	)

180 
	#li°GET_LIST_ITEM_OWNER
–
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
pvOw√r
 )

	)

189 
	#li°SET_LIST_ITEM_VALUE
–
pxLi°Iãm
, 
xVÆue
 ) ( (ÖxLi°Iãm )->
xIãmVÆue
 = ( xVÆuêË)

	)

199 
	#li°GET_LIST_ITEM_VALUE
–
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
xIãmVÆue
 )

	)

208 
	#li°GET_ITEM_VALUE_OF_HEAD_ENTRY
–
pxLi°
 ) ( ( (ÖxLi° )->
xLi°End
 ).
pxNext
->
xIãmVÆue
 )

	)

216 
	#li°GET_HEAD_ENTRY
–
pxLi°
 ) ( ( (ÖxLi° )->
xLi°End
 ).
pxNext
 )

	)

224 
	#li°GET_NEXT
–
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
pxNext
 )

	)

232 
	#li°GET_END_MARKER
–
pxLi°
 ) ( ( 
Li°Iãm_t
 c⁄° * ) ( &––pxLi° )->
xLi°End
 ) ) )

	)

241 
	#li°LIST_IS_EMPTY
–
pxLi°
 ) ( ( 
Ba£Ty≥_t
 ) ( (ÖxLi° )->
uxNumbîOfIãms
 =–
UBa£Ty≥_t
 ) 0 ) )

	)

246 
	#li°CURRENT_LIST_LENGTH
–
pxLi°
 ) ( (ÖxLi° )->
uxNumbîOfIãms
 )

	)

268 
	#li°GET_OWNER_OF_NEXT_ENTRY
–
pxTCB
, 
pxLi°
 ) \

	)

270 
Li°_t
 * c⁄° 
pxC⁄°Li°
 = ( 
pxLi°
 ); \

273 –
pxC⁄°Li°
 )->
pxIndex
 = (ÖxC⁄°Li° )->pxIndex->
pxNext
; \

274 if––* ) ( 
pxC⁄°Li°
 )->
pxIndex
 =–* ) &––pxC⁄°Li° )->
xLi°End
 ) ) \

276 –
pxC⁄°Li°
 )->
pxIndex
 = (ÖxC⁄°Li° )->pxIndex->
pxNext
; \

278 –
pxTCB
 ) = ( 
pxC⁄°Li°
 )->
pxIndex
->
pvOw√r
; \

298 
	#li°GET_OWNER_OF_HEAD_ENTRY
–
pxLi°
 ) ( (&––pxLi° )->
xLi°End
 ))->
pxNext
->
pvOw√r
 )

	)

309 
	#li°IS_CONTAINED_WITHIN
–
pxLi°
, 
pxLi°Iãm
 ) ( ( 
Ba£Ty≥_t
 ) ( (ÖxLi°Iãm )->
pvC⁄èöî
 =–* ) (ÖxLi° ) ) )

	)

317 
	#li°LIST_ITEM_CONTAINER
–
pxLi°Iãm
 ) ( (ÖxLi°Iãm )->
pvC⁄èöî
 )

	)

324 
	#li°LIST_IS_INITIALISED
–
pxLi°
 ) ( (ÖxLi° )->
xLi°End
.
xIãmVÆue
 =
p‹tMAX_DELAY
 )

	)

336 
vLi°Inôüli£
–
Li°_t
 * c⁄° 
pxLi°
 );

347 
vLi°Inôüli£Iãm
–
Li°Iãm_t
 * c⁄° 
pxIãm
 );

360 
vLi°In£π
–
Li°_t
 * c⁄° 
pxLi°
, 
Li°Iãm_t
 * c⁄° 
pxNewLi°Iãm
 );

381 
vLi°In£πEnd
–
Li°_t
 * c⁄° 
pxLi°
, 
Li°Iãm_t
 * c⁄° 
pxNewLi°Iãm
 );

396 
UBa£Ty≥_t
 
uxLi°Remove
–
Li°Iãm_t
 * c⁄° 
pxIãmToRemove
 );

398 #ifde‡
__˝lu•lus


	@include/mpu_wrappers.h

66 #i‚de‡
MPU_WRAPPERS_H


67 
	#MPU_WRAPPERS_H


	)

71 #ifde‡
p‹tUSING_MPU_WRAPPERS


76 #i‚de‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


78 
	#xTaskGíîicCª©e
 
MPU_xTaskGíîicCª©e


	)

79 
	#vTaskAŒoˇãMPURegi⁄s
 
MPU_vTaskAŒoˇãMPURegi⁄s


	)

80 
	#vTaskDñëe
 
MPU_vTaskDñëe


	)

81 
	#vTaskDñayU¡û
 
MPU_vTaskDñayU¡û


	)

82 
	#vTaskDñay
 
MPU_vTaskDñay


	)

83 
	#uxTaskPri‹ôyGë
 
MPU_uxTaskPri‹ôyGë


	)

84 
	#vTaskPri‹ôySë
 
MPU_vTaskPri‹ôySë


	)

85 
	#eTaskGëSèã
 
MPU_eTaskGëSèã


	)

86 
	#vTaskSu•íd
 
MPU_vTaskSu•íd


	)

87 
	#vTaskResume
 
MPU_vTaskResume


	)

88 
	#vTaskSu•ídAŒ
 
MPU_vTaskSu•ídAŒ


	)

89 
	#xTaskResumeAŒ
 
MPU_xTaskResumeAŒ


	)

90 
	#xTaskGëTickCou¡
 
MPU_xTaskGëTickCou¡


	)

91 
	#uxTaskGëNumbîOfTasks
 
MPU_uxTaskGëNumbîOfTasks


	)

92 
	#vTaskLi°
 
MPU_vTaskLi°


	)

93 
	#vTaskGëRunTimeSèts
 
MPU_vTaskGëRunTimeSèts


	)

94 
	#vTaskSëAµliˇti⁄TaskTag
 
MPU_vTaskSëAµliˇti⁄TaskTag


	)

95 
	#xTaskGëAµliˇti⁄TaskTag
 
MPU_xTaskGëAµliˇti⁄TaskTag


	)

96 
	#xTaskCÆlAµliˇti⁄TaskHook
 
MPU_xTaskCÆlAµliˇti⁄TaskHook


	)

97 
	#uxTaskGëSèckHighW©îM¨k
 
MPU_uxTaskGëSèckHighW©îM¨k


	)

98 
	#xTaskGëCuºítTaskH™dÀ
 
MPU_xTaskGëCuºítTaskH™dÀ


	)

99 
	#xTaskGëScheduÀrSèã
 
MPU_xTaskGëScheduÀrSèã


	)

100 
	#xTaskGëIdÀTaskH™dÀ
 
MPU_xTaskGëIdÀTaskH™dÀ


	)

101 
	#uxTaskGëSy°emSèã
 
MPU_uxTaskGëSy°emSèã


	)

103 
	#xQueueGíîicCª©e
 
MPU_xQueueGíîicCª©e


	)

104 
	#xQueueCª©eMuãx
 
MPU_xQueueCª©eMuãx


	)

105 
	#xQueueGiveMuãxRecursive
 
MPU_xQueueGiveMuãxRecursive


	)

106 
	#xQueueTakeMuãxRecursive
 
MPU_xQueueTakeMuãxRecursive


	)

107 
	#xQueueCª©eCou¡ögSem≠h‹e
 
MPU_xQueueCª©eCou¡ögSem≠h‹e


	)

108 
	#xQueueGíîicSíd
 
MPU_xQueueGíîicSíd


	)

109 
	#xQueueA…GíîicSíd
 
MPU_xQueueA…GíîicSíd


	)

110 
	#xQueueA…GíîicRe˚ive
 
MPU_xQueueA…GíîicRe˚ive


	)

111 
	#xQueueGíîicRe˚ive
 
MPU_xQueueGíîicRe˚ive


	)

112 
	#uxQueueMesßgesWaôög
 
MPU_uxQueueMesßgesWaôög


	)

113 
	#vQueueDñëe
 
MPU_vQueueDñëe


	)

114 
	#xQueueGíîicRe£t
 
MPU_xQueueGíîicRe£t


	)

115 
	#xQueueCª©eSë
 
MPU_xQueueCª©eSë


	)

116 
	#xQueueSñe˘FromSë
 
MPU_xQueueSñe˘FromSë


	)

117 
	#xQueueAddToSë
 
MPU_xQueueAddToSë


	)

118 
	#xQueueRemoveFromSë
 
MPU_xQueueRemoveFromSë


	)

119 
	#xQueuePìkFromISR
 
MPU_xQueuePìkFromISR


	)

121 
	#pvP‹tMÆloc
 
MPU_pvP‹tMÆloc


	)

122 
	#vP‹tFªe
 
MPU_vP‹tFªe


	)

123 
	#xP‹tGëFªeHópSize
 
MPU_xP‹tGëFªeHópSize


	)

124 
	#vP‹tInôüli£Blocks
 
MPU_vP‹tInôüli£Blocks


	)

126 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

127 
	#vQueueAddToRegi°ry
 
MPU_vQueueAddToRegi°ry


	)

128 
	#vQueueUƒegi°îQueue
 
MPU_vQueueUƒegi°îQueue


	)

132 
	#PRIVILEGED_FUNCTION


	)

137 
	#PRIVILEGED_FUNCTION
 
	`__©åibuã__
((
	`£˘i⁄
("¥ivûeged_fun˘i⁄s")))

	)

138 
	#PRIVILEGED_DATA
 
	`__©åibuã__
((
	`£˘i⁄
("¥ivûeged_d©a")))

	)

144 
	#PRIVILEGED_FUNCTION


	)

145 
	#PRIVILEGED_DATA


	)

146 
	#p‹tUSING_MPU_WRAPPERS
 0

	)

	@include/portable.h

70 #i‚de‡
PORTABLE_H


71 
	#PORTABLE_H


	)

77 #ifde‡
OPEN_WATCOM_INDUSTRIAL_PC_PORT


78 
	~"..\..\Sour˚\p‹èbÀ\ow©com\16bôdos\pc\p‹tma¸o.h
"

79 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

82 #ifde‡
OPEN_WATCOM_FLASH_LITE_186_PORT


83 
	~"..\..\Sour˚\p‹èbÀ\ow©com\16bôdos\Êsh186\p‹tma¸o.h
"

84 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

87 #ifde‡
GCC_MEGA_AVR


88 
	~"../p‹èbÀ/GCC/ATMega323/p‹tma¸o.h
"

91 #ifde‡
IAR_MEGA_AVR


92 
	~"../p‹èbÀ/IAR/ATMega323/p‹tma¸o.h
"

95 #ifde‡
MPLAB_PIC24_PORT


96 
	~"../../Sour˚/p‹èbÀ/MPLAB/PIC24_dsPIC/p‹tma¸o.h
"

99 #ifde‡
MPLAB_DSPIC_PORT


100 
	~"../../Sour˚/p‹èbÀ/MPLAB/PIC24_dsPIC/p‹tma¸o.h
"

103 #ifde‡
MPLAB_PIC18F_PORT


104 
	~"../../Sour˚/p‹èbÀ/MPLAB/PIC18F/p‹tma¸o.h
"

107 #ifde‡
MPLAB_PIC32MX_PORT


108 
	~"../../Sour˚/p‹èbÀ/MPLAB/PIC32MX/p‹tma¸o.h
"

111 #ifde‡
_FEDPICC


112 
	~"libFªeRTOS/In˛ude/p‹tma¸o.h
"

115 #ifde‡
SDCC_CYGNAL


116 
	~"../../Sour˚/p‹èbÀ/SDCC/Cyg«l/p‹tma¸o.h
"

119 #ifde‡
GCC_ARM7


120 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_LPC2000/p‹tma¸o.h
"

123 #ifde‡
GCC_ARM7_ECLIPSE


124 
	~"p‹tma¸o.h
"

127 #ifde‡
ROWLEY_LPC23xx


128 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_LPC23xx/p‹tma¸o.h
"

131 #ifde‡
IAR_MSP430


132 
	~"..\..\Sour˚\p‹èbÀ\IAR\MSP430\p‹tma¸o.h
"

135 #ifde‡
GCC_MSP430


136 
	~"../../Sour˚/p‹èbÀ/GCC/MSP430F449/p‹tma¸o.h
"

139 #ifde‡
ROWLEY_MSP430


140 
	~"../../Sour˚/p‹èbÀ/RowÀy/MSP430F449/p‹tma¸o.h
"

143 #ifde‡
ARM7_LPC21xx_KEIL_RVDS


144 
	~"..\..\Sour˚\p‹èbÀ\RVDS\ARM7_LPC21xx\p‹tma¸o.h
"

147 #ifde‡
SAM7_GCC


148 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_AT91SAM7S/p‹tma¸o.h
"

151 #ifde‡
SAM7_IAR


152 
	~"..\..\Sour˚\p‹èbÀ\IAR\AtmñSAM7S64\p‹tma¸o.h
"

155 #ifde‡
SAM9XE_IAR


156 
	~"..\..\Sour˚\p‹èbÀ\IAR\AtmñSAM9XE\p‹tma¸o.h
"

159 #ifde‡
LPC2000_IAR


160 
	~"..\..\Sour˚\p‹èbÀ\IAR\LPC2000\p‹tma¸o.h
"

163 #ifde‡
STR71X_IAR


164 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR71x\p‹tma¸o.h
"

167 #ifde‡
STR75X_IAR


168 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR75x\p‹tma¸o.h
"

171 #ifde‡
STR75X_GCC


172 
	~"..\..\Sour˚\p‹èbÀ\GCC\STR75x\p‹tma¸o.h
"

175 #ifde‡
STR91X_IAR


176 
	~"..\..\Sour˚\p‹èbÀ\IAR\STR91x\p‹tma¸o.h
"

179 #ifde‡
GCC_H8S


180 
	~"../../Sour˚/p‹èbÀ/GCC/H8S2329/p‹tma¸o.h
"

183 #ifde‡
GCC_AT91FR40008


184 
	~"../../Sour˚/p‹èbÀ/GCC/ARM7_AT91FR40008/p‹tma¸o.h
"

187 #ifde‡
RVDS_ARMCM3_LM3S102


188 
	~"../../Sour˚/p‹èbÀ/RVDS/ARM_CM3/p‹tma¸o.h
"

191 #ifde‡
GCC_ARMCM3_LM3S102


192 
	~"../../Sour˚/p‹èbÀ/GCC/ARM_CM3/p‹tma¸o.h
"

195 #ifde‡
GCC_ARMCM3


196 
	~"../../Sour˚/p‹èbÀ/GCC/ARM_CM3/p‹tma¸o.h
"

199 #ifde‡
IAR_ARM_CM3


200 
	~"../../Sour˚/p‹èbÀ/IAR/ARM_CM3/p‹tma¸o.h
"

203 #ifde‡
IAR_ARMCM3_LM


204 
	~"../../Sour˚/p‹èbÀ/IAR/ARM_CM3/p‹tma¸o.h
"

207 #ifde‡
HCS12_CODE_WARRIOR


208 
	~"../../Sour˚/p‹èbÀ/CodeW¨ri‹/HCS12/p‹tma¸o.h
"

211 #ifde‡
MICROBLAZE_GCC


212 
	~"../../Sour˚/p‹èbÀ/GCC/Mi¸oBœze/p‹tma¸o.h
"

215 #ifde‡
TERN_EE


216 
	~"..\..\Sour˚\p‹èbÀ\P¨adigm\Tîn_EE\smÆl\p‹tma¸o.h
"

219 #ifde‡
GCC_HCS12


220 
	~"../../Sour˚/p‹èbÀ/GCC/HCS12/p‹tma¸o.h
"

223 #ifde‡
GCC_MCF5235


224 
	~"../../Sour˚/p‹èbÀ/GCC/MCF5235/p‹tma¸o.h
"

227 #ifde‡
COLDFIRE_V2_GCC


228 
	~"../../../Sour˚/p‹èbÀ/GCC/CﬁdFúe_V2/p‹tma¸o.h
"

231 #ifde‡
COLDFIRE_V2_CODEWARRIOR


232 
	~"../../Sour˚/p‹èbÀ/CodeW¨ri‹/CﬁdFúe_V2/p‹tma¸o.h
"

235 #ifde‡
GCC_PPC405


236 
	~"../../Sour˚/p‹èbÀ/GCC/PPC405_Xûöx/p‹tma¸o.h
"

239 #ifde‡
GCC_PPC440


240 
	~"../../Sour˚/p‹èbÀ/GCC/PPC440_Xûöx/p‹tma¸o.h
"

243 #ifde‡
_16FX_SOFTUNE


244 
	~"..\..\Sour˚\p‹èbÀ\So·u√\MB96340\p‹tma¸o.h
"

247 #ifde‡
BCC_INDUSTRIAL_PC_PORT


250 
	~"‰c⁄fig.h
"

251 
	~"..\p‹èbÀ\BCC\16BôDOS\PC\¥tma¸o.h
"

252 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

255 #ifde‡
BCC_FLASH_LITE_186_PORT


258 
	~"‰c⁄fig.h
"

259 
	~"..\p‹èbÀ\BCC\16BôDOS\Êsh186\¥tma¸o.h
"

260 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

263 #ifde‡
__GNUC__


264 #ifde‡
__AVR32_AVR32A__


265 
	~"p‹tma¸o.h
"

269 #ifde‡
__ICCAVR32__


270 #ifde‡
__CORE__


271 #i‡
__CORE__
 =
__AVR32A__


272 
	~"p‹tma¸o.h
"

277 #ifde‡
__91467D


278 
	~"p‹tma¸o.h
"

281 #ifde‡
__96340


282 
	~"p‹tma¸o.h
"

286 #ifde‡
__IAR_V850ES_Fx3__


287 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

290 #ifde‡
__IAR_V850ES_Jx3__


291 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

294 #ifde‡
__IAR_V850ES_Jx3_L__


295 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

298 #ifde‡
__IAR_V850ES_Jx2__


299 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

302 #ifde‡
__IAR_V850ES_Hx2__


303 
	~"../../Sour˚/p‹èbÀ/IAR/V850ES/p‹tma¸o.h
"

306 #ifde‡
__IAR_78K0R_Kx3__


307 
	~"../../Sour˚/p‹èbÀ/IAR/78K0R/p‹tma¸o.h
"

310 #ifde‡
__IAR_78K0R_Kx3L__


311 
	~"../../Sour˚/p‹èbÀ/IAR/78K0R/p‹tma¸o.h
"

320 #i‚de‡
p‹tENTER_CRITICAL


321 
	~"p‹tma¸o.h
"

324 #i‡
p‹tBYTE_ALIGNMENT
 == 8

325 
	#p‹tBYTE_ALIGNMENT_MASK
 ( 0x0007 )

	)

328 #i‡
p‹tBYTE_ALIGNMENT
 == 4

329 
	#p‹tBYTE_ALIGNMENT_MASK
 ( 0x0003 )

	)

332 #i‡
p‹tBYTE_ALIGNMENT
 == 2

333 
	#p‹tBYTE_ALIGNMENT_MASK
 ( 0x0001 )

	)

336 #i‡
p‹tBYTE_ALIGNMENT
 == 1

337 
	#p‹tBYTE_ALIGNMENT_MASK
 ( 0x0000 )

	)

340 #i‚de‡
p‹tBYTE_ALIGNMENT_MASK


344 #i‚de‡
p‹tNUM_CONFIGURABLE_REGIONS


345 
	#p‹tNUM_CONFIGURABLE_REGIONS
 1

	)

348 #ifde‡
__˝lu•lus


352 
	~"mpu_wøµîs.h
"

360 #if–
p‹tUSING_MPU_WRAPPERS
 == 1 )

361 
SèckTy≥_t
 *
pxP‹tInôüli£Sèck
–SèckTy≥_à*
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
, 
Ba£Ty≥_t
 
xRunPrivûeged
 ) 
PRIVILEGED_FUNCTION
;

363 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 ) 
PRIVILEGED_FUNCTION
;

369 *
	`pvP‹tMÆloc
–
size_t
 
xSize
 ) 
PRIVILEGED_FUNCTION
;

370 
	`vP‹tFªe
–*
pv
 ) 
PRIVILEGED_FUNCTION
;

371 
	`vP‹tInôüli£Blocks
–Ë
PRIVILEGED_FUNCTION
;

372 
size_t
 
	`xP‹tGëFªeHópSize
–Ë
PRIVILEGED_FUNCTION
;

373 
size_t
 
	`xP‹tGëMöimumEvîFªeHópSize
–Ë
PRIVILEGED_FUNCTION
;

379 
Ba£Ty≥_t
 
	`xP‹tSèπScheduÀr
–Ë
PRIVILEGED_FUNCTION
;

386 
	`vP‹tEndScheduÀr
–Ë
PRIVILEGED_FUNCTION
;

395 #if–
p‹tUSING_MPU_WRAPPERS
 == 1 )

396 
xMEMORY_REGION
;

397 
	`vP‹tSt‹eTaskMPUSëtögs
–
xMPU_SETTINGS
 *
xMPUSëtögs
, c⁄° 
xMEMORY_REGION
 * c⁄° 
xRegi⁄s
, 
SèckTy≥_t
 *
pxBŸtomOfSèck
, 
uöt16_t
 
usSèckDïth
 ) 
PRIVILEGED_FUNCTION
;

400 #ifde‡
__˝lu•lus


401 
	}
}

	@include/projdefs.h

66 #i‚de‡
PROJDEFS_H


67 
	#PROJDEFS_H


	)

73 (*
	tTaskFun˘i⁄_t
)( * );

75 
	#pdFALSE
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

76 
	#pdTRUE
 ( ( 
Ba£Ty≥_t
 ) 1 )

	)

78 
	#pdPASS
 ( 
pdTRUE
 )

	)

79 
	#pdFAIL
 ( 
pdFALSE
 )

	)

80 
	#îrQUEUE_EMPTY
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

81 
	#îrQUEUE_FULL
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

84 
	#îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 ( -1 )

	)

85 
	#îrQUEUE_BLOCKED
 ( -4 )

	)

86 
	#îrQUEUE_YIELD
 ( -5 )

	)

	@include/queue.h

67 #i‚de‡
QUEUE_H


68 
	#QUEUE_H


	)

70 #i‚de‡
INC_FREERTOS_H


71 #îr‹ "ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "include queue.h"

74 #ifde‡
__˝lu•lus


84 * 
	tQueueH™dÀ_t
;

91 * 
	tQueueSëH™dÀ_t
;

98 * 
	tQueueSëMembîH™dÀ_t
;

101 
	#queueSEND_TO_BACK
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

102 
	#queueSEND_TO_FRONT
 ( ( 
Ba£Ty≥_t
 ) 1 )

	)

103 
	#queueOVERWRITE
 ( ( 
Ba£Ty≥_t
 ) 2 )

	)

106 
	#queueQUEUE_TYPE_BASE
 ( ( 
uöt8_t
 ) 0U )

	)

107 
	#queueQUEUE_TYPE_SET
 ( ( 
uöt8_t
 ) 0U )

	)

108 
	#queueQUEUE_TYPE_MUTEX
 ( ( 
uöt8_t
 ) 1U )

	)

109 
	#queueQUEUE_TYPE_COUNTING_SEMAPHORE
 ( ( 
uöt8_t
 ) 2U )

	)

110 
	#queueQUEUE_TYPE_BINARY_SEMAPHORE
 ( ( 
uöt8_t
 ) 3U )

	)

111 
	#queueQUEUE_TYPE_RECURSIVE_MUTEX
 ( ( 
uöt8_t
 ) 4U )

	)

169 
	#xQueueCª©e
–
uxQueueLígth
, 
uxIãmSize
 ) 
	`xQueueGíîicCª©e
–uxQueueLígth, uxIãmSize, 
queueQUEUE_TYPE_BASE
 )

	)

251 
	#xQueueSídToFr⁄t
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
––xQueuê), (ÖvIãmToQueuê), ( xTicksToWaô ), 
queueSEND_TO_FRONT
 )

	)

333 
	#xQueueSídToBack
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
––xQueuê), (ÖvIãmToQueuê), ( xTicksToWaô ), 
queueSEND_TO_BACK
 )

	)

417 
	#xQueueSíd
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueGíîicSíd
––xQueuê), (ÖvIãmToQueuê), ( xTicksToWaô ), 
queueSEND_TO_BACK
 )

	)

500 
	#xQueueOvîwrôe
–
xQueue
, 
pvIãmToQueue
 ) 
	`xQueueGíîicSíd
––xQueuê), (ÖvIãmToQueuê), 0, 
queueOVERWRITE
 )

	)

588 
Ba£Ty≥_t
 
xQueueGíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, c⁄° Ba£Ty≥_à
xC›yPosôi⁄
 ) 
PRIVILEGED_FUNCTION
;

684 
	#xQueuePìk
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueGíîicRe˚ive
––xQueuê), (ÖvBuf„∏), ( xTicksToWaô ), 
pdTRUE
 )

	)

717 
Ba£Ty≥_t
 
xQueuePìkFromISR
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
 ) 
PRIVILEGED_FUNCTION
;

810 
	#xQueueRe˚ive
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueGíîicRe˚ive
––xQueuê), (ÖvBuf„∏), ( xTicksToWaô ), 
pdFALSE
 )

	)

909 
Ba£Ty≥_t
 
xQueueGíîicRe˚ive
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, c⁄° Ba£Ty≥_à
xJu°Pìk
 ) 
PRIVILEGED_FUNCTION
;

924 
UBa£Ty≥_t
 
uxQueueMesßgesWaôög
–c⁄° 
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

941 
UBa£Ty≥_t
 
uxQueueS∑˚sAvaûabÀ
–c⁄° 
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

955 
vQueueDñëe
–
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1025 
	#xQueueSídToFr⁄tFromISR
–
xQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––xQueuê), (ÖvIãmToQueuê), (ÖxHighîPri‹ôyTaskWokí ), 
queueSEND_TO_FRONT
 )

	)

1096 
	#xQueueSídToBackFromISR
–
xQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––xQueuê), (ÖvIãmToQueuê), (ÖxHighîPri‹ôyTaskWokí ), 
queueSEND_TO_BACK
 )

	)

1183 
	#xQueueOvîwrôeFromISR
–
xQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––xQueuê), (ÖvIãmToQueuê), (ÖxHighîPri‹ôyTaskWokí ), 
queueOVERWRITE
 )

	)

1257 
	#xQueueSídFromISR
–
xQueue
, 
pvIãmToQueue
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––xQueuê), (ÖvIãmToQueuê), (ÖxHighîPri‹ôyTaskWokí ), 
queueSEND_TO_BACK
 )

	)

1335 
Ba£Ty≥_t
 
xQueueGíîicSídFromISR
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, Ba£Ty≥_à* c⁄° 
pxHighîPri‹ôyTaskWokí
, c⁄° Ba£Ty≥_à
xC›yPosôi⁄
 ) 
PRIVILEGED_FUNCTION
;

1424 
Ba£Ty≥_t
 
xQueueRe˚iveFromISR
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, Ba£Ty≥_à* c⁄° 
pxHighîPri‹ôyTaskWokí
 ) 
PRIVILEGED_FUNCTION
;

1430 
Ba£Ty≥_t
 
xQueueIsQueueEm±yFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1431 
Ba£Ty≥_t
 
xQueueIsQueueFuŒFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1432 
UBa£Ty≥_t
 
uxQueueMesßgesWaôögFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1449 
Ba£Ty≥_t
 
xQueueA…GíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xC›yPosôi⁄
 );

1450 
Ba£Ty≥_t
 
xQueueA…GíîicRe˚ive
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xJu°Pìkög
 );

1451 
	#xQueueA…SídToFr⁄t
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicSíd
––xQueuê), (ÖvIãmToQueuê), ( xTicksToWaô ), 
queueSEND_TO_FRONT
 )

	)

1452 
	#xQueueA…SídToBack
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicSíd
––xQueuê), (ÖvIãmToQueuê), ( xTicksToWaô ), 
queueSEND_TO_BACK
 )

	)

1453 
	#xQueueA…Re˚ive
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicRe˚ive
––xQueuê), (ÖvBuf„∏), ( xTicksToWaô ), 
pdFALSE
 )

	)

1454 
	#xQueueA…Pìk
–
xQueue
, 
pvBuf„r
, 
xTicksToWaô
 ) 
	`xQueueA…GíîicRe˚ive
––xQueuê), (ÖvBuf„∏), ( xTicksToWaô ), 
pdTRUE
 )

	)

1465 
Ba£Ty≥_t
 
xQueueCRSídFromISR
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pvIãmToQueue
, Ba£Ty≥_à
xCoRoutöePªviou¶yWokí
 );

1466 
Ba£Ty≥_t
 
xQueueCRRe˚iveFromISR
–
QueueH™dÀ_t
 
xQueue
, *
pvBuf„r
, Ba£Ty≥_à*
pxTaskWokí
 );

1467 
Ba£Ty≥_t
 
xQueueCRSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
 );

1468 
Ba£Ty≥_t
 
xQueueCRRe˚ive
–
QueueH™dÀ_t
 
xQueue
, *
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
 );

1475 
QueueH™dÀ_t
 
xQueueCª©eMuãx
–c⁄° 
uöt8_t
 
ucQueueTy≥
 ) 
PRIVILEGED_FUNCTION
;

1476 
QueueH™dÀ_t
 
xQueueCª©eCou¡ögSem≠h‹e
–c⁄° 
UBa£Ty≥_t
 
uxMaxCou¡
, c⁄° UBa£Ty≥_à
uxInôülCou¡
 ) 
PRIVILEGED_FUNCTION
;

1477 * 
xQueueGëMuãxHﬁdî
–
QueueH™dÀ_t
 
xSem≠h‹e
 ) 
PRIVILEGED_FUNCTION
;

1483 
Ba£Ty≥_t
 
xQueueTakeMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
, 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1484 
Ba£Ty≥_t
 
xQueueGiveMuãxRecursive
–
QueueH™dÀ_t
 
pxMuãx
 ) 
PRIVILEGED_FUNCTION
;

1492 
	#xQueueRe£t
–
xQueue
 ) 
	`xQueueGíîicRe£t
–xQueue, 
pdFALSE
 )

	)

1516 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1517 
vQueueAddToRegi°ry
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pcName
 ) 
PRIVILEGED_FUNCTION
;

1530 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1531 
vQueueUƒegi°îQueue
–
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1538 
QueueH™dÀ_t
 
xQueueGíîicCª©e
–c⁄° 
UBa£Ty≥_t
 
uxQueueLígth
, c⁄° UBa£Ty≥_à
uxIãmSize
, c⁄° 
uöt8_t
 
ucQueueTy≥
 ) 
PRIVILEGED_FUNCTION
;

1588 
QueueSëH™dÀ_t
 
xQueueCª©eSë
–c⁄° 
UBa£Ty≥_t
 
uxEvítQueueLígth
 ) 
PRIVILEGED_FUNCTION
;

1612 
Ba£Ty≥_t
 
xQueueAddToSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 ) 
PRIVILEGED_FUNCTION
;

1631 
Ba£Ty≥_t
 
xQueueRemoveFromSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 ) 
PRIVILEGED_FUNCTION
;

1667 
QueueSëMembîH™dÀ_t
 
xQueueSñe˘FromSë
–
QueueSëH™dÀ_t
 
xQueueSë
, c⁄° 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1672 
QueueSëMembîH™dÀ_t
 
xQueueSñe˘FromSëFromISR
–
QueueSëH™dÀ_t
 
xQueueSë
 ) 
PRIVILEGED_FUNCTION
;

1675 
vQueueWaôF‹MesßgeRe°ri˘ed
–
QueueH™dÀ_t
 
xQueue
, 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1676 
Ba£Ty≥_t
 
xQueueGíîicRe£t
–
QueueH™dÀ_t
 
xQueue
, Ba£Ty≥_à
xNewQueue
 ) 
PRIVILEGED_FUNCTION
;

1677 
vQueueSëQueueNumbî
–
QueueH™dÀ_t
 
xQueue
, 
UBa£Ty≥_t
 
uxQueueNumbî
 ) 
PRIVILEGED_FUNCTION
;

1678 
UBa£Ty≥_t
 
uxQueueGëQueueNumbî
–
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1679 
uöt8_t
 
ucQueueGëQueueTy≥
–
QueueH™dÀ_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1682 #ifde‡
__˝lu•lus


	@include/semphr.h

66 #i‚de‡
SEMAPHORE_H


67 
	#SEMAPHORE_H


	)

69 #i‚de‡
INC_FREERTOS_H


70 #îr‹ "ö˛udêFªeRTOS.h" 
mu°
 
≠≥¨
 
ö
 
sour˚
 
fûes
 
bef‹e
 "include semphr.h"

73 
	~"queue.h
"

75 
QueueH™dÀ_t
 
	tSem≠h‹eH™dÀ_t
;

77 
	#£mBINARY_SEMAPHORE_QUEUE_LENGTH
 ( ( 
uöt8_t
 ) 1U )

	)

78 
	#£mSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
uöt8_t
 ) 0U )

	)

79 
	#£mGIVE_BLOCK_TIME
 ( ( 
TickTy≥_t
 ) 0U )

	)

127 
	#vSem≠h‹eCª©eBö¨y
–
xSem≠h‹e
 ) \

	)

129 –
	gxSem≠h‹e
 ) = 
xQueueGíîicCª©e
––
UBa£Ty≥_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 ); \

130 if––
	gxSem≠h‹e
 ) !
NULL
 ) \

132 –Ë
xSem≠h‹eGive
––
xSem≠h‹e
 ) ); \

181 
	#xSem≠h‹eCª©eBö¨y
(Ë
	`xQueueGíîicCª©e
––
UBa£Ty≥_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

248 
	#xSem≠h‹eTake
–
xSem≠h‹e
, 
xBlockTime
 ) 
	`xQueueGíîicRe˚ive
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, ( xBlockTimê), 
pdFALSE
 )

	)

341 
	#xSem≠h‹eTakeRecursive
–
xMuãx
, 
xBlockTime
 ) 
	`xQueueTakeMuãxRecursive
––xMuãx ), ( xBlockTimêË)

	)

356 
	#xSem≠h‹eA…Take
–
xSem≠h‹e
, 
xBlockTime
 ) 
	`xQueueA…GíîicRe˚ive
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, ( xBlockTimê), 
pdFALSE
 )

	)

419 
	#xSem≠h‹eGive
–
xSem≠h‹e
 ) 
	`xQueueGíîicSíd
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

503 
	#xSem≠h‹eGiveRecursive
–
xMuãx
 ) 
	`xQueueGiveMuãxRecursive
––xMuãx ) )

	)

517 
	#xSem≠h‹eA…Give
–
xSem≠h‹e
 ) 
	`xQueueA…GíîicSíd
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

608 
	#xSem≠h‹eGiveFromISR
–
xSem≠h‹e
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueGíîicSídFromISR
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, (ÖxHighîPri‹ôyTaskWokí ), 
queueSEND_TO_BACK
 )

	)

642 
	#xSem≠h‹eTakeFromISR
–
xSem≠h‹e
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xQueueRe˚iveFromISR
––
QueueH™dÀ_t
 ) ( xSem≠h‹ê), 
NULL
, (ÖxHighîPri‹ôyTaskWokí ) )

	)

689 
	#xSem≠h‹eCª©eMuãx
(Ë
	`xQueueCª©eMuãx
–
queueQUEUE_TYPE_MUTEX
 )

	)

744 
	#xSem≠h‹eCª©eRecursiveMuãx
(Ë
	`xQueueCª©eMuãx
–
queueQUEUE_TYPE_RECURSIVE_MUTEX
 )

	)

807 
	#xSem≠h‹eCª©eCou¡ög
–
uxMaxCou¡
, 
uxInôülCou¡
 ) 
	`xQueueCª©eCou¡ögSem≠h‹e
––uxMaxCou¡ ), ( uxInôülCou¡ ) )

	)

821 
	#vSem≠h‹eDñëe
–
xSem≠h‹e
 ) 
	`vQueueDñëe
––
QueueH™dÀ_t
 ) ( xSem≠h‹êË)

	)

836 
	#xSem≠h‹eGëMuãxHﬁdî
–
xSem≠h‹e
 ) 
	`xQueueGëMuãxHﬁdî
––xSem≠h‹êË)

	)

	@include/task.h

67 #i‚de‡
INC_TASK_H


68 
	#INC_TASK_H


	)

70 #i‚de‡
INC_FREERTOS_H


74 
	~"li°.h
"

76 #ifde‡
__˝lu•lus


84 
	#tskKERNEL_VERSION_NUMBER
 "V8.0.0"

	)

85 
	#tskKERNEL_VERSION_MAJOR
 8

	)

86 
	#tskKERNEL_VERSION_MINOR
 0

	)

87 
	#tskKERNEL_VERSION_BUILD
 0

	)

99 * 
	tTaskH™dÀ_t
;

105 
Ba£Ty≥_t
 (*
	tTaskHookFun˘i⁄_t
)( * );

110 
eRu¬ög
 = 0,

111 
eRódy
,

112 
eBlocked
,

113 
eSu•íded
,

114 
eDñëed


115 } 
	teTaskSèã
;

120 
	sxTIME_OUT


122 
Ba£Ty≥_t
 
xOvîÊowCou¡
;

123 
TickTy≥_t
 
xTimeOnE¡îög
;

124 } 
	tTimeOut_t
;

129 
	sxMEMORY_REGION


131 *
pvBa£Addªss
;

132 
uöt32_t
 
ulLígthInByãs
;

133 
uöt32_t
 
ulP¨amëîs
;

134 } 
	tMem‹yRegi⁄_t
;

139 
	sxTASK_PARAMETERS


141 
TaskFun˘i⁄_t
 
pvTaskCode
;

142 c⁄° * c⁄° 
pcName
;

143 
uöt16_t
 
usSèckDïth
;

144 *
pvP¨amëîs
;

145 
UBa£Ty≥_t
 
uxPri‹ôy
;

146 
SèckTy≥_t
 *
puxSèckBuf„r
;

147 
Mem‹yRegi⁄_t
 
xRegi⁄s
[ 
p‹tNUM_CONFIGURABLE_REGIONS
 ];

148 } 
	tTaskP¨amëîs_t
;

152 
	sxTASK_STATUS


154 
TaskH™dÀ_t
 
xH™dÀ
;

155 c⁄° *
pcTaskName
;

156 
UBa£Ty≥_t
 
xTaskNumbî
;

157 
eTaskSèã
 
eCuºítSèã
;

158 
UBa£Ty≥_t
 
uxCuºítPri‹ôy
;

159 
UBa£Ty≥_t
 
uxBa£Pri‹ôy
;

160 
uöt32_t
 
ulRunTimeCou¡î
;

161 
uöt16_t
 
usSèckHighW©îM¨k
;

162 } 
	tTaskSètus_t
;

167 
eAb‹tSÀï
 = 0,

168 
eSènd¨dSÀï
,

169 
eNoTasksWaôögTimeout


170 } 
	teSÀïModeSètus
;

178 
	#tskIDLE_PRIORITY
 ( ( 
UBa£Ty≥_t
 ) 0U )

	)

188 
	#èskYIELD
(Ë
	`p‹tYIELD
()

	)

202 
	#èskENTER_CRITICAL
(Ë
	`p‹tENTER_CRITICAL
()

	)

216 
	#èskEXIT_CRITICAL
(Ë
	`p‹tEXIT_CRITICAL
()

	)

226 
	#èskDISABLE_INTERRUPTS
(Ë
	`p‹tDISABLE_INTERRUPTS
()

	)

236 
	#èskENABLE_INTERRUPTS
(Ë
	`p‹tENABLE_INTERRUPTS
()

	)

241 
	#èskSCHEDULER_SUSPENDED
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

242 
	#èskSCHEDULER_NOT_STARTED
 ( ( 
Ba£Ty≥_t
 ) 1 )

	)

243 
	#èskSCHEDULER_RUNNING
 ( ( 
Ba£Ty≥_t
 ) 2 )

	)

330 
	#xTaskCª©e
–
pvTaskCode
, 
pcName
, 
usSèckDïth
, 
pvP¨amëîs
, 
uxPri‹ôy
, 
pxCª©edTask
 ) 
	`xTaskGíîicCª©e
––pvTaskCodê), (ÖcNamê), ( usSèckDïth ), (ÖvP¨amëî†), ( uxPri‹ôy ), (ÖxCª©edTask ), ( 
NULL
 ), ( NULL ) )

	)

399 
	#xTaskCª©eRe°ri˘ed
–
x
, 
pxCª©edTask
 ) 
	`xTaskGíîicCª©e
–((x)->
pvTaskCode
), ((x)->
pcName
), ((x)->
usSèckDïth
), ((x)->
pvP¨amëîs
), ((x)->
uxPri‹ôy
), (pxCª©edTask), ((x)->
puxSèckBuf„r
), ((x)->
xRegi⁄s
Ë)

	)

447 
vTaskAŒoˇãMPURegi⁄s
–
TaskH™dÀ_t
 
xTask
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
pxRegi⁄s
 ) 
PRIVILEGED_FUNCTION
;

488 
vTaskDñëe
–
TaskH™dÀ_t
 
xTaskToDñëe
 ) 
PRIVILEGED_FUNCTION
;

540 
vTaskDñay
–c⁄° 
TickTy≥_t
 
xTicksToDñay
 ) 
PRIVILEGED_FUNCTION
;

599 
vTaskDñayU¡û
–
TickTy≥_t
 * c⁄° 
pxPªviousWakeTime
, c⁄° TickTy≥_à
xTimeIn¸emít
 ) 
PRIVILEGED_FUNCTION
;

646 
UBa£Ty≥_t
 
uxTaskPri‹ôyGë
–
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

664 
eTaskSèã
 
eTaskGëSèã
–
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

706 
vTaskPri‹ôySë
–
TaskH™dÀ_t
 
xTask
, 
UBa£Ty≥_t
 
uxNewPri‹ôy
 ) 
PRIVILEGED_FUNCTION
;

757 
vTaskSu•íd
–
TaskH™dÀ_t
 
xTaskToSu•íd
 ) 
PRIVILEGED_FUNCTION
;

806 
vTaskResume
–
TaskH™dÀ_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

835 
Ba£Ty≥_t
 
xTaskResumeFromISR
–
TaskH™dÀ_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

868 
vTaskSèπScheduÀr
–Ë
PRIVILEGED_FUNCTION
;

924 
vTaskEndScheduÀr
–Ë
PRIVILEGED_FUNCTION
;

975 
vTaskSu•ídAŒ
–Ë
PRIVILEGED_FUNCTION
;

1029 
Ba£Ty≥_t
 
xTaskResumeAŒ
–Ë
PRIVILEGED_FUNCTION
;

1044 
TickTy≥_t
 
xTaskGëTickCou¡
–Ë
PRIVILEGED_FUNCTION
;

1060 
TickTy≥_t
 
xTaskGëTickCou¡FromISR
–Ë
PRIVILEGED_FUNCTION
;

1074 
UBa£Ty≥_t
 
uxTaskGëNumbîOfTasks
–Ë
PRIVILEGED_FUNCTION
;

1088 *
pcTaskGëTaskName
–
TaskH™dÀ_t
 
xTaskToQuîy
 ) 
PRIVILEGED_FUNCTION
;

1109 
UBa£Ty≥_t
 
uxTaskGëSèckHighW©îM¨k
–
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1117 #ifde‡
c⁄figUSE_APPLICATION_TASK_TAG


1118 #i‡
c⁄figUSE_APPLICATION_TASK_TAG
 == 1

1127 
vTaskSëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
, 
TaskHookFun˘i⁄_t
 
pxHookFun˘i⁄
 ) 
PRIVILEGED_FUNCTION
;

1135 
TaskHookFun˘i⁄_t
 
xTaskGëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1150 
Ba£Ty≥_t
 
xTaskCÆlAµliˇti⁄TaskHook
–
TaskH™dÀ_t
 
xTask
, *
pvP¨amëî
 ) 
PRIVILEGED_FUNCTION
;

1159 
TaskH™dÀ_t
 
xTaskGëIdÀTaskH™dÀ
( );

1258 
UBa£Ty≥_t
 
uxTaskGëSy°emSèã
–
TaskSètus_t
 * c⁄° 
pxTaskSètusAºay
, c⁄° UBa£Ty≥_à
uxAºaySize
, 
uöt32_t
 * c⁄° 
pulTŸÆRunTime
 );

1305 
vTaskLi°
–* 
pcWrôeBuf„r
 ) 
PRIVILEGED_FUNCTION
;

1359 
vTaskGëRunTimeSèts
–*
pcWrôeBuf„r
 ) 
PRIVILEGED_FUNCTION
;

1380 
Ba£Ty≥_t
 
xTaskIn¸emítTick
–Ë
PRIVILEGED_FUNCTION
;

1413 
vTaskPœ˚OnEvítLi°
–
Li°_t
 * c⁄° 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1414 
vTaskPœ˚OnUn‹dîedEvítLi°
–
Li°_t
 * 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xIãmVÆue
, c⁄° TickTy≥_à
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1427 
vTaskPœ˚OnEvítLi°Re°ri˘ed
–
Li°_t
 * c⁄° 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1453 
Ba£Ty≥_t
 
xTaskRemoveFromEvítLi°
–c⁄° 
Li°_t
 * c⁄° 
pxEvítLi°
 ) 
PRIVILEGED_FUNCTION
;

1454 
Ba£Ty≥_t
 
xTaskRemoveFromUn‹dîedEvítLi°
–
Li°Iãm_t
 * 
pxEvítLi°Iãm
, c⁄° 
TickTy≥_t
 
xIãmVÆue
 ) 
PRIVILEGED_FUNCTION
;

1464 
vTaskSwôchC⁄ãxt
–Ë
PRIVILEGED_FUNCTION
;

1470 
TickTy≥_t
 
uxTaskRe£tEvítIãmVÆue
–Ë
PRIVILEGED_FUNCTION
;

1475 
TaskH™dÀ_t
 
xTaskGëCuºítTaskH™dÀ
–Ë
PRIVILEGED_FUNCTION
;

1480 
vTaskSëTimeOutSèã
–
TimeOut_t
 * c⁄° 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

1486 
Ba£Ty≥_t
 
xTaskCheckF‹TimeOut
–
TimeOut_t
 * c⁄° 
pxTimeOut
, 
TickTy≥_t
 * c⁄° 
pxTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1492 
vTaskMis£dYõld
–Ë
PRIVILEGED_FUNCTION
;

1498 
Ba£Ty≥_t
 
xTaskGëScheduÀrSèã
–Ë
PRIVILEGED_FUNCTION
;

1504 
vTaskPri‹ôyInhîô
–
TaskH™dÀ_t
 c⁄° 
pxMuãxHﬁdî
 ) 
PRIVILEGED_FUNCTION
;

1510 
vTaskPri‹ôyDisöhîô
–
TaskH™dÀ_t
 c⁄° 
pxMuãxHﬁdî
 ) 
PRIVILEGED_FUNCTION
;

1516 
Ba£Ty≥_t
 
xTaskGíîicCª©e
–
TaskFun˘i⁄_t
 
pxTaskCode
, c⁄° * c⁄° 
pcName
, c⁄° 
uöt16_t
 
usSèckDïth
, * c⁄° 
pvP¨amëîs
, 
UBa£Ty≥_t
 
uxPri‹ôy
, 
TaskH™dÀ_t
 * c⁄° 
pxCª©edTask
, 
SèckTy≥_t
 * c⁄° 
puxSèckBuf„r
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 ) 
PRIVILEGED_FUNCTION
;

1521 
UBa£Ty≥_t
 
uxTaskGëTaskNumbî
–
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1527 
vTaskSëTaskNumbî
–
TaskH™dÀ_t
 
xTask
, c⁄° 
UBa£Ty≥_t
 
uxH™dÀ
 ) 
PRIVILEGED_FUNCTION
;

1537 
vTaskSãpTick
–c⁄° 
TickTy≥_t
 
xTicksToJump
 ) 
PRIVILEGED_FUNCTION
;

1553 
eSÀïModeSètus
 
eTaskC⁄fúmSÀïModeSètus
–Ë
PRIVILEGED_FUNCTION
;

1555 #ifde‡
__˝lu•lus


	@include/timers.h

67 #i‚de‡
TIMERS_H


68 
	#TIMERS_H


	)

70 #i‚de‡
INC_FREERTOS_H


76 
	~"èsk.h
"

79 #ifde‡
__˝lu•lus


92 
	#tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
 ( ( 
Ba£Ty≥_t
 ) -2 )

	)

93 
	#tmrCOMMAND_EXECUTE_CALLBACK
 ( ( 
Ba£Ty≥_t
 ) -1 )

	)

94 
	#tmrCOMMAND_START_DONT_TRACE
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

95 
	#tmrCOMMAND_START
 ( ( 
Ba£Ty≥_t
 ) 1 )

	)

96 
	#tmrCOMMAND_RESET
 ( ( 
Ba£Ty≥_t
 ) 2 )

	)

97 
	#tmrCOMMAND_STOP
 ( ( 
Ba£Ty≥_t
 ) 3 )

	)

98 
	#tmrCOMMAND_CHANGE_PERIOD
 ( ( 
Ba£Ty≥_t
 ) 4 )

	)

99 
	#tmrCOMMAND_DELETE
 ( ( 
Ba£Ty≥_t
 ) 5 )

	)

101 
	#tmrFIRST_FROM_ISR_COMMAND
 ( ( 
Ba£Ty≥_t
 ) 6 )

	)

102 
	#tmrCOMMAND_START_FROM_ISR
 ( ( 
Ba£Ty≥_t
 ) 6 )

	)

103 
	#tmrCOMMAND_RESET_FROM_ISR
 ( ( 
Ba£Ty≥_t
 ) 7 )

	)

104 
	#tmrCOMMAND_STOP_FROM_ISR
 ( ( 
Ba£Ty≥_t
 ) 8 )

	)

105 
	#tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 ( ( 
Ba£Ty≥_t
 ) 9 )

	)

114 * 
	tTimîH™dÀ_t
;

119 (*
TimîCÆlbackFun˘i⁄_t
)–
	tTimîH™dÀ_t
 
	txTimî
 );

125 (*
PídedFun˘i⁄_t
)–*, 
	tuöt32_t
 );

256 
TimîH™dÀ_t
 
xTimîCª©e
–c⁄° * c⁄° 
pcTimîName
, c⁄° 
TickTy≥_t
 
xTimîPîiodInTicks
, c⁄° 
UBa£Ty≥_t
 
uxAutoRñﬂd
, * c⁄° 
pvTimîID
, 
TimîCÆlbackFun˘i⁄_t
 
pxCÆlbackFun˘i⁄
 ) 
PRIVILEGED_FUNCTION
;

278 *
pvTimîGëTimîID
–
TimîH™dÀ_t
 
xTimî
 ) 
PRIVILEGED_FUNCTION
;

315 
Ba£Ty≥_t
 
xTimîIsTimîA˘ive
–
TimîH™dÀ_t
 
xTimî
 ) 
PRIVILEGED_FUNCTION
;

326 
TaskH™dÀ_t
 
xTimîGëTimîD´m⁄TaskH™dÀ
( );

378 
	#xTimîSèπ
–
xTimî
, 
xTicksToWaô
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_START
, ( 
	`xTaskGëTickCou¡
(Ë), 
NULL
, ( xTicksToWaô ) )

	)

420 
	#xTimîSt›
–
xTimî
, 
xTicksToWaô
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_STOP
, 0U, 
NULL
, ( xTicksToWaô ) )

	)

500 
	#xTimîCh™gePîiod
–
xTimî
, 
xNewPîiod
, 
xTicksToWaô
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_CHANGE_PERIOD
, ( xNewPîiod ), 
NULL
, ( xTicksToWaô ) )

	)

538 
	#xTimîDñëe
–
xTimî
, 
xTicksToWaô
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_DELETE
, 0U, 
NULL
, ( xTicksToWaô ) )

	)

662 
	#xTimîRe£t
–
xTimî
, 
xTicksToWaô
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_RESET
, ( 
	`xTaskGëTickCou¡
(Ë), 
NULL
, ( xTicksToWaô ) )

	)

748 
	#xTimîSèπFromISR
–
xTimî
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_START_FROM_ISR
, ( 
	`xTaskGëTickCou¡FromISR
(Ë), (ÖxHighîPri‹ôyTaskWokí ), 0U )

	)

811 
	#xTimîSt›FromISR
–
xTimî
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_STOP_FROM_ISR
, 0, (ÖxHighîPri‹ôyTaskWokí ), 0U )

	)

884 
	#xTimîCh™gePîiodFromISR
–
xTimî
, 
xNewPîiod
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
, ( xNewPîiod ), (ÖxHighîPri‹ôyTaskWokí ), 0U )

	)

970 
	#xTimîRe£tFromISR
–
xTimî
, 
pxHighîPri‹ôyTaskWokí
 ) 
	`xTimîGíîicComm™d
––xTimî ), 
tmrCOMMAND_RESET_FROM_ISR
, ( 
	`xTaskGëTickCou¡FromISR
(Ë), (ÖxHighîPri‹ôyTaskWokí ), 0U )

	)

1061 
Ba£Ty≥_t
 
xTimîPídFun˘i⁄CÆlFromISR
–
PídedFun˘i⁄_t
 
xFun˘i⁄ToPíd
, *
pvP¨amëî1
, 
uöt32_t
 
ulP¨amëî2
, Ba£Ty≥_à*
pxHighîPri‹ôyTaskWokí
 );

1095 
Ba£Ty≥_t
 
xTimîPídFun˘i⁄CÆl
–
PídedFun˘i⁄_t
 
xFun˘i⁄ToPíd
, *
pvP¨amëî1
, 
uöt32_t
 
ulP¨amëî2
, 
TickTy≥_t
 
xTicksToWaô
 );

1101 
Ba£Ty≥_t
 
xTimîCª©eTimîTask
–Ë
PRIVILEGED_FUNCTION
;

1102 
Ba£Ty≥_t
 
xTimîGíîicComm™d
–
TimîH™dÀ_t
 
xTimî
, c⁄° Ba£Ty≥_à
xComm™dID
, c⁄° 
TickTy≥_t
 
xO±i⁄ÆVÆue
, Ba£Ty≥_à* c⁄° 
pxHighîPri‹ôyTaskWokí
, c⁄° TickTy≥_à
xTicksToWaô
 ) 
PRIVILEGED_FUNCTION
;

1104 #ifde‡
__˝lu•lus


	@list.c

67 
	~<°dlib.h
>

68 
	~"FªeRTOS.h
"

69 
	~"li°.h
"

75 
	$vLi°Inôüli£
–
Li°_t
 * c⁄° 
pxLi°
 )

80 
pxLi°
->
pxIndex
 = ( 
Li°Iãm_t
 * ) &–pxLi°->
xLi°End
 );

84 
pxLi°
->
xLi°End
.
xIãmVÆue
 = 
p‹tMAX_DELAY
;

88 
pxLi°
->
xLi°End
.
pxNext
 = ( 
Li°Iãm_t
 * ) &(ÖxList->xListEnd );

89 
pxLi°
->
xLi°End
.
pxPªvious
 = ( 
Li°Iãm_t
 * ) &(ÖxList->xListEnd );

91 
pxLi°
->
uxNumbîOfIãms
 = ( 
UBa£Ty≥_t
 ) 0U;

92 
	}
}

95 
	$vLi°Inôüli£Iãm
–
Li°Iãm_t
 * c⁄° 
pxIãm
 )

98 
pxIãm
->
pvC⁄èöî
 = 
NULL
;

99 
	}
}

102 
	$vLi°In£πEnd
–
Li°_t
 * c⁄° 
pxLi°
, 
Li°Iãm_t
 * c⁄° 
pxNewLi°Iãm
 )

104 
Li°Iãm_t
 * c⁄° 
pxIndex
 = 
pxLi°
->pxIndex;

109 
pxNewLi°Iãm
->
pxNext
 = 
pxIndex
;

110 
pxNewLi°Iãm
->
pxPªvious
 = 
pxIndex
->pxPrevious;

111 
pxIndex
->
pxPªvious
->
pxNext
 = 
pxNewLi°Iãm
;

112 
pxIndex
->
pxPªvious
 = 
pxNewLi°Iãm
;

115 
pxNewLi°Iãm
->
pvC⁄èöî
 = ( * ) 
pxLi°
;

117 –
pxLi°
->
uxNumbîOfIãms
 )++;

118 
	}
}

121 
	$vLi°In£π
–
Li°_t
 * c⁄° 
pxLi°
, 
Li°Iãm_t
 * c⁄° 
pxNewLi°Iãm
 )

123 
Li°Iãm_t
 *
pxIãøt‹
;

124 c⁄° 
TickTy≥_t
 
xVÆueOfIn£πi⁄
 = 
pxNewLi°Iãm
->
xIãmVÆue
;

135 if–
xVÆueOfIn£πi⁄
 =
p‹tMAX_DELAY
 )

137 
pxIãøt‹
 = 
pxLi°
->
xLi°End
.
pxPªvious
;

159  
pxIãøt‹
 = ( 
Li°Iãm_t
 * ) &–
pxLi°
->
xLi°End
 );ÖxIãøt‹->
pxNext
->
xIãmVÆue
 <
xVÆueOfIn£πi⁄
;ÖxIterator =ÖxIterator->pxNext )

166 
pxNewLi°Iãm
->
pxNext
 = 
pxIãøt‹
->pxNext;

167 
pxNewLi°Iãm
->
pxNext
->
pxPªvious
 =ÖxNewListItem;

168 
pxNewLi°Iãm
->
pxPªvious
 = 
pxIãøt‹
;

169 
pxIãøt‹
->
pxNext
 = 
pxNewLi°Iãm
;

173 
pxNewLi°Iãm
->
pvC⁄èöî
 = ( * ) 
pxLi°
;

175 –
pxLi°
->
uxNumbîOfIãms
 )++;

176 
	}
}

179 
UBa£Ty≥_t
 
	$uxLi°Remove
–
Li°Iãm_t
 * c⁄° 
pxIãmToRemove
 )

183 
Li°_t
 * c⁄° 
pxLi°
 = ( Li°_à* ) 
pxIãmToRemove
->
pvC⁄èöî
;

185 
pxIãmToRemove
->
pxNext
->
pxPªvious
 =ÖxItemToRemove->pxPrevious;

186 
pxIãmToRemove
->
pxPªvious
->
pxNext
 =ÖxItemToRemove->pxNext;

189 if–
pxLi°
->
pxIndex
 =
pxIãmToRemove
 )

191 
pxLi°
->
pxIndex
 = 
pxIãmToRemove
->
pxPªvious
;

195 
	`mtCOVERAGE_TEST_MARKER
();

198 
pxIãmToRemove
->
pvC⁄èöî
 = 
NULL
;

199 –
pxLi°
->
uxNumbîOfIãms
 )--;

201  
pxLi°
->
uxNumbîOfIãms
;

202 
	}
}

	@portable/BCC/16BitDOS/Flsh186/port.c

84 
	~<dos.h
>

85 
	~<°dlib.h
>

86 
	~<£tjmp.h
>

88 
	~"FªeRTOS.h
"

89 
	~"èsk.h
"

90 
	~"p‹èsm.h
"

94 
	#p‹tTIMER_EOI_TYPE
 ( 8 )

	)

95 
	#p‹tRESET_PIC
(Ë
	`p‹tOUTPUT_WORD
––
uöt16_t
 ) 0xff22, 
p‹tTIMER_EOI_TYPE
 )

	)

96 
	#p‹tTIMER_INT_NUMBER
 0x12

	)

98 
	#p‹tTIMER_1_CONTROL_REGISTER
 ( ( 
uöt16_t
 ) 0xff5ê)

	)

99 
	#p‹tTIMER_0_CONTROL_REGISTER
 ( ( 
uöt16_t
 ) 0xff56 )

	)

100 
	#p‹tTIMER_INTERRUPT_ENABLE
 ( ( 
uöt16_t
 ) 0x2000 )

	)

103 
¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 );

106 
¥vExôFun˘i⁄
( );

110 #if–
c⁄figUSE_PREEMPTION
 == 1 )

113 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

117 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

121 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

126 
Ba£Ty≥_t
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

131 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

134 
jmp_buf
 
	gxJumpBuf
;

139 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

145 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

149 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

151 #if–
c⁄figUSE_PREEMPTION
 == 1 )

154 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

159 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

163 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

166 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

168 
	`¥vExôFun˘i⁄
();

169 
xScheduÀrRu¬ög
 = 
pdFALSE
;

173 
xScheduÀrRu¬ög
 = 
pdTRUE
;

176 
	`p‹tFIRST_CONTEXT
();

179  
xScheduÀrRu¬ög
;

180 
	}
}

185 #if–
c⁄figUSE_PREEMPTION
 == 1 )

186 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

189 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

192 
	`p‹tSWITCH_CONTEXT
();

196 
	`p‹tRESET_PIC
();

197 
	}
}

199 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

203 
	`xTaskIn¸emítTick
();

204 
	`p‹tRESET_PIC
();

205 
	}
}

209 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

212 
	`p‹tSWITCH_CONTEXT
();

213 
	}
}

216 
	$vP‹tEndScheduÀr
( )

221 
	`l⁄gjmp
–
xJumpBuf
, 1 );

222 
	}
}

225 
	$¥vExôFun˘i⁄
( )

227 c⁄° 
uöt16_t
 
usTimîDißbÀ
 = 0x0000;

228 
uöt16_t
 
usTimî0C⁄åﬁ
;

232 
	`p‹tDISABLE_INTERRUPTS
();

233 if–
xScheduÀrRu¬ög
 =
pdTRUE
 )

237 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

243 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîDißbÀ
 );

246 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

247 
usTimî0C⁄åﬁ
 |
p‹tTIMER_INTERRUPT_ENABLE
;

248 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

251 
	`p‹tENABLE_INTERRUPTS
();

252 
	}
}

255 
	$¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 )

257 c⁄° 
uöt16_t
 
usMaxCou¡Regi°î
 = 0xff5a;

258 c⁄° 
uöt16_t
 
usTimîPri‹ôyRegi°î
 = 0xff32;

259 c⁄° 
uöt16_t
 
usTimîE«bÀ
 = 0xC000;

260 c⁄° 
uöt16_t
 
usRëriggî
 = 0x0001;

261 c⁄° 
uöt16_t
 
usTimîHighPri‹ôy
 = 0x0000;

262 
uöt16_t
 
usTimî0C⁄åﬁ
;

266 c⁄° 
uöt32_t
 
ulClockFªquícy
 = ( uint32_t ) 0x7f31a0UL;

268 
uöt32_t
 
ulTimîCou¡
 = 
ulClockFªquícy
 / 
ulTickR©eHz
;

270 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîE«bÀ
 | 
p‹tTIMER_INTERRUPT_ENABLE
 | 
usRëriggî
 );

271 
	`p‹tOUTPUT_WORD
–
usMaxCou¡Regi°î
, ( 
uöt16_t
 ) 
ulTimîCou¡
 );

272 
	`p‹tOUTPUT_WORD
–
usTimîPri‹ôyRegi°î
, 
usTimîHighPri‹ôy
 );

275 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

276 
usTimî0C⁄åﬁ
 &~
p‹tTIMER_INTERRUPT_ENABLE
;

277 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

278 
	}
}

	@portable/BCC/16BitDOS/Flsh186/prtmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

86 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

92 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

93 
uöt16_t
 
	tTickTy≥_t
;

94 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

96 
uöt32_t
 
	tTickTy≥_t
;

97 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

102 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

	)

103 
	g__asm
{ 
	g˛i
 } \

105 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

107 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

109 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

113 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

114 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

115 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

116 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

117 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

118 
	#p‹tBYTE_ALIGNMENT
 2

	)

119 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

123 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

124 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

125 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

126 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

131 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

132 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

	@portable/BCC/16BitDOS/PC/port.c

78 
	~<°dlib.h
>

79 
	~<dos.h
>

80 
	~<£tjmp.h
>

82 
	~"FªeRTOS.h
"

83 
	~"èsk.h
"

84 
	~"p‹èsm.h
"

93 
	#p‹tTIMER_INT_NUMBER
 0x08

	)

96 
¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 );

99 
¥vExôFun˘i⁄
( );

104 
¥vP‹tRe£tPIC
( );

108 #if–
c⁄figUSE_PREEMPTION
 == 1 )

111 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

115 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

119 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

123 
¥vSëTickFªquícyDeÁu…
( );

128 
öt16_t
 
	gsDOSTickCou¡î
;

131 
Ba£Ty≥_t
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

134 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

137 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISRPlus1
 )();

140 
jmp_buf
 
	gxJumpBuf
;

145 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

147 
pxISR
 
pxOrigöÆTickISR
;

153 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

154 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tTIMER_INT_NUMBER
 );

155 
pxOldSwôchISRPlus1
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

157 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

161 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

165 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOrigöÆTickISR
 );

169 #if–
c⁄figUSE_PREEMPTION
 == 1 )

172 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

177 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

184 
sDOSTickCou¡î
 = 
p‹tTICKS_PER_DOS_TICK
;

187 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

189 
	`¥vExôFun˘i⁄
();

190 
xScheduÀrRu¬ög
 = 
pdFALSE
;

194 
xScheduÀrRu¬ög
 = 
pdTRUE
;

197 
	`p‹tFIRST_CONTEXT
();

200  
xScheduÀrRu¬ög
;

201 
	}
}

206 #if–
c⁄figUSE_PREEMPTION
 == 1 )

207 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

210 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

213 
	`p‹tSWITCH_CONTEXT
();

217 
	`¥vP‹tRe£tPIC
();

218 
	}
}

220 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

224 
	`xTaskIn¸emítTick
();

225 
	`¥vP‹tRe£tPIC
();

226 
	}
}

230 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

233 
	`p‹tSWITCH_CONTEXT
();

234 
	}
}

237 
	$¥vP‹tRe£tPIC
( )

243 --
sDOSTickCou¡î
;

244 if–
sDOSTickCou¡î
 <= 0 )

246 
sDOSTickCou¡î
 = ( 
öt16_t
 ) 
p‹tTICKS_PER_DOS_TICK
;

247 
__asm
{ 
p‹tSWITCH_INT_NUMBER
 + 1 };

253 
__asm


255 
mov
 
Æ
, 20
H


256 
out
 20
H
, 
Æ


259 
	}
}

262 
	$vP‹tEndScheduÀr
( )

267 
	`l⁄gjmp
–
xJumpBuf
, 1 );

268 
	}
}

271 
	$¥vExôFun˘i⁄
( )

273 –
__öãºu±
 
__Ár
 *
pxOrigöÆTickISR
 )();

277 
	`p‹tDISABLE_INTERRUPTS
();

278 if–
xScheduÀrRu¬ög
 =
pdTRUE
 )

281 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

282 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
pxOrigöÆTickISR
 );

283 
	`¥vSëTickFªquícyDeÁu…
();

287 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

288 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOldSwôchISRPlus1
 );

292 
	`p‹tENABLE_INTERRUPTS
();

293 
	}
}

296 
	$¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 )

298 c⁄° 
uöt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

299 c⁄° 
uöt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

300 c⁄° 
uöt32_t
 
ulPIT_CONST
 = ( uint32_t ) 1193180UL;

301 c⁄° 
uöt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

302 
uöt32_t
 
ulOuçut
;

305 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

306 
ulOuçut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

307 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
uöt16_t
 )–
ulOuçut
 & ( 
uöt32_t
 ) 0xff ) );

308 
ulOuçut
 >>= 8;

309 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
uöt16_t
 ) ( 
ulOuçut
 & ( 
uöt32_t
 ) 0xff ) );

310 
	}
}

313 
	$¥vSëTickFªquícyDeÁu…
( )

315 c⁄° 
uöt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

316 c⁄° 
uöt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

317 c⁄° 
uöt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

319 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

320 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

321 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

322 
	}
}

	@portable/BCC/16BitDOS/PC/prtmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

86 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

92 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

93 
uöt16_t
 
	tTickTy≥_t
;

94 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

96 
uöt32_t
 
	tTickTy≥_t
;

97 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

102 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

	)

103 
	g__asm
{ 
	g˛i
 } \

105 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

107 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

109 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

113 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

114 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

115 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

116 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

117 
	#p‹tDOS_TICK_RATE
 ( 18.20648 )

	)

118 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

119 
	#p‹tTICKS_PER_DOS_TICK
 ( ( 
uöt16_t
 ) ( ( ( 
p‹tDOUBLE
 ) 
c⁄figTICK_RATE_HZ
 / 
p‹tDOS_TICK_RATE
 ) + 0.5 ) )

	)

120 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

121 
	#p‹tBYTE_ALIGNMENT
 ( 2 )

	)

125 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

126 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

131 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

132 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

	@portable/BCC/16BitDOS/common/portasm.h

66 #i‚de‡
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
	tTCB_t
;

70 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

71 
vTaskSwôchC⁄ãxt
( );

78 
p‹tSWITCH_CONTEXT
( );

85 
p‹tFIRST_CONTEXT
( );

93 
	#p‹tSWITCH_CONTEXT
(Ë\

	)

94 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCuºítTCB
 } \

95 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

96 
	gasm
 { 
Às
 
	gbx
, 
	gpxCuºítTCB
 } \

97 
	gasm
 { 
mov
 
	ges
:0x2[ 
bx
 ], 
	gss
 } \

98 
	gasm
 { 
mov
 
	ges
:[ 
bx
 ], 
	g•
 } \

99 
	gasm
 { 
ˇŒ
 
Ár
 
±r
 
	gvTaskSwôchC⁄ãxt
 } \

100 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCuºítTCB
 } \

101 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

102 
	gasm
 { 
Às
 
	gbx
, 
dw‹d
 
±r
 
	gpxCuºítTCB
 } \

103 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

104 
asm
 { 
mov
 
•
, 
	ges
:[ 
bx
 ] }

106 
	#p‹tFIRST_CONTEXT
(Ë\

	)

107 
__asm
 { 
mov
 
ax
, 
£g
 
	gpxCuºítTCB
 } \

108 
	g__asm
 { 
mov
 
	gds
, 
	gax
 } \

109 
	g__asm
 { 
Às
 
	gbx
, 
dw‹d
 
±r
 
	gpxCuºítTCB
 } \

110 
	g__asm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

111 
__asm
 { 
mov
 
•
, 
	ges
:[ 
bx
 ] } \

112 
__asm
 { 
p›
 
bp
 } \

113 
__asm
 { 
p›
 
di
 } \

114 
__asm
 { 
p›
 
si
 } \

115 
__asm
 { 
p›
 
ds
 } \

116 
__asm
 { 
p›
 
es
 } \

117 
__asm
 { 
p›
 
dx
 } \

118 
__asm
 { 
p›
 
cx
 } \

119 
__asm
 { 
p›
 
bx
 } \

120 
__asm
 { 
p›
 
ax
 } \

121 
__asm
 { 
úë
 }

	@portable/BCC/16BitDOS/common/portcomn.c

79 
	~<dos.h
>

80 
	~<°dlib.h
>

81 
	~"FªeRTOS.h
"

86 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

88 
SèckTy≥_t
 
DS_Reg
 = 0;

93 *
pxT›OfSèck
 = 0x1111;

94 
pxT›OfSèck
--;

95 *
pxT›OfSèck
 = 0x2222;

96 
pxT›OfSèck
--;

97 *
pxT›OfSèck
 = 0x3333;

98 
pxT›OfSèck
--;

99 *
pxT›OfSèck
 = 0x4444;

100 
pxT›OfSèck
--;

101 *
pxT›OfSèck
 = 0x5555;

102 
pxT›OfSèck
--;

111 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

112 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

114 
pxT›OfSèck
--;

115 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

118 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

126 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xAAAA;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xCCCC;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xEEEE;

140 
pxT›OfSèck
--;

143 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

145 *
pxT›OfSèck
 = 
DS_Reg
;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0123;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

155  
pxT›OfSèck
;

156 
	}
}

	@portable/CCS/ARM_Cortex-R4/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

73 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999;

78 
	#p‹tRTI_GCTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC00 ) )

	)

79 
	#p‹tRTI_TBCTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC04 ) )

	)

80 
	#p‹tRTI_COMPCTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC0C ) )

	)

81 
	#p‹tRTI_CNT0_FRC0_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC10 ) )

	)

82 
	#p‹tRTI_CNT0_UC0_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC14 ) )

	)

83 
	#p‹tRTI_CNT0_CPUC0_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC18 ) )

	)

84 
	#p‹tRTI_CNT0_COMP0_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC50 ) )

	)

85 
	#p‹tRTI_CNT0_UDCP0_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC54 ) )

	)

86 
	#p‹tRTI_SETINTENA_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC80 ) )

	)

87 
	#p‹tRTI_CLEARINTENA_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC84 ) )

	)

88 
	#p‹tRTI_INTFLAG_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFC88 ) )

	)

92 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1F )

	)

93 
	#p‹tINITIAL_FPSCR
 ( ( 
SèckTy≥_t
 ) 0x00 )

	)

94 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 0x04 )

	)

95 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

99 
	#p‹tSPACE_BETWEEN_TOS_AND_PARAMETERS
 ( 12 )

	)

104 
vP‹tSèπFú°Task
( );

110 
uöt32_t
 
	gulTaskHasFPUC⁄ãxt
 = 0;

118 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

120 
SèckTy≥_t
 *
pxOrigöÆTOS
;

122 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

124 #i‡
__TI_VFP_SUPPORT__


127 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

138 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

143 
pxT›OfSèck
--;

145 #ifde‡
p‹tPRELOAD_TASK_REGISTERS


147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

170 
pxT›OfSèck
--;

174 
pxT›OfSèck
 -
p‹tSPACE_BETWEEN_TOS_AND_PARAMETERS
;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

180 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( ( 
	`_gë_CPSR
(Ë& ~0xFF ) | 
p‹tINITIAL_SPSR
 );

185 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

188 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

191 #ifde‡
__TI_VFP_SUPPORT__


193 
pxT›OfSèck
--;

198 *
pxT›OfSèck
 = 
pdFALSE
;

202  
pxT›OfSèck
;

203 
	}
}

206 
	$¥vSëupTimîI¡îru±
()

209 
p‹tRTI_GCTRL_REG
 &= 0xFFFFFFFEUL;

212 
p‹tRTI_TBCTRL_REG
 = 0x00000000U;

215 
p‹tRTI_COMPCTRL_REG
 = 0x00000000U;

218 
p‹tRTI_CNT0_UC0_REG
 = 0x00000000U;

219 
p‹tRTI_CNT0_FRC0_REG
 = 0x00000000U;

222 
p‹tRTI_CNT0_CPUC0_REG
 = 0x00000001U;

223 
p‹tRTI_CNT0_COMP0_REG
 = ( 
c⁄figCPU_CLOCK_HZ
 / 2 ) / 
c⁄figTICK_RATE_HZ
;

224 
p‹tRTI_CNT0_UDCP0_REG
 = ( 
c⁄figCPU_CLOCK_HZ
 / 2 ) / 
c⁄figTICK_RATE_HZ
;

227 
p‹tRTI_INTFLAG_REG
 = 0x0007000FU;

228 
p‹tRTI_CLEARINTENA_REG
 = 0x00070F0FU;

231 
p‹tRTI_SETINTENA_REG
 = 0x00000001U;

232 
p‹tRTI_GCTRL_REG
 |= 0x00000001U;

233 
	}
}

239 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
()

242 
	`¥vSëupTimîI¡îru±
();

245 
ulCrôiˇlNe°ög
 = 0;

249 
	`vP‹tSèπFú°Task
();

252  
pdFAIL
;

253 
	}
}

259 
	$vP‹tEndScheduÀr
()

263 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == 1000UL );

264 
	}
}

267 #i‡
c⁄figUSE_PREEMPTION
 == 0

271 
__öãºu±
 
	$vP‹tN⁄Pªem±iveTick
( )

274 
p‹tRTI_INTFLAG_REG
 = 0x00000001;

278 
	`xTaskIn¸emítTick
();

279 
	}
}

290 
vP‹tPªem±iveTick
( );

299 
	$vP‹tE¡îCrôiˇl
( )

302 
	`p‹tDISABLE_INTERRUPTS
();

307 
ulCrôiˇlNe°ög
++;

308 
	}
}

315 
	$vP‹tExôCrôiˇl
( )

317 if–
ulCrôiˇlNe°ög
 > 0 )

320 
ulCrôiˇlNe°ög
--;

324 if–
ulCrôiˇlNe°ög
 == 0 )

327 
	`p‹tENABLE_INTERRUPTS
();

330 
	}
}

333 #i‡
__TI_VFP_SUPPORT__


335 
	$vP‹tTaskU£sFPU
( )

337 
	`vP‹tInôüli£FPSCR
( );

341 
ulTaskHasFPUC⁄ãxt
 = 
pdTRUE
;

344 
	`vP‹tInôüli£FPSCR
();

345 
	}
}

	@portable/CCS/ARM_Cortex-R4/portmacro.h

66 #i‚de‡
__PORTMACRO_H__


67 
	#__PORTMACRO_H__


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

86 
	#p‹tBASE_TYPE
 

	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

92 #i‡(
c⁄figUSE_16_BIT_TICKS
 == 1)

93 
uöt16_t
 
	tTickTy≥_t
;

94 
	#p‹tMAX_DELAY
 (
TickTy≥_t
Ë0xFFFF

	)

96 
uöt32_t
 
	tTickTy≥_t
;

97 
	#p‹tMAX_DELAY
 (
TickTy≥_t
Ë0xFFFFFFFFF

	)

102 
	#p‹tSTACK_GROWTH
 (-1)

	)

103 
	#p‹tTICK_PERIOD_MS
 ((
TickTy≥_t
Ë1000 / 
c⁄figTICK_RATE_HZ
)

	)

104 
	#p‹tBYTE_ALIGNMENT
 8

	)

107 
vP‹tE¡îCrôiˇl
();

108 
vP‹tExôCrôiˇl
();

109 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

110 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

111 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`asm
–" CPSID I" )

	)

112 
	#p‹tENABLE_INTERRUPTS
(Ë
	`asm
–" CPSIE I" )

	)

115 #¥agm®
SWI_ALIAS
–
vP‹tYõld
, 0 )

116 
vP‹tYõld
( );

117 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

118 
	#p‹tSYS_SSIR1_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xFFFFFFB0 ) )

	)

119 
	#p‹tSYS_SSIR1_SSKEY
 ( 0x7500UL )

	)

120 
	#p‹tYIELD_WITHIN_API
(Ë{ 
p‹tSYS_SSIR1_REG
 = 
p‹tSYS_SSIR1_SSKEY
; 
	`asm
–" DSB " );ásm–" ISB " ); }

	)

121 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ){ 
p‹tSYS_SSIR1_REG
 = 
p‹tSYS_SSIR1_SSKEY
; ( Ëp‹tSYS_SSIR1_REG; }

	)

124 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

127 #if–
c⁄figMAX_PRIORITIES
 > 32 )

128 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

132 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

133 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

137 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__˛z
––uxRódyPri‹ôõ†ËË)

	)

143 
	#p‹tTASK_FUNCTION
(
vFun˘i⁄
, 
pvP¨amëîs
Ë
	`vFun˘i⁄
(*pvP¨amëîs)

	)

144 
	#p‹tTASK_FUNCTION_PROTO
(
vFun˘i⁄
, 
pvP¨amëîs
Ë
	`vFun˘i⁄
(*pvP¨amëîs)

	)

	@portable/CCS/MSP430X/data_model.h

55 .
$DEFINED
–
__LARGE_DATA_MODEL__
 )

56 .
	gdeföe
 "pushm.a", 
	gpushm_x


57 .
	gdeföe
 "p›m.a", 
	gp›m_x


58 .
	gdeföe
 "push.a", 
	gpush_x


59 .
	gdeföe
 "p›.a", 
	gp›_x


60 .
	gdeföe
 "mov.a", 
	gmov_x


62 .
	gdeföe
 "pushm.w", 
	gpushm_x


63 .
	gdeföe
 "p›m.w", 
	gp›m_x


64 .
	gdeföe
 "push.w", 
	gpush_x


65 .
	gdeföe
 "p›.w", 
	gp›_x


66 .
	gdeföe
 "mov.w", 
	gmov_x


67 .
	gídif


69 .
$DEFINED
–
__LARGE_CODE_MODEL__
 )

70 .
	gdeföe
 "ˇŒa", 
	gˇŒ_x


71 .
	gdeföe
 "ªè", 
	gªt_x


73 .
	gdeföe
 "ˇŒ", 
	gˇŒ_x


74 .
	gdeföe
 "ªt", 
	gªt_x


75 .
	gídif


	@portable/CCS/MSP430X/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

76 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
TickTy≥_t
 ) 32768 )

	)

77 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

78 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

101 
vP‹tSëupTimîI¡îru±
( );

110 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

112 
uöt16_t
 *
pusT›OfSèck
;

113 
uöt32_t
 *
pulT›OfSèck
, 
ulTemp
;

129 if––
pxCode
 ) =–
uöt16_t
 ) )

131 
pusT›OfSèck
 = ( 
uöt16_t
 * ) 
pxT›OfSèck
;

132 
ulTemp
 = ( 
uöt32_t
 ) 
pxCode
;

133 *
pusT›OfSèck
 = ( 
uöt16_t
 ) 
ulTemp
;

138 
pusT›OfSèck
 = ( 
uöt16_t
 * ) 
pxT›OfSèck
;

139 
pusT›OfSèck
--;

140 
pulT›OfSèck
 = ( 
uöt32_t
 * ) 
pusT›OfSèck
;

141 *
pulT›OfSèck
 = ( 
uöt32_t
 ) 
pxCode
;

144 
pusT›OfSèck
--;

145 *
pusT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

146 
pusT›OfSèck
 -––
SèckTy≥_t
 ) / 2 );

149 
pxT›OfSèck
 = ( 
SèckTy≥_t
 * ) 
pusT›OfSèck
;

152 #ifde‡
PRELOAD_REGISTER_VALUES


153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xffff;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xeeee;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdddd;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbbbb;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaa;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

176 
pxT›OfSèck
--;

178 
pxT›OfSèck
 -= 3;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

180 
pxT›OfSèck
 -= 9;

186 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

190  
pxT›OfSèck
;

191 
	}
}

194 
	$vP‹tEndScheduÀr
( )

198 
	}
}

204 
	$vP‹tSëupTimîI¡îru±
( )

206 
	`vAµliˇti⁄SëupTimîI¡îru±
();

207 
	}
}

210 #¥agm®
ve˘‹
=
c⁄figTICK_VECTOR


211 
öãºu±
 
	$vTickISRE¡ry
( )

213 
	`vP‹tTickISR
( );

215 
	`__bic_SR_ªgi°î_⁄_exô
–
SCG1
 + 
SCG0
 + 
OSCOFF
 + 
CPUOFF
 );

216 #i‡
c⁄figUSE_PREEMPTION
 == 1

217 
	`vP‹tPªem±iveTickISR
( );

218 
	`vP‹tPªem±iveTickISR
();

220 
	`vP‹tCo›î©iveTickISR
( );

221 
	`vP‹tCo›î©iveTickISR
();

223 
	}
}

	@portable/CCS/MSP430X/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	~"m•430.h
"

83 
	#p‹tCHAR
 

	)

84 
	#p‹tFLOAT
 

	)

85 
	#p‹tDOUBLE
 

	)

86 
	#p‹tLONG
 

	)

87 
	#p‹tSHORT
 

	)

88 
	#p‹tBASE_TYPE
 
p‹tSHORT


	)

91 #ifde‡
__LARGE_DATA_MODEL__


92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_dißbÀ_öãºu±
(); 
	`_n›
()

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_íabÀ_öãºu±
(); 
	`_n›
()

	)

117 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

119 
	#p‹tENTER_CRITICAL
(Ë\

	)

121 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

123 
p‹tDISABLE_INTERRUPTS
(); \

128 
	gusCrôiˇlNe°ög
++; \

131 
	#p‹tEXIT_CRITICAL
(Ë\

	)

133 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

135 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

138 
	gusCrôiˇlNe°ög
--; \

142 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

144 
p‹tENABLE_INTERRUPTS
(); \

155 
vP‹tYõld
( );

156 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

160 
	#p‹tBYTE_ALIGNMENT
 2

	)

161 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

162 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

163 
	#p‹tNOP
(Ë
	`__no_›î©i⁄
()

	)

167 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

170 
vTaskSwôchC⁄ãxt
( );

171 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vP‹tYõld
()

	)

173 
vAµliˇti⁄SëupTimîI¡îru±
( );

177 
	#p‹tLU_PRINTF_SPECIFIER_REQUIRED


	)

	@portable/CodeWarrior/ColdFire_V1/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

71 
	#p‹tINITIAL_FORMAT_VECTOR
 ( ( 
SèckTy≥_t
 ) 0x4000 )

	)

74 
	#p‹tINITIAL_STATUS_REGISTER
 ( ( 
SèckTy≥_t
 ) 0x2000)

	)

77 
	#p‹tPRESCALE_VALUE
 ( ( 
uöt8_t
 ) 10 )

	)

80 
	#p‹tRTC_CLOCK_HZ
 ( ( 
uöt32_t
 ) 1000 )

	)

82 
asm
 
öãºu±
 
Ve˘‹Numbî_VL1swi
 
vP‹tYõldISR
( );

83 
¥vSëupTimîI¡îru±
( );

87 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 0x9999UL;

91 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

94 
uöt32_t
 
ulOrigöÆA5
;

96 
__asm
{ 
MOVE
.
L
 
A5
, 
ulOrigöÆA5
 };

99 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0xDEADBEEF;

100 
pxT›OfSèck
--;

103 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

104 
pxT›OfSèck
--;

106 *
pxT›OfSèck
 = ( 
p‹tINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
p‹tINITIAL_STATUS_REGISTER
 );

107 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0;

110 
pxT›OfSèck
 -= 14;

113 *–
pxT›OfSèck
 + 8 ) = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

116 *–
pxT›OfSèck
 + 13 ) = 
ulOrigöÆA5
;

118  
pxT›OfSèck
;

119 
	}
}

122 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

124 
	`vP‹tSèπFú°Task
( );

126 
ulCrôiˇlNe°ög
 = 0UL;

129 
	`¥vSëupTimîI¡îru±
();

132 
	`vP‹tSèπFú°Task
();

134  
pdFALSE
;

135 
	}
}

138 
	$¥vSëupTimîI¡îru±
( )

141 
RTCSC
 |= 8;

144 
RTCMOD
 = 
p‹tRTC_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

148 
RTCSC_RTIE
 = 1;

149 
	}
}

152 
	$vP‹tEndScheduÀr
( )

155 
	}
}

158 
	$vP‹tE¡îCrôiˇl
( )

160 if–
ulCrôiˇlNe°ög
 == 0UL )

166 
	`p‹tDISABLE_INTERRUPTS
();

167 if–
INTC_FRC
 == 0UL )

172 
	`p‹tENABLE_INTERRUPTS
();

176 
ulCrôiˇlNe°ög
++;

177 
	}
}

180 
	$vP‹tExôCrôiˇl
( )

182 
ulCrôiˇlNe°ög
--;

183 if–
ulCrôiˇlNe°ög
 == 0 )

185 
	`p‹tENABLE_INTERRUPTS
();

187 
	}
}

190 
	$vP‹tYõldH™dÀr
( )

192 
uöt32_t
 
ulSavedI¡îru±Mask
;

194 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

197 
INTC_CFRC
 = 0x3E;

198 
	`vTaskSwôchC⁄ãxt
();

200 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

201 
	}
}

204 
öãºu±
 
Ve˘‹Numbî_Vπc
 
	$vP‹tTickISR
( )

206 
uöt32_t
 
ulSavedI¡îru±Mask
;

209 
RTCSC
 |
RTCSC_RTIF_MASK
;

212 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

214 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

216 
	`èskYIELD
();

219 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

220 
	}
}

	@portable/CodeWarrior/ColdFire_V1/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tBYTE_ALIGNMENT
 4

	)

108 
	#p‹tSTACK_GROWTH
 -1

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
uöt32_t
 
ulP‹tSëIPL
( uint32_t );

113 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

114 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–0 )

	)

117 
vP‹tE¡îCrôiˇl
( );

118 
vP‹tExôCrôiˇl
( );

119 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

120 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

122 
UBa£Ty≥_t
 
uxP‹tSëI¡îru±MaskFromISR
( );

123 
vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 );

124 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

125 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`ulP‹tSëIPL
–uxSavedSètusRegi°î )

	)

130 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

133 
	#p‹tYIELD
(Ë
INTC_SFRC
 = 0x3E; 
	`p‹tNOP
();Ö‹tNOP();Ö‹tNOP();Ö‹tNOP();Ö‹tNOP()

	)

138 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

139 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed !
pdFALSE
 ) \

	)

144 
p‹tYIELD
(); \

148 #ifde‡
__˝lu•lus


	@portable/CodeWarrior/ColdFire_V2/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

71 
	#p‹tINITIAL_FORMAT_VECTOR
 ( ( 
SèckTy≥_t
 ) 0x4000 )

	)

74 
	#p‹tINITIAL_STATUS_REGISTER
 ( ( 
SèckTy≥_t
 ) 0x2000)

	)

78 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 0x9999UL;

81 
	#p‹tSAVE_CONTEXT
(Ë\

	)

82 
	gÀa
.
l
 (-60, %
•
), %
	g•
; \

83 
	gmovem
.
	gl
 %
	gd0
-%
	gÂ
, (%
	g•
); \

84 
	gmove
.
l
 
	gpxCuºítTCB
, %
	ga0
; \

85 
	gmove
.
	gl
 %
	g•
, (%
	ga0
);

87 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

88 
	gmove
.
l
 
	gpxCuºítTCB
, %
	ga0
; \

89 
	gmove
.
l
 (%
a0
), %
	g•
; \

90 
	gmovem
.
l
 (%
•
), %
	gd0
-%
	gÂ
; \

91 
	gÀa
.
	gl
 %
	g•
@(60), %sp; \

92 
πe


98 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

100 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

101 
pxT›OfSèck
--;

103 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0xDEADBEEF;

104 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

108 
pxT›OfSèck
--;

110 *
pxT›OfSèck
 = ( 
p‹tINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
p‹tINITIAL_STATUS_REGISTER
 );

111 
pxT›OfSèck
--;

113 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0;

114 
pxT›OfSèck
 -= 14;

116  
pxT›OfSèck
;

117 
	}
}

120 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

122 
	`vP‹tSèπFú°Task
( );

124 
ulCrôiˇlNe°ög
 = 0UL;

127 
	`vAµliˇti⁄SëupI¡îru±s
();

130 
	`vP‹tSèπFú°Task
();

132  
pdFALSE
;

133 
	}
}

136 
	$vP‹tEndScheduÀr
( )

139 
	}
}

142 
	$vP‹tE¡îCrôiˇl
( )

144 if–
ulCrôiˇlNe°ög
 == 0UL )

150 
	`p‹tDISABLE_INTERRUPTS
();

151 if–
MCF_INTC0_INTFRCH
 == 0UL )

156 
	`p‹tENABLE_INTERRUPTS
();

160 
ulCrôiˇlNe°ög
++;

161 
	}
}

164 
	$vP‹tExôCrôiˇl
( )

166 
ulCrôiˇlNe°ög
--;

167 if–
ulCrôiˇlNe°ög
 == 0 )

169 
	`p‹tENABLE_INTERRUPTS
();

171 
	}
}

174 
	$vP‹tYõldH™dÀr
( )

176 
uöt32_t
 
ulSavedI¡îru±Mask
;

178 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

180 
MCF_INTC0_INTFRCL
 = 0;

181 
	`vTaskSwôchC⁄ãxt
();

182 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

183 
	}
}

	@portable/CodeWarrior/ColdFire_V2/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
	#p‹tBYTE_ALIGNMENT
 4

	)

107 
	#p‹tSTACK_GROWTH
 -1

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
uöt32_t
 
ulP‹tSëIPL
( uint32_t );

111 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

112 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–0 )

	)

115 
vP‹tE¡îCrôiˇl
( );

116 
vP‹tExôCrôiˇl
( );

117 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

118 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

120 
UBa£Ty≥_t
 
uxP‹tSëI¡îru±MaskFromISR
( );

121 
vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 );

122 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

123 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`ulP‹tSëIPL
–uxSavedSètusRegi°î )

	)

129 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

132 
	#p‹tYIELD
(Ë
MCF_INTC0_INTFRCL
 = ( 1UL << 
c⁄figYIELD_INTERRUPT_VECTOR
 ); 
	`p‹tNOP
();Ö‹tNOP(Ë

	)

137 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

138 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed !
pdFALSE
 ) \

	)

143 
p‹tYIELD
(); \

147 #ifde‡
__˝lu•lus


	@portable/CodeWarrior/HCS12/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

80 
¥vSëupTimîI¡îru±
( );

84 #¥agm®
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


87 
öãºu±
 
vP‹tYõld
( );

90 
öãºu±
 
vP‹tTickI¡îru±
( );

96 
Ba£Ty≥_t
 
xB™kedSèπScheduÀr
( );

98 #¥agm®
CODE_SEG
 
DEFAULT


106 vﬁ©ûê
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xff;

113 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pxCode
) ) + 1 );

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pxCode
) ) + 0 );

138 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xff;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xee;

146 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdd;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcc;

152 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pvP¨amëîs
) ) + 0 );

156 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pvP¨amëîs
) ) + 1 );

160 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

165 
pxT›OfSèck
--;

167 #ifde‡
BANKED_MODEL


169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( ( Ë
pxCode
 );

170 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

177  
pxT›OfSèck
;

178 
	}
}

181 
	$vP‹tEndScheduÀr
( )

184 
	}
}

187 
	$¥vSëupTimîI¡îru±
( )

189 
	`TickTimî_SëFªqHz
–
c⁄figTICK_RATE_HZ
 );

190 
	`TickTimî_E«bÀ
();

191 
	}
}

194 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

202  
	`xB™kedSèπScheduÀr
();

203 
	}
}

206 #¥agm®
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


208 
Ba£Ty≥_t
 
	$xB™kedSèπScheduÀr
( )

212 
	`¥vSëupTimîI¡îru±
();

215 
	`p‹tRESTORE_CONTEXT
();

218 
	`__asm
( "rti" );

221  
pdFALSE
;

222 
	}
}

233 
öãºu±
 
	$vP‹tYõld
( )

235 
	`p‹tSAVE_CONTEXT
();

236 
	`vTaskSwôchC⁄ãxt
();

237 
	`p‹tRESTORE_CONTEXT
();

238 
	}
}

246 
öãºu±
 
	$vP‹tTickI¡îru±
( )

248 #i‡
c⁄figUSE_PREEMPTION
 == 1

251 
	`p‹tSAVE_CONTEXT
();

254 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

256 
	`vTaskSwôchC⁄ãxt
();

259 
TFLG1
 = 1;

263 
	`p‹tRESTORE_CONTEXT
();

267 
	`xTaskIn¸emítTick
();

268 
TFLG1
 = 1;

271 
	}
}

273 #¥agm®
CODE_SEG
 
DEFAULT


	@portable/CodeWarrior/HCS12/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

81 
	#p‹tCHAR
 

	)

82 
	#p‹tFLOAT
 

	)

83 
	#p‹tDOUBLE
 

	)

84 
	#p‹tLONG
 

	)

85 
	#p‹tSHORT
 

	)

86 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

87 
	#p‹tBASE_TYPE
 

	)

89 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

90 sig√d 
	tBa£Ty≥_t
;

91 
	tUBa£Ty≥_t
;

93 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

94 
uöt16_t
 
	tTickTy≥_t
;

95 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

97 
uöt32_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

103 
	#p‹tBYTE_ALIGNMENT
 1

	)

104 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

105 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

106 
	#p‹tYIELD
(Ë
	`__asm
–"swi" );

	)

107 
	#p‹tNOP
(Ë
	`__asm
–"n›" );

	)

111 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
–"˛i" )

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
–"£i" )

	)

120 
	#p‹tENTER_CRITICAL
(Ë\

	)

122 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

124 
p‹tDISABLE_INTERRUPTS
(); \

125 
	guxCrôiˇlNe°ög
++; \

133 
	#p‹tEXIT_CRITICAL
(Ë\

	)

135 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

137 
	guxCrôiˇlNe°ög
--; \

138 if–
	guxCrôiˇlNe°ög
 == 0 ) \

140 
p‹tENABLE_INTERRUPTS
(); \

157 #ifde‡
BANKED_MODEL


163 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

165 vﬁ©ûê* 
pxCuºítTCB
; \

166 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

168 
__asm
( "ldxÖxCurrentTCB" ); \

169 
__asm
( "lds 0, x" ); \

170 
__asm
( "pula" ); \

171 
__asm
( "staa uxCriticalNesting" ); \

172 
__asm
( "pula" ); \

173 
__asm
( "staa 0x30" ); \

181 
	#p‹tSAVE_CONTEXT
(Ë\

	)

183 vﬁ©ûê* 
pxCuºítTCB
; \

184 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

186 
__asm
( "ldaa 0x30" ); \

187 
__asm
( "psha" ); \

188 
__asm
( "ldaa uxCriticalNesting" ); \

189 
__asm
( "psha" ); \

190 
__asm
( "ldxÖxCurrentTCB" ); \

191 
__asm
( "sts 0, x" ); \

200 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

202 vﬁ©ûê* 
pxCuºítTCB
; \

203 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

205 
__asm
( "ldxÖxCurrentTCB" ); \

206 
__asm
( "lds 0, x" ); \

207 
__asm
( "pula" ); \

208 
__asm
( "staa uxCriticalNesting" ); \

211 
	#p‹tSAVE_CONTEXT
(Ë\

	)

213 vﬁ©ûê* 
pxCuºítTCB
; \

214 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

216 
__asm
( "ldaa uxCriticalNesting" ); \

217 
__asm
( "psha" ); \

218 
__asm
( "ldxÖxCurrentTCB" ); \

219 
__asm
( "sts 0, x" ); \

229 
	#p‹tTASK_SWITCH_FROM_ISR
(Ë\

	)

230 
p‹tSAVE_CONTEXT
(); \

231 
vTaskSwôchC⁄ãxt
(); \

232 
p‹tRESTORE_CONTEXT
();

236 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

237 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

	@portable/GCC/ARM7_AT91FR40008/port.c

77 
	~<°dlib.h
>

80 
	~"FªeRTOS.h
"

81 
	~"èsk.h
"

84 
	~"AT91R40008.h
"

85 
	~"pio.h
"

86 
	~"aic.h
"

87 
	~"tc.h
"

90 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

91 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

92 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

93 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
SèckTy≥_t
 ) 0 )

	)

94 
	#p‹tTICK_PRIORITY_6
 ( 6 )

	)

98 
¥vSëupTimîI¡îru±
( );

104 
vP‹tISRSèπFú°Task
( );

114 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

116 
SèckTy≥_t
 *
pxOrigöÆTOS
;

118 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

122 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

131 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

160 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

165 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

171 #ifde‡
THUMB_INTERWORK


174 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

178 
pxT›OfSèck
--;

184 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

186  
pxT›OfSèck
;

187 
	}
}

190 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

194 
	`¥vSëupTimîI¡îru±
();

197 
	`vP‹tISRSèπFú°Task
();

201 
	}
}

204 
	$vP‹tEndScheduÀr
( )

208 
	}
}

214 
	$¥vSëupTimîI¡îru±
( )

216 vﬁ©ûê
uöt32_t
 
ulDummy
;

219 
AT91C_BASE_PS
->
PS_PCER
 = 
p‹tTIMER_CLK_ENABLE_BIT
;

222 
p‹tTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_CLKDIS
;

225 
p‹tTIMER_REG_BASE_PTR
->
TC_IDR
 = 0xFFFFFFFF;

228 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

233 #i‡
c⁄figUSE_PREEMPTION
 == 1

235 –
vPªem±iveTick
 )( );

236 
AT91C_BASE_AIC
->
AIC_SVR
[
p‹tTIMER_AIC_CHANNEL
] = ( 
uöt32_t
 ) 
vPªem±iveTick
;

240 –
vN⁄Pªem±iveTick
 )( );

241 
AT91C_BASE_AIC
->
AIC_SVR
[
p‹tTIMER_AIC_CHANNEL
] = ( 
uöt32_t
 ) 
vN⁄Pªem±iveTick
;

246 
AT91C_BASE_AIC
->
AIC_SMR
[ 
p‹tTIMER_AIC_CHANNEL
 ] = 
AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 | 
p‹tTICK_PRIORITY_6
;

251 
p‹tTIMER_REG_BASE_PTR
->
TC_IER
 = 
TC_CPCS
;

254 
AT91C_BASE_AIC
->
AIC_IECR
 = (1 << 
p‹tTIMER_AIC_CHANNEL
);

257 if–(
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 2) ) <= 0xFFFF )

261 
p‹tTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK2
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

262 
p‹tTIMER_REG_BASE_PTR
->
TC_RC
 = 
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 2);

268 
p‹tTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK8
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

269 
p‹tTIMER_REG_BASE_PTR
->
TC_RC
 = 
c⁄figCPU_CLOCK_HZ
 / (
c⁄figTICK_RATE_HZ
 * 8);

273 
p‹tTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_SWTRG
 | 
TC_CLKEN
;

274 
	}
}

	@portable/GCC/ARM7_AT91FR40008/portISR.c

82 
	~"FªeRTOS.h
"

83 
	~"èsk.h
"

86 
	#p‹tCLEAR_AIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

89 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

90 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

95 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

101 
	`vP‹tISRSèπFú°Task
( );

104 
	$vP‹tISRSèπFú°Task
( )

108 
	`p‹tRESTORE_CONTEXT
();

109 
	}
}

120 
	$vP‹tYõldPro˚ss‹
( )

125 
asm
 volatile ( "ADD LR, LR, #4" );

128 
	`p‹tSAVE_CONTEXT
();

131 
	`vTaskSwôchC⁄ãxt
();

134 
	`p‹tRESTORE_CONTEXT
();

135 
	}
}

143 #i‡
c⁄figUSE_PREEMPTION
 == 0

147 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

148 
	$vN⁄Pªem±iveTick
( )

150 vﬁ©ûê
uöt32_t
 
ulDummy
;

153 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

155 
	`xTaskIn¸emítTick
();

158 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
p‹tCLEAR_AIC_INTERRUPT
;

159 
	}
}

165 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

166 
	$vPªem±iveTick
( )

169 
	`p‹tSAVE_CONTEXT
();

173 vﬁ©ûê
uöt32_t
 
ulDummy
;

176 
ulDummy
 = 
p‹tTIMER_REG_BASE_PTR
->
TC_SR
;

180 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

182 
	`vTaskSwôchC⁄ãxt
();

186 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
p‹tCLEAR_AIC_INTERRUPT
;

189 
	`p‹tRESTORE_CONTEXT
();

190 
	}
}

201 #ifde‡
THUMB_INTERWORK


203 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

204 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

206 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

208 
asm
 volatile (

215 
	}
}

217 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

219 
asm
 volatile (

226 
	}
}

234 
	$vP‹tE¡îCrôiˇl
( )

237 
asm
 volatile (

247 
ulCrôiˇlNe°ög
++;

248 
	}
}

250 
	$vP‹tExôCrôiˇl
( )

252 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

255 
ulCrôiˇlNe°ög
--;

259 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

262 
asm
 volatile (

270 
	}
}

	@portable/GCC/ARM7_AT91FR40008/portmacro.h

89 #i‚de‡
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifde‡
__˝lu•lus


107 
	#p‹tCHAR
 

	)

108 
	#p‹tFLOAT
 

	)

109 
	#p‹tDOUBLE
 

	)

110 
	#p‹tLONG
 

	)

111 
	#p‹tSHORT
 

	)

112 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

113 
	#p‹tBASE_TYPE
 

	)

115 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

116 
	tBa£Ty≥_t
;

117 
	tUBa£Ty≥_t
;

119 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

120 
uöt16_t
 
	tTickTy≥_t
;

121 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

123 
uöt32_t
 
	tTickTy≥_t
;

124 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

129 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

130 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

131 
	#p‹tBYTE_ALIGNMENT
 8

	)

132 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI 0" )

	)

133 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

140 
	#p‹tTIMER_REG_BASE_PTR
 
AT91C_BASE_TC0


	)

141 
	#p‹tTIMER_CLK_ENABLE_BIT
 
AT91C_PS_TC0


	)

142 
	#p‹tTIMER_AIC_CHANNEL
 ( ( 
uöt32_t
 ) 4 )

	)

154 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

156 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

157 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

160 
asm
 volatile ( \

186 –Ë
	gulCrôiˇlNe°ög
; \

187 –Ë
	gpxCuºítTCB
; \

191 
	#p‹tSAVE_CONTEXT
(Ë\

	)

193 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

194 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

197 
asm
 volatile ( \

233 –Ë
	gulCrôiˇlNe°ög
; \

234 –Ë
	gpxCuºítTCB
; \

237 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

248 #ifde‡
THUMB_INTERWORK


250 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

251 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

253 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

254 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

258 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

259 
asm
 volatile ( \

266 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

267 
asm
 volatile ( \

276 
vP‹tE¡îCrôiˇl
( );

277 
vP‹tExôCrôiˇl
( );

279 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

280 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

285 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

286 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

288 #ifde‡
__˝lu•lus


	@portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2715 
	#AT91F_AIC_C⁄figuªIt
–
úq_id
, 
¥i‹ôy
, 
§c_ty≥
, 
√wH™dÀr
 ) \

	)

2717 
	gmask
 ; \

2719 
	gmask
 = 0x1 << 
úq_id
; \

2721 
	gAT91C_BASE_AIC
->
	gAIC_IDCR
 = 
mask
 ; \

2723 
	gAT91C_BASE_AIC
->
	gAIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ; \

2725 
	gAT91C_BASE_AIC
->
	gAIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ; \

2727 
	gAT91C_BASE_AIC
->
	gAIC_ICCR
 = 
mask
 ; \

	@portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2728 
AT91C_AIC_PRIOR
 
EQU
 (0x7 << 0Ë;- (
	gAIC
Ë
Pri‹ôy
 
Levñ


2729 
AT91C_AIC_PRIOR_LOWEST
 
EQU
 (0x0Ë;- (
	gAIC
Ë
Lowe°
 
¥i‹ôy
 
Àvñ


2730 
AT91C_AIC_PRIOR_HIGHEST
 
EQU
 (0x7Ë;- (
	gAIC
Ë
Highe°
 
¥i‹ôy
 
Àvñ


2731 
AT91C_AIC_SRCTYPE
 
EQU
 (0x3 << 5Ë;- (
	gAIC
Ë
I¡îru±
 
Sour˚
 
Ty≥


2732 
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 
EQU
 (0x0 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Sour˚s
 
Code
 
Labñ
 
	gHigh
-
Àvñ
 
Sísôive


2733 
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 
EQU
 (0x0 << 5Ë;- (
	gAIC
Ë
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
	gLow
-
Àvñ
 
Sísôive


2734 
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 
EQU
 (0x1 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Sour˚s
 
Code
 
Labñ
 
Posôive
 
Edge
 
åiggîed


2735 
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 
EQU
 (0x1 << 5Ë;- (
	gAIC
Ë
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
Neg©ive
 
Edge
 
åiggîed


2736 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
 
EQU
 (0x2 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Or
 
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
	gHigh
-
Àvñ
 
Sísôive


2737 
AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 
EQU
 (0x3 << 5Ë;- (
	gAIC
Ë
I¡î«l
 
Or
 
Exã∫Æ
 
Sour˚s
 
Code
 
Labñ
 
Posôive
 
Edge
 
åiggîed


2739 
AT91C_AIC_NFIQ
 
EQU
 (0x1 << 0Ë;- (
	gAIC
Ë
NFIQ
 
Sètus


2740 
AT91C_AIC_NIRQ
 
EQU
 (0x1 << 1Ë;- (
	gAIC
Ë
NIRQ
 
Sètus


2742 
AT91C_AIC_DCR_PROT
 
EQU
 (0x1 << 0Ë;- (
	gAIC
Ë
PrŸe˘i⁄
 
Mode


2743 
AT91C_AIC_DCR_GMSK
 
EQU
 (0x1 << 1Ë;- (
	gAIC
Ë
GíîÆ
 
	gMask


2749 
AT91C_PDC_RXTEN
 
EQU
 (0x1 << 0Ë;- (
	gPDC
Ë
Re˚ivî
 
Tøns„r
 
E«bÀ


2750 
AT91C_PDC_RXTDIS
 
EQU
 (0x1 << 1Ë;- (
	gPDC
Ë
Re˚ivî
 
Tøns„r
 
DißbÀ


2751 
AT91C_PDC_TXTEN
 
EQU
 (0x1 << 8Ë;- (
	gPDC
Ë
Tønsmôãr
 
Tøns„r
 
E«bÀ


2752 
AT91C_PDC_TXTDIS
 
EQU
 (0x1 << 9Ë;- (
	gPDC
Ë
Tønsmôãr
 
Tøns„r
 
DißbÀ


2759 
AT91C_US_RSTRX
 
EQU
 (0x1 << 2Ë;- (
	gDBGU
Ë
Re£t
 
Re˚ivî


2760 
AT91C_US_RSTTX
 
EQU
 (0x1 << 3Ë;- (
	gDBGU
Ë
Re£t
 
Tønsmôãr


2761 
AT91C_US_RXEN
 
EQU
 (0x1 << 4Ë;- (
	gDBGU
Ë
Re˚ivî
 
E«bÀ


2762 
AT91C_US_RXDIS
 
EQU
 (0x1 << 5Ë;- (
	gDBGU
Ë
Re˚ivî
 
DißbÀ


2763 
AT91C_US_TXEN
 
EQU
 (0x1 << 6Ë;- (
	gDBGU
Ë
Tønsmôãr
 
E«bÀ


2764 
AT91C_US_TXDIS
 
EQU
 (0x1 << 7Ë;- (
	gDBGU
Ë
Tønsmôãr
 
DißbÀ


2765 
AT91C_US_RSTSTA
 
EQU
 (0x1 << 8Ë;- (
	gDBGU
Ë
Re£t
 
Sètus
 
Bôs


2767 
AT91C_US_PAR
 
EQU
 (0x7 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
ty≥


2768 
AT91C_US_PAR_EVEN
 
EQU
 (0x0 << 9Ë;- (
	gDBGU
Ë
Eví
 
P¨ôy


2769 
AT91C_US_PAR_ODD
 
EQU
 (0x1 << 9Ë;- (
	gDBGU
Ë
Odd
 
P¨ôy


2770 
AT91C_US_PAR_SPACE
 
EQU
 (0x2 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
f‹˚d
 
	gto
 0 (
	gS∑˚
)

2771 
AT91C_US_PAR_MARK
 
EQU
 (0x3 << 9Ë;- (
	gDBGU
Ë
P¨ôy
 
f‹˚d
 
	gto
 1 (
	gM¨k
)

2772 
AT91C_US_PAR_NONE
 
EQU
 (0x4 << 9Ë;- (
	gDBGU
Ë
No
 
P¨ôy


2773 
AT91C_US_PAR_MULTI_DROP
 
EQU
 (0x6 << 9Ë;- (
	gDBGU
Ë
	gMu…i
-
dr›
 
mode


2774 
AT91C_US_CHMODE
 
EQU
 (0x3 << 14Ë;- (
	gDBGU
Ë
Ch™√l
 
Mode


2775 
AT91C_US_CHMODE_NORMAL
 
EQU
 (0x0 << 14Ë;- (
	gDBGU
Ë
N‹mÆ
 
	gMode
: 
The
 
USART
 
ch™√l
 
›î©es
 
as
 
™
 
RX
/
TX
 USART.

2776 
AT91C_US_CHMODE_AUTO
 
EQU
 (0x1 << 14Ë;- (
	gDBGU
Ë
Autom©ic
 
	gEcho
: 
Re˚ivî
 
D©a
 
I≈ut
 
is
 
c⁄√˘ed
 
to
 
the
 
TXD
 
pö
.

2777 
AT91C_US_CHMODE_LOCAL
 
EQU
 (0x2 << 14Ë;- (
	gDBGU
Ë
Loˇl
 
	gLo›back
: 
Tønsmôãr
 
Ouçut
 
Sig«l
 
is
 
c⁄√˘ed
 
to
 
Re˚ivî
 
I≈ut
 Signal.

2778 
AT91C_US_CHMODE_REMOTE
 
EQU
 (0x3 << 14Ë;- (
	gDBGU
Ë
RemŸe
 
	gLo›back
: 
RXD
 
pö
 
is
 
öã∫Æly
 
c⁄√˘ed
 
to
 
TXD
Öin.

2780 
AT91C_US_RXRDY
 
EQU
 (0x1 << 0Ë;- (
	gDBGU
Ë
RXRDY
 
I¡îru±


2781 
AT91C_US_TXRDY
 
EQU
 (0x1 << 1Ë;- (
	gDBGU
Ë
TXRDY
 
I¡îru±


2782 
AT91C_US_ENDRX
 
EQU
 (0x1 << 3Ë;- (
	gDBGU
Ë
End
 
of
 
Re˚ive
 
Tøns„r
 
I¡îru±


2783 
AT91C_US_ENDTX
 
EQU
 (0x1 << 4Ë;- (
	gDBGU
Ë
End
 
of
 
Tønsmô
 
I¡îru±


2784 
AT91C_US_OVRE
 
EQU
 (0x1 << 5Ë;- (
	gDBGU
Ë
Ovîrun
 
I¡îru±


2785 
AT91C_US_FRAME
 
EQU
 (0x1 << 6Ë;- (
	gDBGU
Ë
Fømög
 
Eº‹
 
I¡îru±


2786 
AT91C_US_PARE
 
EQU
 (0x1 << 7Ë;- (
	gDBGU
Ë
P¨ôy
 
Eº‹
 
I¡îru±


2787 
AT91C_US_TXEMPTY
 
EQU
 (0x1 << 9Ë;- (
	gDBGU
Ë
TXEMPTY
 
I¡îru±


2788 
AT91C_US_TXBUFE
 
EQU
 (0x1 << 11Ë;- (
	gDBGU
Ë
TXBUFE
 
I¡îru±


2789 
AT91C_US_RXBUFF
 
EQU
 (0x1 << 12Ë;- (
	gDBGU
Ë
RXBUFF
 
I¡îru±


2790 
AT91C_US_COMM_TX
 
EQU
 (0x1 << 30Ë;- (
	gDBGU
Ë
COMM_TX
 
I¡îru±


2791 
AT91C_US_COMM_RX
 
EQU
 (0x1 << 31Ë;- (
	gDBGU
Ë
COMM_RX
 
I¡îru±


2796 
AT91C_US_FORCE_NTRST
 
EQU
 (0x1 << 0Ë;- (
	gDBGU
Ë
F‹˚
 
NTRST
 
ö
 
JTAG


2806 
AT91C_CKGR_MOSCEN
 
EQU
 (0x1 << 0Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
E«bÀ


2807 
AT91C_CKGR_OSCBYPASS
 
EQU
 (0x1 << 1Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
By∑ss


2808 
AT91C_CKGR_OSCOUNT
 
EQU
 (0xFF << 8Ë;- (
	gCKGR
Ë
Maö
 
Oscûœt‹
 
	gSèπ
-
up
 
Time


2810 
AT91C_CKGR_MAINF
 
EQU
 (0xFFFF << 0Ë;- (
	gCKGR
Ë
Maö
 
Clock
 
Fªquícy


2811 
AT91C_CKGR_MAINRDY
 
EQU
 (0x1 << 16Ë;- (
	gCKGR
Ë
Maö
 
Clock
 
Ródy


2813 
AT91C_CKGR_DIV
 
EQU
 (0xFF << 0Ë;- (
	gCKGR
Ë
Dividî
 
Sñe˘ed


2814 
AT91C_CKGR_DIV_0
 
EQU
 (0x0Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
	gis
 0

2815 
AT91C_CKGR_DIV_BYPASS
 
EQU
 (0x1Ë;- (
	gCKGR
Ë
Dividî
 
is
 
by∑s£d


2816 
AT91C_CKGR_PLLCOUNT
 
EQU
 (0x3F << 8Ë;- (
	gCKGR
Ë
PLL
 
Cou¡î


2817 
AT91C_CKGR_OUT
 
EQU
 (0x3 << 14Ë;- (
	gCKGR
Ë
PLL
 
Ouçut
 
Fªquícy
 
R™ge


2818 
AT91C_CKGR_OUT_0
 
EQU
 (0x0 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2819 
AT91C_CKGR_OUT_1
 
EQU
 (0x1 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2820 
AT91C_CKGR_OUT_2
 
EQU
 (0x2 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2821 
AT91C_CKGR_OUT_3
 
EQU
 (0x3 << 14Ë;- (
	gCKGR
Ë
PÀa£
 
ª„r
 
to
 
the
 
PLL
 
d©ashìt


2822 
AT91C_CKGR_MUL
 
EQU
 (0x7FF << 16Ë;- (
	gCKGR
Ë
PLL
 
Mu…ùlõr


2823 
AT91C_CKGR_USBDIV
 
EQU
 (0x3 << 28Ë;- (
	gCKGR
Ë
Dividî
 
USB
 
Clocks


2824 
AT91C_CKGR_USBDIV_0
 
EQU
 (0x0 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 output

2825 
AT91C_CKGR_USBDIV_1
 
EQU
 (0x1 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 ouçuà
divided
 
	gby
 2

2826 
AT91C_CKGR_USBDIV_2
 
EQU
 (0x2 << 28Ë;- (
	gCKGR
Ë
Dividî
 
ouçut
 
is
 
PLL
 
˛ock
 ouçuà
divided
 
	gby
 4

2832 
AT91C_PMC_PCK
 
EQU
 (0x1 << 0Ë;- (
	gPMC
Ë
Pro˚ss‹
 
Clock


2833 
AT91C_PMC_UDP
 
EQU
 (0x1 << 7Ë;- (
	gPMC
Ë
USB
 
Devi˚
 
P‹t
 
Clock


2834 
AT91C_PMC_PCK0
 
EQU
 (0x1 << 8Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2835 
AT91C_PMC_PCK1
 
EQU
 (0x1 << 9Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2836 
AT91C_PMC_PCK2
 
EQU
 (0x1 << 10Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2837 
AT91C_PMC_PCK3
 
EQU
 (0x1 << 11Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Ouçut


2844 
AT91C_PMC_CSS
 
EQU
 (0x3 << 0Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
Sñe˘i⁄


2845 
AT91C_PMC_CSS_SLOW_CLK
 
EQU
 (0x0Ë;- (
	gPMC
Ë
Slow
 
Clock
 
is
 
£À˘ed


2846 
AT91C_PMC_CSS_MAIN_CLK
 
EQU
 (0x1Ë;- (
	gPMC
Ë
Maö
 
Clock
 
is
 
£À˘ed


2847 
AT91C_PMC_CSS_PLL_CLK
 
EQU
 (0x3Ë;- (
	gPMC
Ë
Clock
 
‰om
 
PLL
 
is
 
£À˘ed


2848 
AT91C_PMC_PRES
 
EQU
 (0x7 << 2Ë;- (
	gPMC
Ë
ProgømmabÀ
 
Clock
 
PªsˇÀr


2849 
AT91C_PMC_PRES_CLK
 
EQU
 (0x0 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock


2850 
AT91C_PMC_PRES_CLK_2
 
EQU
 (0x1 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 2

2851 
AT91C_PMC_PRES_CLK_4
 
EQU
 (0x2 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 4

2852 
AT91C_PMC_PRES_CLK_8
 
EQU
 (0x3 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 8

2853 
AT91C_PMC_PRES_CLK_16
 
EQU
 (0x4 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 16

2854 
AT91C_PMC_PRES_CLK_32
 
EQU
 (0x5 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 32

2855 
AT91C_PMC_PRES_CLK_64
 
EQU
 (0x6 << 2Ë;- (
	gPMC
Ë
Sñe˘ed
 
˛ock
 
divided
 
	gby
 64

2858 
AT91C_PMC_MOSCS
 
EQU
 (0x1 << 0Ë;- (
	gPMC
Ë
MOSC
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2859 
AT91C_PMC_LOCK
 
EQU
 (0x1 << 2Ë;- (
	gPMC
Ë
PLL
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2860 
AT91C_PMC_MCKRDY
 
EQU
 (0x1 << 3Ë;- (
	gPMC
Ë
MCK_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2861 
AT91C_PMC_PCK0RDY
 
EQU
 (0x1 << 8Ë;- (
	gPMC
Ë
PCK0_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2862 
AT91C_PMC_PCK1RDY
 
EQU
 (0x1 << 9Ë;- (
	gPMC
Ë
PCK1_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2863 
AT91C_PMC_PCK2RDY
 
EQU
 (0x1 << 10Ë;- (
	gPMC
Ë
PCK2_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2864 
AT91C_PMC_PCK3RDY
 
EQU
 (0x1 << 11Ë;- (
	gPMC
Ë
PCK3_RDY
 
	gSètus
/
	gE«bÀ
/
	gDißbÀ
/
Mask


2873 
AT91C_RSTC_PROCRST
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
Pro˚ss‹
 
Re£t


2874 
AT91C_RSTC_PERRST
 
EQU
 (0x1 << 2Ë;- (
	gRSTC
Ë
PîùhîÆ
 
Re£t


2875 
AT91C_RSTC_EXTRST
 
EQU
 (0x1 << 3Ë;- (
	gRSTC
Ë
Exã∫Æ
 
Re£t


2876 
AT91C_RSTC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gRSTC
Ë
Passw‹d


2878 
AT91C_RSTC_URSTS
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
Sètus


2879 
AT91C_RSTC_BODSTS
 
EQU
 (0x1 << 1Ë;- (
	gRSTC
Ë
Brownout
 
Dëe˘i⁄
 
Sètus


2880 
AT91C_RSTC_RSTTYP
 
EQU
 (0x7 << 8Ë;- (
	gRSTC
Ë
Re£t
 
Ty≥


2881 
AT91C_RSTC_RSTTYP_POWERUP
 
EQU
 (0x0 << 8Ë;- (
	gRSTC
Ë
	gPowî
-
up
 
	gRe£t
. 
VDDCORE
 
	grisög
.

2882 
AT91C_RSTC_RSTTYP_WAKEUP
 
EQU
 (0x1 << 8Ë;- (
	gRSTC
Ë
WakeUp
 
	gRe£t
. 
VDDCORE
 
	grisög
.

2883 
AT91C_RSTC_RSTTYP_WATCHDOG
 
EQU
 (0x2 << 8Ë;- (
	gRSTC
Ë
W©chdog
 
	gRe£t
. W©chdog 
ovîÊow
 
	goccuªd
.

2884 
AT91C_RSTC_RSTTYP_SOFTWARE
 
EQU
 (0x3 << 8Ë;- (
	gRSTC
Ë
So·w¨e
 
	gRe£t
. 
Pro˚ss‹
 
ª£t
 
ªquúed
 
by
 
the
 
	gso·w¨e
.

2885 
AT91C_RSTC_RSTTYP_USER
 
EQU
 (0x4 << 8Ë;- (
	gRSTC
Ë
U£r
 
	gRe£t
. 
NRST
 
pö
 
dëe˘ed
 
	glow
.

2886 
AT91C_RSTC_RSTTYP_BROWNOUT
 
EQU
 (0x5 << 8Ë;- (
	gRSTC
Ë
Brownout
 
Re£t
 
	goccuªd
.

2887 
AT91C_RSTC_NRSTL
 
EQU
 (0x1 << 16Ë;- (
	gRSTC
Ë
NRST
 
pö
 
Àvñ


2888 
AT91C_RSTC_SRCMP
 
EQU
 (0x1 << 17Ë;- (
	gRSTC
Ë
So·w¨e
 
Re£t
 
Comm™d
 
ö
 
	gProgªss
.

2890 
AT91C_RSTC_URSTEN
 
EQU
 (0x1 << 0Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
E«bÀ


2891 
AT91C_RSTC_URSTIEN
 
EQU
 (0x1 << 4Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
I¡îru±
 
E«bÀ


2892 
AT91C_RSTC_ERSTL
 
EQU
 (0xF << 8Ë;- (
	gRSTC
Ë
U£r
 
Re£t
 
E«bÀ


2893 
AT91C_RSTC_BODIEN
 
EQU
 (0x1 << 16Ë;- (
	gRSTC
Ë
Brownout
 
Dëe˘i⁄
 
I¡îru±
 
E«bÀ


2899 
AT91C_RTTC_RTPRES
 
EQU
 (0xFFFF << 0Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Timî
 
PªsˇÀr
 
VÆue


2900 
AT91C_RTTC_ALMIEN
 
EQU
 (0x1 << 16Ë;- (
	gRTTC
Ë
Aœrm
 
I¡îru±
 
E«bÀ


2901 
AT91C_RTTC_RTTINCIEN
 
EQU
 (0x1 << 17Ë;- (
	gRTTC
Ë
Ról
 
Time
 
Timî
 
In¸emít
 
I¡îru±
 
E«bÀ


2902 
AT91C_RTTC_RTTRST
 
EQU
 (0x1 << 18Ë;- (
	gRTTC
Ë
Ról
 
Time
 
Timî
 
Re°¨t


2904 
AT91C_RTTC_ALMV
 
EQU
 (0x0 << 0Ë;- (
	gRTTC
Ë
Aœrm
 
VÆue


2906 
AT91C_RTTC_CRTV
 
EQU
 (0x0 << 0Ë;- (
	gRTTC
Ë
Cuºít
 
	gRól
-
time
 
VÆue


2908 
AT91C_RTTC_ALMS
 
EQU
 (0x1 << 0Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Aœrm
 
Sètus


2909 
AT91C_RTTC_RTTINC
 
EQU
 (0x1 << 1Ë;- (
	gRTTC
Ë
	gRól
-
time
 
Timî
 
In¸emít


2915 
AT91C_PITC_PIV
 
EQU
 (0xFFFFF << 0Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
VÆue


2916 
AT91C_PITC_PITEN
 
EQU
 (0x1 << 24Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
E«bÀd


2917 
AT91C_PITC_PITIEN
 
EQU
 (0x1 << 25Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
I¡îru±
 
E«bÀ


2919 
AT91C_PITC_PITS
 
EQU
 (0x1 << 0Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Timî
 
Sètus


2921 
AT91C_PITC_CPIV
 
EQU
 (0xFFFFF << 0Ë;- (
	gPITC
Ë
Cuºít
 
Pîiodic
 
I¡îvÆ
 
VÆue


2922 
AT91C_PITC_PICNT
 
EQU
 (0xFFF << 20Ë;- (
	gPITC
Ë
Pîiodic
 
I¡îvÆ
 
Cou¡î


2929 
AT91C_WDTC_WDRSTT
 
EQU
 (0x1 << 0Ë;- (
	gWDTC
Ë
W©chdog
 
Re°¨t


2930 
AT91C_WDTC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gWDTC
Ë
W©chdog
 
KEY
 
Passw‹d


2932 
AT91C_WDTC_WDV
 
EQU
 (0xFFF << 0Ë;- (
	gWDTC
Ë
W©chdog
 
Timî
 
Re°¨t


2933 
AT91C_WDTC_WDFIEN
 
EQU
 (0x1 << 12Ë;- (
	gWDTC
Ë
W©chdog
 
Fau…
 
I¡îru±
 
E«bÀ


2934 
AT91C_WDTC_WDRSTEN
 
EQU
 (0x1 << 13Ë;- (
	gWDTC
Ë
W©chdog
 
Re£t
 
E«bÀ


2935 
AT91C_WDTC_WDRPROC
 
EQU
 (0x1 << 14Ë;- (
	gWDTC
Ë
W©chdog
 
Timî
 
Re°¨t


2936 
AT91C_WDTC_WDDIS
 
EQU
 (0x1 << 15Ë;- (
	gWDTC
Ë
W©chdog
 
DißbÀ


2937 
AT91C_WDTC_WDD
 
EQU
 (0xFFF << 16Ë;- (
	gWDTC
Ë
W©chdog
 
Dñè
 
VÆue


2938 
AT91C_WDTC_WDDBGHLT
 
EQU
 (0x1 << 28Ë;- (
	gWDTC
Ë
W©chdog
 
Debug
 
HÆt


2939 
AT91C_WDTC_WDIDLEHLT
 
EQU
 (0x1 << 29Ë;- (
	gWDTC
Ë
W©chdog
 
IdÀ
 
HÆt


2941 
AT91C_WDTC_WDUNF
 
EQU
 (0x1 << 0Ë;- (
	gWDTC
Ë
W©chdog
 
UndîÊow


2942 
AT91C_WDTC_WDERR
 
EQU
 (0x1 << 1Ë;- (
	gWDTC
Ë
W©chdog
 
Eº‹


2948 
AT91C_VREG_PSTDBY
 
EQU
 (0x1 << 0Ë;- (
	gVREG
Ë
Vﬁège
 
Reguœt‹
 
Powî
 
Sèndby
 
Mode


2954 
AT91C_MC_RCB
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Rem≠
 
Comm™d
 
Bô


2956 
AT91C_MC_UNDADD
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Undeföed
 
Addess
 
Ab‹t
 
Sètus


2957 
AT91C_MC_MISADD
 
EQU
 (0x1 << 1Ë;- (
	gMC
Ë
Mißlig√d
 
Addess
 
Ab‹t
 
Sètus


2958 
AT91C_MC_ABTSZ
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë
Ab‹t
 
Size
 
Sètus


2959 
AT91C_MC_ABTSZ_BYTE
 
EQU
 (0x0 << 8Ë;- (
	gMC
Ë
Byã


2960 
AT91C_MC_ABTSZ_HWORD
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë
	gHÆf
-
w‹d


2961 
AT91C_MC_ABTSZ_WORD
 
EQU
 (0x2 << 8Ë;- (
	gMC
Ë
W‹d


2962 
AT91C_MC_ABTTYP
 
EQU
 (0x3 << 10Ë;- (
	gMC
Ë
Ab‹t
 
Ty≥
 
Sètus


2963 
AT91C_MC_ABTTYP_DATAR
 
EQU
 (0x0 << 10Ë;- (
	gMC
Ë
D©a
 
Ród


2964 
AT91C_MC_ABTTYP_DATAW
 
EQU
 (0x1 << 10Ë;- (
	gMC
Ë
D©a
 
Wrôe


2965 
AT91C_MC_ABTTYP_FETCH
 
EQU
 (0x2 << 10Ë;- (
	gMC
Ë
Code
 
Fëch


2966 
AT91C_MC_MST0
 
EQU
 (0x1 << 16Ë;- (
	gMC
Ë
	gMa°î
 0 
Ab‹t
 
Sour˚


2967 
AT91C_MC_MST1
 
EQU
 (0x1 << 17Ë;- (
	gMC
Ë
	gMa°î
 1 
Ab‹t
 
Sour˚


2968 
AT91C_MC_SVMST0
 
EQU
 (0x1 << 24Ë;- (
	gMC
Ë
Saved
 
	gMa°î
 0 
Ab‹t
 
Sour˚


2969 
AT91C_MC_SVMST1
 
EQU
 (0x1 << 25Ë;- (
	gMC
Ë
Saved
 
	gMa°î
 1 
Ab‹t
 
Sour˚


2971 
AT91C_MC_FRDY
 
EQU
 (0x1 << 0Ë;- (
	gMC
Ë
Fœsh
 
Ródy


2972 
AT91C_MC_LOCKE
 
EQU
 (0x1 << 2Ë;- (
	gMC
Ë
Lock
 
Eº‹


2973 
AT91C_MC_PROGE
 
EQU
 (0x1 << 3Ë;- (
	gMC
Ë
Progømmög
 
Eº‹


2974 
AT91C_MC_NEBP
 
EQU
 (0x1 << 7Ë;- (
	gMC
Ë
No
 
Eø£
 
Bef‹e
 
Progømmög


2975 
AT91C_MC_FWS
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë
Fœsh
 
Waô
 
Sèã


2976 
AT91C_MC_FWS_0FWS
 
EQU
 (0x0 << 8Ë;- (
	gMC
Ë1 
cy˛e
 
	gRód
, 2 
Wrôe
 
›î©i⁄s


2977 
AT91C_MC_FWS_1FWS
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë2 
cy˛es
 
	gRód
, 3 
Wrôe
 
›î©i⁄s


2978 
AT91C_MC_FWS_2FWS
 
EQU
 (0x2 << 8Ë;- (
	gMC
Ë3 
cy˛es
 
	gRód
, 4 
Wrôe
 
›î©i⁄s


2979 
AT91C_MC_FWS_3FWS
 
EQU
 (0x3 << 8Ë;- (
	gMC
Ë4 
cy˛es
 
	gRód
, 4 
Wrôe
 
›î©i⁄s


2980 
AT91C_MC_FMCN
 
EQU
 (0xFF << 16Ë;- (
	gMC
Ë
Fœsh
 
Mi¸o£c⁄d
 
Cy˛e
 
Numbî


2982 
AT91C_MC_FCMD
 
EQU
 (0xF << 0Ë;- (
	gMC
Ë
Fœsh
 
Comm™d


2983 
AT91C_MC_FCMD_START_PROG
 
EQU
 (0x1Ë;- (
	gMC
Ë
Sèπs
 
the
 
¥ogømmög
 
of
 
th
 
ïage
 
•ecifõd
 
by
 
	gPAGEN
.

2984 
AT91C_MC_FCMD_LOCK
 
EQU
 (0x2Ë;- (
	gMC
Ë
Sèπs
 
a
 
lock
 
£quí˚
 
of
 
the
 
£˘‹
 
deföed
 
by
Åhê
	gbôs
 4 
	gto
 7 o‡thê
fõld
 
	gPAGEN
.

2985 
AT91C_MC_FCMD_PROG_AND_LOCK
 
EQU
 (0x3Ë;- (
	gMC
Ë
The
 
lock
 
£quí˚
 
autom©iˇŒy
 
h≠≥ns
 
a·î
 
the
 
¥ogømmög
 sequí˚ 
is
 
	gcom∂ëed
.

2986 
AT91C_MC_FCMD_UNLOCK
 
EQU
 (0x4Ë;- (
	gMC
Ë
Sèπs
 
™
 
u∆ock
 
£quí˚
 
of
 
the
 
£˘‹
 
deföed
 
by
Åhê
	gbôs
 4 
	gto
 7 o‡thê
fõld
 
	gPAGEN
.

2987 
AT91C_MC_FCMD_ERASE_ALL
 
EQU
 (0x8Ë;- (
	gMC
Ë
Sèπs
 
the
 
îa£
 
of
Åhê
ítúe
 
	gÊash
.
If
 
©
 
Àa°
 
a
 
∑ge
 
is
 
	glocked
,Åhê
comm™d
 i†
	gˇn˚Œed
.

2988 
AT91C_MC_FCMD_SET_GP_NVM
 
EQU
 (0xBË;- (
	gMC
Ë
Së
 
GíîÆ
 
PuΩo£
 
NVM
 
	gbôs
.

2989 
AT91C_MC_FCMD_CLR_GP_NVM
 
EQU
 (0xDË;- (
	gMC
Ë
CÀ¨
 
GíîÆ
 
PuΩo£
 
NVM
 
	gbôs
.

2990 
AT91C_MC_FCMD_SET_SECURITY
 
EQU
 (0xFË;- (
	gMC
Ë
Së
 
Securôy
 
	gBô
.

2991 
AT91C_MC_PAGEN
 
EQU
 (0x3FF << 8Ë;- (
	gMC
Ë
Page
 
Numbî


2992 
AT91C_MC_KEY
 
EQU
 (0xFF << 24Ë;- (
	gMC
Ë
Wrôög
 
PrŸe˘
 
Key


2994 
AT91C_MC_SECURITY
 
EQU
 (0x1 << 4Ë;- (
	gMC
Ë
Securôy
 
Bô
 
Sètus


2995 
AT91C_MC_GPNVM0
 
EQU
 (0x1 << 8Ë;- (
	gMC
Ë
	gSe˘‹
 0 
Lock
 
Sètus


2996 
AT91C_MC_GPNVM1
 
EQU
 (0x1 << 9Ë;- (
	gMC
Ë
	gSe˘‹
 1 
Lock
 
Sètus


2997 
AT91C_MC_GPNVM2
 
EQU
 (0x1 << 10Ë;- (
	gMC
Ë
	gSe˘‹
 2 
Lock
 
Sètus


2998 
AT91C_MC_GPNVM3
 
EQU
 (0x1 << 11Ë;- (
	gMC
Ë
	gSe˘‹
 3 
Lock
 
Sètus


2999 
AT91C_MC_GPNVM4
 
EQU
 (0x1 << 12Ë;- (
	gMC
Ë
	gSe˘‹
 4 
Lock
 
Sètus


3000 
AT91C_MC_GPNVM5
 
EQU
 (0x1 << 13Ë;- (
	gMC
Ë
	gSe˘‹
 5 
Lock
 
Sètus


3001 
AT91C_MC_GPNVM6
 
EQU
 (0x1 << 14Ë;- (
	gMC
Ë
	gSe˘‹
 6 
Lock
 
Sètus


3002 
AT91C_MC_GPNVM7
 
EQU
 (0x1 << 15Ë;- (
	gMC
Ë
	gSe˘‹
 7 
Lock
 
Sètus


3003 
AT91C_MC_LOCKS0
 
EQU
 (0x1 << 16Ë;- (
	gMC
Ë
	gSe˘‹
 0 
Lock
 
Sètus


3004 
AT91C_MC_LOCKS1
 
EQU
 (0x1 << 17Ë;- (
	gMC
Ë
	gSe˘‹
 1 
Lock
 
Sètus


3005 
AT91C_MC_LOCKS2
 
EQU
 (0x1 << 18Ë;- (
	gMC
Ë
	gSe˘‹
 2 
Lock
 
Sètus


3006 
AT91C_MC_LOCKS3
 
EQU
 (0x1 << 19Ë;- (
	gMC
Ë
	gSe˘‹
 3 
Lock
 
Sètus


3007 
AT91C_MC_LOCKS4
 
EQU
 (0x1 << 20Ë;- (
	gMC
Ë
	gSe˘‹
 4 
Lock
 
Sètus


3008 
AT91C_MC_LOCKS5
 
EQU
 (0x1 << 21Ë;- (
	gMC
Ë
	gSe˘‹
 5 
Lock
 
Sètus


3009 
AT91C_MC_LOCKS6
 
EQU
 (0x1 << 22Ë;- (
	gMC
Ë
	gSe˘‹
 6 
Lock
 
Sètus


3010 
AT91C_MC_LOCKS7
 
EQU
 (0x1 << 23Ë;- (
	gMC
Ë
	gSe˘‹
 7 
Lock
 
Sètus


3011 
AT91C_MC_LOCKS8
 
EQU
 (0x1 << 24Ë;- (
	gMC
Ë
	gSe˘‹
 8 
Lock
 
Sètus


3012 
AT91C_MC_LOCKS9
 
EQU
 (0x1 << 25Ë;- (
	gMC
Ë
	gSe˘‹
 9 
Lock
 
Sètus


3013 
AT91C_MC_LOCKS10
 
EQU
 (0x1 << 26Ë;- (
	gMC
Ë
	gSe˘‹
 10 
Lock
 
Sètus


3014 
AT91C_MC_LOCKS11
 
EQU
 (0x1 << 27Ë;- (
	gMC
Ë
	gSe˘‹
 11 
Lock
 
Sètus


3015 
AT91C_MC_LOCKS12
 
EQU
 (0x1 << 28Ë;- (
	gMC
Ë
	gSe˘‹
 12 
Lock
 
Sètus


3016 
AT91C_MC_LOCKS13
 
EQU
 (0x1 << 29Ë;- (
	gMC
Ë
	gSe˘‹
 13 
Lock
 
Sètus


3017 
AT91C_MC_LOCKS14
 
EQU
 (0x1 << 30Ë;- (
	gMC
Ë
	gSe˘‹
 14 
Lock
 
Sètus


3018 
AT91C_MC_LOCKS15
 
EQU
 (0x1 << 31Ë;- (
	gMC
Ë
	gSe˘‹
 15 
Lock
 
Sètus


3024 
AT91C_SPI_SPIEN
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
SPI
 
E«bÀ


3025 
AT91C_SPI_SPIDIS
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
SPI
 
DißbÀ


3026 
AT91C_SPI_SWRST
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
SPI
 
So·w¨e
 
ª£t


3027 
AT91C_SPI_LASTXFER
 
EQU
 (0x1 << 24Ë;- (
	gSPI
Ë
SPI
 
La°
 
Tøns„r


3029 
AT91C_SPI_MSTR
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
	gMa°î
/
Sœve
 
Mode


3030 
AT91C_SPI_PS
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
PîùhîÆ
 
Sñe˘


3031 
AT91C_SPI_PS_FIXED
 
EQU
 (0x0 << 1Ë;- (
	gSPI
Ë
Fixed
 
PîùhîÆ
 
Sñe˘


3032 
AT91C_SPI_PS_VARIABLE
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
V¨übÀ
 
PîùhîÆ
 
Sñe˘


3033 
AT91C_SPI_PCSDEC
 
EQU
 (0x1 << 2Ë;- (
	gSPI
Ë
Chù
 
Sñe˘
 
Decode


3034 
AT91C_SPI_FDIV
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Clock
 
Sñe˘i⁄


3035 
AT91C_SPI_MODFDIS
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë
Mode
 
Fau…
 
Dëe˘i⁄


3036 
AT91C_SPI_LLB
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
Clock
 
Sñe˘i⁄


3037 
AT91C_SPI_PCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘


3038 
AT91C_SPI_DLYBCS
 
EQU
 (0xFF << 24Ë;- (
	gSPI
Ë
Dñay
 
Bëwìn
 
Chù
 
Sñe˘s


3040 
AT91C_SPI_RD
 
EQU
 (0xFFFF << 0Ë;- (
	gSPI
Ë
Re˚ive
 
D©a


3041 
AT91C_SPI_RPCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘
 
Sètus


3043 
AT91C_SPI_TD
 
EQU
 (0xFFFF << 0Ë;- (
	gSPI
Ë
Tønsmô
 
D©a


3044 
AT91C_SPI_TPCS
 
EQU
 (0xF << 16Ë;- (
	gSPI
Ë
PîùhîÆ
 
Chù
 
Sñe˘
 
Sètus


3046 
AT91C_SPI_RDRF
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
Re˚ive
 
D©a
 
Regi°î
 
FuŒ


3047 
AT91C_SPI_TDRE
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
Tønsmô
 
D©a
 
Regi°î
 
Em±y


3048 
AT91C_SPI_MODF
 
EQU
 (0x1 << 2Ë;- (
	gSPI
Ë
Mode
 
Fau…
 
Eº‹


3049 
AT91C_SPI_OVRES
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Ovîrun
 
Eº‹
 
Sètus


3050 
AT91C_SPI_ENDRX
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3051 
AT91C_SPI_ENDTX
 
EQU
 (0x1 << 5Ë;- (
	gSPI
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3052 
AT91C_SPI_RXBUFF
 
EQU
 (0x1 << 6Ë;- (
	gSPI
Ë
RXBUFF
 
I¡îru±


3053 
AT91C_SPI_TXBUFE
 
EQU
 (0x1 << 7Ë;- (
	gSPI
Ë
TXBUFE
 
I¡îru±


3054 
AT91C_SPI_NSSR
 
EQU
 (0x1 << 8Ë;- (
	gSPI
Ë
NSSR
 
I¡îru±


3055 
AT91C_SPI_TXEMPTY
 
EQU
 (0x1 << 9Ë;- (
	gSPI
Ë
TXEMPTY
 
I¡îru±


3056 
AT91C_SPI_SPIENS
 
EQU
 (0x1 << 16Ë;- (
	gSPI
Ë
E«bÀ
 
Sètus


3061 
AT91C_SPI_CPOL
 
EQU
 (0x1 << 0Ë;- (
	gSPI
Ë
Clock
 
Pﬁ¨ôy


3062 
AT91C_SPI_NCPHA
 
EQU
 (0x1 << 1Ë;- (
	gSPI
Ë
Clock
 
Pha£


3063 
AT91C_SPI_CSAAT
 
EQU
 (0x1 << 3Ë;- (
	gSPI
Ë
Chù
 
Sñe˘
 
A˘ive
 
A·î
 
Tøns„r


3064 
AT91C_SPI_BITS
 
EQU
 (0xF << 4Ë;- (
	gSPI
Ë
Bôs
 
Pî
 
Tøns„r


3065 
AT91C_SPI_BITS_8
 
EQU
 (0x0 << 4Ë;- (
	gSPI
Ë8 
Bôs
 
Pî
 
å™s„r


3066 
AT91C_SPI_BITS_9
 
EQU
 (0x1 << 4Ë;- (
	gSPI
Ë9 
Bôs
 
Pî
 
å™s„r


3067 
AT91C_SPI_BITS_10
 
EQU
 (0x2 << 4Ë;- (
	gSPI
Ë10 
Bôs
 
Pî
 
å™s„r


3068 
AT91C_SPI_BITS_11
 
EQU
 (0x3 << 4Ë;- (
	gSPI
Ë11 
Bôs
 
Pî
 
å™s„r


3069 
AT91C_SPI_BITS_12
 
EQU
 (0x4 << 4Ë;- (
	gSPI
Ë12 
Bôs
 
Pî
 
å™s„r


3070 
AT91C_SPI_BITS_13
 
EQU
 (0x5 << 4Ë;- (
	gSPI
Ë13 
Bôs
 
Pî
 
å™s„r


3071 
AT91C_SPI_BITS_14
 
EQU
 (0x6 << 4Ë;- (
	gSPI
Ë14 
Bôs
 
Pî
 
å™s„r


3072 
AT91C_SPI_BITS_15
 
EQU
 (0x7 << 4Ë;- (
	gSPI
Ë15 
Bôs
 
Pî
 
å™s„r


3073 
AT91C_SPI_BITS_16
 
EQU
 (0x8 << 4Ë;- (
	gSPI
Ë16 
Bôs
 
Pî
 
å™s„r


3074 
AT91C_SPI_SCBR
 
EQU
 (0xFF << 8Ë;- (
	gSPI
Ë
Sîül
 
Clock
 
Baud
 
R©e


3075 
AT91C_SPI_DLYBS
 
EQU
 (0xFF << 16Ë;- (
	gSPI
Ë
Dñay
 
Bef‹e
 
SPCK


3076 
AT91C_SPI_DLYBCT
 
EQU
 (0xFF << 24Ë;- (
	gSPI
Ë
Dñay
 
Bëwìn
 
C⁄£cutive
 
Tøns„rs


3082 
AT91C_US_STTBRK
 
EQU
 (0x1 << 9Ë;- (
	gUSART
Ë
Sèπ
 
Bªak


3083 
AT91C_US_STPBRK
 
EQU
 (0x1 << 10Ë;- (
	gUSART
Ë
St›
 
Bªak


3084 
AT91C_US_STTTO
 
EQU
 (0x1 << 11Ë;- (
	gUSART
Ë
Sèπ
 
	gTime
-
out


3085 
AT91C_US_SENDA
 
EQU
 (0x1 << 12Ë;- (
	gUSART
Ë
Síd
 
Addªss


3086 
AT91C_US_RSTIT
 
EQU
 (0x1 << 13Ë;- (
	gUSART
Ë
Re£t
 
Iãøti⁄s


3087 
AT91C_US_RSTNACK
 
EQU
 (0x1 << 14Ë;- (
	gUSART
Ë
Re£t
 
N⁄
 
AcknowÀdge


3088 
AT91C_US_RETTO
 
EQU
 (0x1 << 15Ë;- (
	gUSART
Ë
Rórm
 
	gTime
-
out


3089 
AT91C_US_DTREN
 
EQU
 (0x1 << 16Ë;- (
	gUSART
Ë
D©a
 
TîmöÆ
 
ªady
 
E«bÀ


3090 
AT91C_US_DTRDIS
 
EQU
 (0x1 << 17Ë;- (
	gUSART
Ë
D©a
 
TîmöÆ
 
ªady
 
DißbÀ


3091 
AT91C_US_RTSEN
 
EQU
 (0x1 << 18Ë;- (
	gUSART
Ë
Reque°
 
to
 
Síd
 
íabÀ


3092 
AT91C_US_RTSDIS
 
EQU
 (0x1 << 19Ë;- (
	gUSART
Ë
Reque°
 
to
 
Síd
 
DißbÀ


3094 
AT91C_US_USMODE
 
EQU
 (0xF << 0Ë;- (
	gUSART
Ë
Ußπ
 
mode


3095 
AT91C_US_USMODE_NORMAL
 
EQU
 (0x0Ë;- (
	gUSART
Ë
N‹mÆ


3096 
AT91C_US_USMODE_RS485
 
EQU
 (0x1Ë;- (
	gUSART
Ë
RS485


3097 
AT91C_US_USMODE_HWHSH
 
EQU
 (0x2Ë;- (
	gUSART
Ë
H¨dw¨e
 
H™dshakög


3098 
AT91C_US_USMODE_MODEM
 
EQU
 (0x3Ë;- (
	gUSART
Ë
Modem


3099 
AT91C_US_USMODE_ISO7816_0
 
EQU
 (0x4Ë;- (
	gUSART
Ë
ISO7816
 
	g¥Ÿocﬁ
: 
T
 = 0

3100 
AT91C_US_USMODE_ISO7816_1
 
EQU
 (0x6Ë;- (
	gUSART
Ë
ISO7816
 
	g¥Ÿocﬁ
: 
T
 = 1

3101 
AT91C_US_USMODE_IRDA
 
EQU
 (0x8Ë;- (
	gUSART
Ë
IrDA


3102 
AT91C_US_USMODE_SWHSH
 
EQU
 (0xCË;- (
	gUSART
Ë
So·w¨e
 
H™dshakög


3103 
AT91C_US_CLKS
 
EQU
 (0x3 << 4Ë;- (
	gUSART
Ë
Clock
 
Sñe˘i⁄
 (
Baud
 
R©e
 
gíî©‹
 
I≈ut
 Clock

3104 
AT91C_US_CLKS_CLOCK
 
EQU
 (0x0 << 4Ë;- (
USART
Ë
Clock


3105 
AT91C_US_CLKS_FDIV1
 
EQU
 (0x1 << 4Ë;- (
USART
Ë
fdiv1


3106 
AT91C_US_CLKS_SLOW
 
EQU
 (0x2 << 4Ë;- (
USART
Ë
	$¶ow_˛ock
 (
ARM
)

3107 
AT91C_US_CLKS_EXT
 
	`EQU
 (0x3 << 4Ë;- (
USART
Ë
	$Exã∫Æ
 (
SCK
)

3108 
AT91C_US_CHRL
 
	`EQU
 (0x3 << 6Ë;- (
USART
Ë
Clock
 
	`Sñe˘i⁄
 (
Baud
 
R©e
 
gíî©‹
 
I≈ut
 Clock

3109 
AT91C_US_CHRL_5_BITS
 
	`EQU
 (0x0 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 5 
bôs


3110 
AT91C_US_CHRL_6_BITS
 
	`EQU
 (0x1 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 6 
bôs


3111 
AT91C_US_CHRL_7_BITS
 
	`EQU
 (0x2 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 7 
bôs


3112 
AT91C_US_CHRL_8_BITS
 
	`EQU
 (0x3 << 6Ë;- (
USART
Ë
Ch¨a˘î
 
Lígth
: 8 
bôs


3113 
AT91C_US_SYNC
 
	`EQU
 (0x1 << 8Ë;- (
USART
Ë
Synchr⁄ous
 
Mode
 
Sñe˘


3114 
AT91C_US_NBSTOP
 
	`EQU
 (0x3 << 12Ë;- (
USART
Ë
Numbî
 
of
 
St›
 
bôs


3115 
AT91C_US_NBSTOP_1_BIT
 
	`EQU
 (0x0 << 12Ë;- (
USART
Ë1 
°›
 
bô


3116 
AT91C_US_NBSTOP_15_BIT
 
	`EQU
 (0x1 << 12Ë;- (
USART
Ë
	`Asynchr⁄ous
 (
SYNC
=0Ë2 
°›
 
bôs
 
	`Synchr⁄ous
 (SYNC=1) 2 stop bits

3117 
AT91C_US_NBSTOP_2_BIT
 
	`EQU
 (0x2 << 12Ë;- (
USART
Ë2 
°›
 
bôs


3118 
AT91C_US_MSBF
 
	`EQU
 (0x1 << 16Ë;- (
USART
Ë
Bô
 
Ordî


3119 
AT91C_US_MODE9
 
	`EQU
 (0x1 << 17Ë;- (
USART
Ë9-
bô
 
Ch¨a˘î
 
Àngth


3120 
AT91C_US_CKLO
 
	`EQU
 (0x1 << 18Ë;- (
USART
Ë
Clock
 
Ouçut
 
Sñe˘


3121 
AT91C_US_OVER
 
	`EQU
 (0x1 << 19Ë;- (
USART
Ë
Ovî
 
Sam∂ög
 
Mode


3122 
AT91C_US_INACK
 
	`EQU
 (0x1 << 20Ë;- (
USART
Ë
Inhibô
 
N⁄
 
AcknowÀdge


3123 
AT91C_US_DSNACK
 
	`EQU
 (0x1 << 21Ë;- (
USART
Ë
DißbÀ
 
Suc˚ssive
 
NACK


3124 
AT91C_US_MAX_ITER
 
	`EQU
 (0x1 << 24Ë;- (
USART
Ë
Numbî
 
of
 
Rïëôi⁄s


3125 
AT91C_US_FILTER
 
	`EQU
 (0x1 << 28Ë;- (
USART
Ë
Re˚ive
 
Löe
 
Fûãr


3127 
AT91C_US_RXBRK
 
	`EQU
 (0x1 << 2Ë;- (
USART
Ë
Bªak
 
Re˚ived
/
End
 
of
 Break

3128 
AT91C_US_TIMEOUT
 
	`EQU
 (0x1 << 8Ë;- (
USART
Ë
Re˚ivî
 
Time
-
out


3129 
AT91C_US_ITERATION
 
	`EQU
 (0x1 << 10Ë;- (
USART
Ë
Max
 
numbî
 
of
 
Rïëôi⁄s
 
Róched


3130 
AT91C_US_NACK
 
	`EQU
 (0x1 << 13Ë;- (
USART
Ë
N⁄
 
AcknowÀdge


3131 
AT91C_US_RIIC
 
	`EQU
 (0x1 << 16Ë;- (
USART
Ë
Rög
 
INdiˇt‹
 
I≈ut
 
Ch™ge
 
Fœg


3132 
AT91C_US_DSRIC
 
	`EQU
 (0x1 << 17Ë;- (
USART
Ë
D©a
 
Së
 
Ródy
 
I≈ut
 
Ch™ge
 
Fœg


3133 
AT91C_US_DCDIC
 
	`EQU
 (0x1 << 18Ë;- (
USART
Ë
D©a
 
C¨rõr
 
Fœg


3134 
AT91C_US_CTSIC
 
	`EQU
 (0x1 << 19Ë;- (
USART
Ë
CÀ¨
 
To
 
Síd
 
I≈ut
 
Ch™ge
 
Fœg


3138 
AT91C_US_RI
 
	`EQU
 (0x1 << 20Ë;- (
USART
Ë
Image
 
of
 
RI
 
I≈ut


3139 
AT91C_US_DSR
 
	`EQU
 (0x1 << 21Ë;- (
USART
Ë
Image
 
of
 
DSR
 
I≈ut


3140 
AT91C_US_DCD
 
	`EQU
 (0x1 << 22Ë;- (
USART
Ë
Image
 
of
 
DCD
 
I≈ut


3141 
AT91C_US_CTS
 
	`EQU
 (0x1 << 23Ë;- (
USART
Ë
Image
 
of
 
CTS
 
I≈ut


3147 
AT91C_SSC_RXEN
 
	`EQU
 (0x1 << 0Ë;- (
SSC
Ë
Re˚ive
 
E«bÀ


3148 
AT91C_SSC_RXDIS
 
	`EQU
 (0x1 << 1Ë;- (
SSC
Ë
Re˚ive
 
DißbÀ


3149 
AT91C_SSC_TXEN
 
	`EQU
 (0x1 << 8Ë;- (
SSC
Ë
Tønsmô
 
E«bÀ


3150 
AT91C_SSC_TXDIS
 
	`EQU
 (0x1 << 9Ë;- (
SSC
Ë
Tønsmô
 
DißbÀ


3151 
AT91C_SSC_SWRST
 
	`EQU
 (0x1 << 15Ë;- (
SSC
Ë
So·w¨e
 
Re£t


3153 
AT91C_SSC_CKS
 
	`EQU
 (0x3 << 0Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Sñe˘i⁄


3154 
AT91C_SSC_CKS_DIV
 
	`EQU
 (0x0Ë;- (
SSC
Ë
Divided
 
Clock


3155 
AT91C_SSC_CKS_TK
 
	`EQU
 (0x1Ë;- (
SSC
Ë
TK
 
Clock
 
sig«l


3156 
AT91C_SSC_CKS_RK
 
	`EQU
 (0x2Ë;- (
SSC
Ë
RK
 
pö


3157 
AT91C_SSC_CKO
 
	`EQU
 (0x7 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Ouçut
 
Mode
 
Sñe˘i⁄


3158 
AT91C_SSC_CKO_NONE
 
	`EQU
 (0x0 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Ouçut
 
Mode
: 
N⁄e
 
RK
 
pö
: 
I≈ut
-
⁄ly


3159 
AT91C_SSC_CKO_CONTINOUS
 
	`EQU
 (0x1 << 2Ë;- (
SSC
Ë
C⁄töuous
 
Re˚ive
/
Tønsmô
 
Clock
 
RK
 
pö
: 
Ouçut


3160 
AT91C_SSC_CKO_DATA_TX
 
	`EQU
 (0x2 << 2Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
⁄ly
 
durög
 
d©a
 
å™s„rs
 
RK
 
pö
: 
Ouçut


3161 
AT91C_SSC_CKI
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Clock
 
Invîsi⁄


3162 
AT91C_SSC_START
 
	`EQU
 (0xF << 8Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Sèπ
 
Sñe˘i⁄


3163 
AT91C_SSC_START_CONTINOUS
 
	`EQU
 (0x0 << 8Ë;- (
SSC
Ë
C⁄töuous
, 
as
 
so⁄
á†
the
 
ª˚ivî
 
is
 
íabÀd
, 
™d
 
immedüãly
 
a·î
Åhê
íd
 
of
 
å™s„r
 o‡thê
¥evious
 
d©a
.

3164 
AT91C_SSC_START_TX
 
	`EQU
 (0x1 << 8Ë;- (
SSC
Ë
Tønsmô
/
Re˚ive
 
°¨t


3165 
AT91C_SSC_START_LOW_RF
 
	`EQU
 (0x2 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
low
 
Àvñ
 
⁄
 
RF
 
öput


3166 
AT91C_SSC_START_HIGH_RF
 
	`EQU
 (0x3 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
high
 
Àvñ
 
⁄
 
RF
 
öput


3167 
AT91C_SSC_START_FALL_RF
 
	`EQU
 (0x4 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
ÁŒög
 
edge
 
⁄
 
RF
 
öput


3168 
AT91C_SSC_START_RISE_RF
 
	`EQU
 (0x5 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
a
 
risög
 
edge
 
⁄
 
RF
 
öput


3169 
AT91C_SSC_START_LEVEL_RF
 
	`EQU
 (0x6 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
™y
 
Àvñ
 
ch™ge
 
⁄
 
RF
 
öput


3170 
AT91C_SSC_START_EDGE_RF
 
	`EQU
 (0x7 << 8Ë;- (
SSC
Ë
Dëe˘i⁄
 
of
 
™y
 
edge
 
⁄
 
RF
 
öput


3171 
AT91C_SSC_START_0
 
	`EQU
 (0x8 << 8Ë;- (
SSC
Ë
Com∑ª
 0

3172 
AT91C_SSC_STTDLY
 
	`EQU
 (0xFF << 16Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Sèπ
 
Dñay


3173 
AT91C_SSC_PERIOD
 
	`EQU
 (0xFF << 24Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Pîiod
 
Dividî
 
Sñe˘i⁄


3175 
AT91C_SSC_DATLEN
 
	`EQU
 (0x1F << 0Ë;- (
SSC
Ë
D©a
 
Lígth


3176 
AT91C_SSC_LOOP
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Lo›
 
Mode


3177 
AT91C_SSC_MSBF
 
	`EQU
 (0x1 << 7Ë;- (
SSC
Ë
Mo°
 
Signifiˇ¡
 
Bô
 
Fú°


3178 
AT91C_SSC_DATNB
 
	`EQU
 (0xF << 8Ë;- (
SSC
Ë
D©a
 
Numbî
 
≥r
 
Føme


3179 
AT91C_SSC_FSLEN
 
	`EQU
 (0xF << 16Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Àngth


3180 
AT91C_SSC_FSOS
 
	`EQU
 (0x7 << 20Ë;- (
SSC
Ë
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Ouçut
 
Sñe˘i⁄


3181 
AT91C_SSC_FSOS_NONE
 
	`EQU
 (0x0 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
N⁄e
 
RK
 
pö
 
I≈ut
-
⁄ly


3182 
AT91C_SSC_FSOS_NEGATIVE
 
	`EQU
 (0x1 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Neg©ive
 
Pul£


3183 
AT91C_SSC_FSOS_POSITIVE
 
	`EQU
 (0x2 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Posôive
 
Pul£


3184 
AT91C_SSC_FSOS_LOW
 
	`EQU
 (0x3 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Drivî
 
Low
 
durög
 
d©a
 
å™s„r


3185 
AT91C_SSC_FSOS_HIGH
 
	`EQU
 (0x4 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Drivî
 
High
 
durög
 
d©a
 
å™s„r


3186 
AT91C_SSC_FSOS_TOGGLE
 
	`EQU
 (0x5 << 20Ë;- (
SSC
Ë
Sñe˘ed
 
Re˚ive
/
Tønsmô
 
Føme
 
Sync
 
Sig«l
: 
Togglög
 
©
 
óch
 
°¨t
 
of
 
d©a
 
å™s„r


3187 
AT91C_SSC_FSEDGE
 
	`EQU
 (0x1 << 24Ë;- (
SSC
Ë
Føme
 
Sync
 
Edge
 
Dëe˘i⁄


3190 
AT91C_SSC_DATDEF
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
D©a
 
DeÁu…
 
VÆue


3191 
AT91C_SSC_FSDEN
 
	`EQU
 (0x1 << 23Ë;- (
SSC
Ë
Føme
 
Sync
 
D©a
 
E«bÀ


3193 
AT91C_SSC_TXRDY
 
	`EQU
 (0x1 << 0Ë;- (
SSC
Ë
Tønsmô
 
Ródy


3194 
AT91C_SSC_TXEMPTY
 
	`EQU
 (0x1 << 1Ë;- (
SSC
Ë
Tønsmô
 
Em±y


3195 
AT91C_SSC_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
SSC
Ë
End
 
Of
 
Tønsmissi⁄


3196 
AT91C_SSC_TXBUFE
 
	`EQU
 (0x1 << 3Ë;- (
SSC
Ë
Tønsmô
 
Buf„r
 
Em±y


3197 
AT91C_SSC_RXRDY
 
	`EQU
 (0x1 << 4Ë;- (
SSC
Ë
Re˚ive
 
Ródy


3198 
AT91C_SSC_OVRUN
 
	`EQU
 (0x1 << 5Ë;- (
SSC
Ë
Re˚ive
 
Ovîrun


3199 
AT91C_SSC_ENDRX
 
	`EQU
 (0x1 << 6Ë;- (
SSC
Ë
End
 
of
 
Re˚±i⁄


3200 
AT91C_SSC_RXBUFF
 
	`EQU
 (0x1 << 7Ë;- (
SSC
Ë
Re˚ive
 
Buf„r
 
FuŒ


3201 
AT91C_SSC_TXSYN
 
	`EQU
 (0x1 << 10Ë;- (
SSC
Ë
Tønsmô
 
Sync


3202 
AT91C_SSC_RXSYN
 
	`EQU
 (0x1 << 11Ë;- (
SSC
Ë
Re˚ive
 
Sync


3203 
AT91C_SSC_TXENA
 
	`EQU
 (0x1 << 16Ë;- (
SSC
Ë
Tønsmô
 
E«bÀ


3204 
AT91C_SSC_RXENA
 
	`EQU
 (0x1 << 17Ë;- (
SSC
Ë
Re˚ive
 
E«bÀ


3213 
AT91C_TWI_START
 
	`EQU
 (0x1 << 0Ë;- (
TWI
Ë
Síd
 
a
 
START
 
C⁄dôi⁄


3214 
AT91C_TWI_STOP
 
	`EQU
 (0x1 << 1Ë;- (
TWI
Ë
Síd
 
a
 
STOP
 
C⁄dôi⁄


3215 
AT91C_TWI_MSEN
 
	`EQU
 (0x1 << 2Ë;- (
TWI
ËTWI 
Ma°î
 
Tøns„r
 
E«bÀd


3216 
AT91C_TWI_MSDIS
 
	`EQU
 (0x1 << 3Ë;- (
TWI
ËTWI 
Ma°î
 
Tøns„r
 
DißbÀd


3217 
AT91C_TWI_SWRST
 
	`EQU
 (0x1 << 7Ë;- (
TWI
Ë
So·w¨e
 
Re£t


3219 
AT91C_TWI_IADRSZ
 
	`EQU
 (0x3 << 8Ë;- (
TWI
Ë
I¡î«l
 
Devi˚
 
Addªss
 
Size


3220 
AT91C_TWI_IADRSZ_NO
 
	`EQU
 (0x0 << 8Ë;- (
TWI
Ë
No
 
öã∫Æ
 
devi˚
 
addªss


3221 
AT91C_TWI_IADRSZ_1_BYTE
 
	`EQU
 (0x1 << 8Ë;- (
TWI
Ë
O√
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3222 
AT91C_TWI_IADRSZ_2_BYTE
 
	`EQU
 (0x2 << 8Ë;- (
TWI
Ë
Two
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3223 
AT91C_TWI_IADRSZ_3_BYTE
 
	`EQU
 (0x3 << 8Ë;- (
TWI
Ë
Thªe
-
byã
 
öã∫Æ
 
devi˚
 
addªss


3224 
AT91C_TWI_MREAD
 
	`EQU
 (0x1 << 12Ë;- (
TWI
Ë
Ma°î
 
Ród
 
Dúe˘i⁄


3225 
AT91C_TWI_DADR
 
	`EQU
 (0x7F << 16Ë;- (
TWI
Ë
Devi˚
 
Addªss


3227 
AT91C_TWI_CLDIV
 
	`EQU
 (0xFF << 0Ë;- (
TWI
Ë
Clock
 
Low
 
Dividî


3228 
AT91C_TWI_CHDIV
 
	`EQU
 (0xFF << 8Ë;- (
TWI
Ë
Clock
 
High
 
Dividî


3229 
AT91C_TWI_CKDIV
 
	`EQU
 (0x7 << 16Ë;- (
TWI
Ë
Clock
 
Dividî


3231 
AT91C_TWI_TXCOMP
 
	`EQU
 (0x1 << 0Ë;- (
TWI
Ë
Tønsmissi⁄
 
Com∂ëed


3232 
AT91C_TWI_RXRDY
 
	`EQU
 (0x1 << 1Ë;- (
TWI
Ë
Re˚ive
 
hﬁdög
 
RóDY


3233 
AT91C_TWI_TXRDY
 
	`EQU
 (0x1 << 2Ë;- (
TWI
Ë
Tønsmô
 
hﬁdög
 
RóDY


3234 
AT91C_TWI_OVRE
 
	`EQU
 (0x1 << 6Ë;- (
TWI
Ë
Ovîrun
 
Eº‹


3235 
AT91C_TWI_UNRE
 
	`EQU
 (0x1 << 7Ë;- (
TWI
Ë
Undîrun
 
Eº‹


3236 
AT91C_TWI_NACK
 
	`EQU
 (0x1 << 8Ë;- (
TWI
Ë
NŸ
 
AcknowÀdged


3245 
AT91C_PWMC_CPRE
 
	`EQU
 (0xF << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pª
-
sˇÀr
 : 
PWMC_CLKx


3246 
AT91C_PWMC_CPRE_MCK
 
	`EQU
 (0x0Ë;- (
PWMC_CH
)

3247 
AT91C_PWMC_CPRE_MCKA
 
	`EQU
 (0xBË;- (
PWMC_CH
)

3248 
AT91C_PWMC_CPRE_MCKB
 
	`EQU
 (0xCË;- (
PWMC_CH
)

3249 
AT91C_PWMC_CALG
 
	`EQU
 (0x1 << 8Ë;- (
PWMC_CH
Ë
Ch™√l
 
Alignmít


3250 
AT91C_PWMC_CPOL
 
	`EQU
 (0x1 << 9Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pﬁ¨ôy


3251 
AT91C_PWMC_CPD
 
	`EQU
 (0x1 << 10Ë;- (
PWMC_CH
Ë
Ch™√l
 
Upd©e
 
Pîiod


3253 
AT91C_PWMC_CDTY
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Duty
 
Cy˛e


3255 
AT91C_PWMC_CPRD
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Pîiod


3257 
AT91C_PWMC_CCNT
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Cou¡î


3259 
AT91C_PWMC_CUPD
 
	`EQU
 (0x0 << 0Ë;- (
PWMC_CH
Ë
Ch™√l
 
Upd©e


3265 
AT91C_PWMC_DIVA
 
	`EQU
 (0xFF << 0Ë;- (
PWMC
Ë
CLKA
 
divide
 
Á˘‹
.

3266 
AT91C_PWMC_PREA
 
	`EQU
 (0xF << 8Ë;- (
PWMC
Ë
Dividî
 
I≈ut
 
Clock
 
PªsˇÀr
 
A


3267 
AT91C_PWMC_PREA_MCK
 
	`EQU
 (0x0 << 8Ë;- (
PWMC
)

3268 
AT91C_PWMC_DIVB
 
	`EQU
 (0xFF << 16Ë;- (
PWMC
Ë
CLKB
 
divide
 
Á˘‹
.

3269 
AT91C_PWMC_PREB
 
	`EQU
 (0xF << 24Ë;- (
PWMC
Ë
Dividî
 
I≈ut
 
Clock
 
PªsˇÀr
 
B


3270 
AT91C_PWMC_PREB_MCK
 
	`EQU
 (0x0 << 24Ë;- (
PWMC
)

3272 
AT91C_PWMC_CHID0
 
	`EQU
 (0x1 << 0Ë;- (
PWMC
Ë
Ch™√l
 
ID
 0

3273 
AT91C_PWMC_CHID1
 
	`EQU
 (0x1 << 1Ë;- (
PWMC
Ë
Ch™√l
 
ID
 1

3274 
AT91C_PWMC_CHID2
 
	`EQU
 (0x1 << 2Ë;- (
PWMC
Ë
Ch™√l
 
ID
 2

3275 
AT91C_PWMC_CHID3
 
	`EQU
 (0x1 << 3Ë;- (
PWMC
Ë
Ch™√l
 
ID
 3

3287 
AT91C_UDP_FRM_NUM
 
	`EQU
 (0x7FF << 0Ë;- (
UDP
Ë
Føme
 
Numbî
 
as
 
Deföed
 
ö
 
the
 
Packë
 
Fõld
 
F‹m©s


3288 
AT91C_UDP_FRM_ERR
 
	`EQU
 (0x1 << 16Ë;- (
UDP
Ë
Føme
 
Eº‹


3289 
AT91C_UDP_FRM_OK
 
	`EQU
 (0x1 << 17Ë;- (
UDP
Ë
Føme
 
OK


3291 
AT91C_UDP_FADDEN
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
E«bÀ


3292 
AT91C_UDP_CONFG
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
C⁄figuªd


3293 
AT91C_UDP_ESR
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
E«bÀ
 
Síd
 
Resume


3294 
AT91C_UDP_RSMINPR
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
A
 
Resume
 
Has
 
Bìn
 
Sít
 
to
 
the
 
Ho°


3295 
AT91C_UDP_RMWUPE
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
RemŸe
 
Wake
 
Up
 
E«bÀ


3297 
AT91C_UDP_FADD
 
	`EQU
 (0xFF << 0Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
VÆue


3298 
AT91C_UDP_FEN
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
Fun˘i⁄
 
E«bÀ


3300 
AT91C_UDP_EPINT0
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Endpoöt
 0 
I¡îru±


3301 
AT91C_UDP_EPINT1
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Endpoöt
 0 
I¡îru±


3302 
AT91C_UDP_EPINT2
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Endpoöt
 2 
I¡îru±


3303 
AT91C_UDP_EPINT3
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Endpoöt
 3 
I¡îru±


3304 
AT91C_UDP_EPINT4
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Endpoöt
 4 
I¡îru±


3305 
AT91C_UDP_EPINT5
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
Endpoöt
 5 
I¡îru±


3306 
AT91C_UDP_RXSUSP
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
USB
 
Su•íd
 
I¡îru±


3307 
AT91C_UDP_RXRSM
 
	`EQU
 (0x1 << 9Ë;- (
UDP
Ë
USB
 
Resume
 
I¡îru±


3308 
AT91C_UDP_EXTRSM
 
	`EQU
 (0x1 << 10Ë;- (
UDP
Ë
USB
 
Exã∫Æ
 
Resume
 
I¡îru±


3309 
AT91C_UDP_SOFINT
 
	`EQU
 (0x1 << 11Ë;- (
UDP
Ë
USB
 
Sèπ
 
Of
 
‰ame
 
I¡îru±


3310 
AT91C_UDP_WAKEUP
 
	`EQU
 (0x1 << 13Ë;- (
UDP
Ë
USB
 
Resume
 
I¡îru±


3314 
AT91C_UDP_ENDBUSRES
 
	`EQU
 (0x1 << 12Ë;- (
UDP
Ë
USB
 
End
 
Of
 
Bus
 
Re£t
 
I¡îru±


3317 
AT91C_UDP_EP0
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 0

3318 
AT91C_UDP_EP1
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 1

3319 
AT91C_UDP_EP2
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 2

3320 
AT91C_UDP_EP3
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 3

3321 
AT91C_UDP_EP4
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 4

3322 
AT91C_UDP_EP5
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 5

3324 
AT91C_UDP_TXCOMP
 
	`EQU
 (0x1 << 0Ë;- (
UDP
Ë
Gíî©es
 
™
 
IN
 
∑ckë
 
wôh
 
d©a
 
¥eviou¶y
 
wrôãn
 
ö
 
the
 
DPR


3325 
AT91C_UDP_RX_DATA_BK0
 
	`EQU
 (0x1 << 1Ë;- (
UDP
Ë
Re˚ive
 
D©a
 
B™k
 0

3326 
AT91C_UDP_RXSETUP
 
	`EQU
 (0x1 << 2Ë;- (
UDP
Ë
Síds
 
STALL
 
to
 
the
 
	$Ho°
 (
C⁄åﬁ
 
ídpoöts
)

3327 
AT91C_UDP_ISOERROR
 
	`EQU
 (0x1 << 3Ë;- (
UDP
Ë
Isochr⁄ous
 
	$îr‹
 (
Isochr⁄ous
 
ídpoöts
)

3328 
AT91C_UDP_TXPKTRDY
 
	`EQU
 (0x1 << 4Ë;- (
UDP
Ë
Tønsmô
 
Packë
 
Ródy


3329 
AT91C_UDP_FORCESTALL
 
	`EQU
 (0x1 << 5Ë;- (
UDP
Ë
F‹˚
 
	`SèŒ
 (
u£d
 
by
 
C⁄åﬁ
, 
Bulk
 
™d
 
Isochr⁄ous
 
ídpoöts
).

3330 
AT91C_UDP_RX_DATA_BK1
 
	`EQU
 (0x1 << 6Ë;- (
UDP
Ë
Re˚ive
 
D©a
 
B™k
 1 (
⁄ly
 
u£d
 
by
 
ídpoöts
 
wôh
 
pög
-
p⁄g
 
©åibuãs
).

3331 
AT91C_UDP_DIR
 
	`EQU
 (0x1 << 7Ë;- (
UDP
Ë
Tøns„r
 
Dúe˘i⁄


3332 
AT91C_UDP_EPTYPE
 
	`EQU
 (0x7 << 8Ë;- (
UDP
Ë
Endpoöt
 
ty≥


3333 
AT91C_UDP_EPTYPE_CTRL
 
	`EQU
 (0x0 << 8Ë;- (
UDP
Ë
C⁄åﬁ


3334 
AT91C_UDP_EPTYPE_ISO_OUT
 
	`EQU
 (0x1 << 8Ë;- (
UDP
Ë
Isochr⁄ous
 
OUT


3335 
AT91C_UDP_EPTYPE_BULK_OUT
 
	`EQU
 (0x2 << 8Ë;- (
UDP
Ë
Bulk
 
OUT


3336 
AT91C_UDP_EPTYPE_INT_OUT
 
	`EQU
 (0x3 << 8Ë;- (
UDP
Ë
I¡îru±
 
OUT


3337 
AT91C_UDP_EPTYPE_ISO_IN
 
	`EQU
 (0x5 << 8Ë;- (
UDP
Ë
Isochr⁄ous
 
IN


3338 
AT91C_UDP_EPTYPE_BULK_IN
 
	`EQU
 (0x6 << 8Ë;- (
UDP
Ë
Bulk
 
IN


3339 
AT91C_UDP_EPTYPE_INT_IN
 
	`EQU
 (0x7 << 8Ë;- (
UDP
Ë
I¡îru±
 
IN


3340 
AT91C_UDP_DTGLE
 
	`EQU
 (0x1 << 11Ë;- (
UDP
Ë
D©a
 
ToggÀ


3341 
AT91C_UDP_EPEDS
 
	`EQU
 (0x1 << 15Ë;- (
UDP
Ë
Endpoöt
 
E«bÀ
 
DißbÀ


3342 
AT91C_UDP_RXBYTECNT
 
	`EQU
 (0x7FF << 16Ë;- (
UDP
Ë
Numbî
 
Of
 
Byãs
 
AvaûabÀ
 
ö
 
the
 
FIFO


3344 
AT91C_UDP_TXVDIS
 
	`EQU
 (0x1 << 8Ë;- (
UDP
)

3345 
AT91C_UDP_PUON
 
	`EQU
 (0x1 << 9Ë;- (
UDP
Ë
PuŒ
-
up
 
ON


3351 
AT91C_TC_CLKEN
 
	`EQU
 (0x1 << 0Ë;- (
TC
Ë
Cou¡î
 
Clock
 
E«bÀ
 
Comm™d


3352 
AT91C_TC_CLKDIS
 
	`EQU
 (0x1 << 1Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀ
 
Comm™d


3353 
AT91C_TC_SWTRG
 
	`EQU
 (0x1 << 2Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Comm™d


3355 
AT91C_TC_CLKS
 
	`EQU
 (0x7 << 0Ë;- (
TC
Ë
Clock
 
Sñe˘i⁄


3356 
AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 
	`EQU
 (0x0Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV1_CLOCK


3357 
AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 
	`EQU
 (0x1Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV2_CLOCK


3358 
AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 
	`EQU
 (0x2Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV3_CLOCK


3359 
AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 
	`EQU
 (0x3Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV4_CLOCK


3360 
AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 
	`EQU
 (0x4Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
TIMER_DIV5_CLOCK


3361 
AT91C_TC_CLKS_XC0
 
	`EQU
 (0x5Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC0


3362 
AT91C_TC_CLKS_XC1
 
	`EQU
 (0x6Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC1


3363 
AT91C_TC_CLKS_XC2
 
	`EQU
 (0x7Ë;- (
TC
Ë
Clock
 
£À˘ed
: 
XC2


3364 
AT91C_TC_CLKI
 
	`EQU
 (0x1 << 3Ë;- (
TC
Ë
Clock
 
Invît


3365 
AT91C_TC_BURST
 
	`EQU
 (0x3 << 4Ë;- (
TC
Ë
Bur°
 
Sig«l
 
Sñe˘i⁄


3366 
AT91C_TC_BURST_NONE
 
	`EQU
 (0x0 << 4Ë;- (
TC
Ë
The
 
˛ock
 
is
 
nŸ
 
g©ed
 
by
 
™
 
exã∫Æ
 
sig«l


3367 
AT91C_TC_BURST_XC0
 
	`EQU
 (0x1 << 4Ë;- (
TC
Ë
XC0
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3368 
AT91C_TC_BURST_XC1
 
	`EQU
 (0x2 << 4Ë;- (
TC
Ë
XC1
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3369 
AT91C_TC_BURST_XC2
 
	`EQU
 (0x3 << 4Ë;- (
TC
Ë
XC2
 
is
 
ANDed
 
wôh
 
the
 
£À˘ed
 
˛ock


3370 
AT91C_TC_CPCSTOP
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
Cou¡î
 
Clock
 
St›≥d
 
wôh
 
RC
 
Com∑ª


3371 
AT91C_TC_LDBSTOP
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
Cou¡î
 
Clock
 
St›≥d
 
wôh
 
RB
 
Lﬂdög


3372 
AT91C_TC_CPCDIS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀ
 
wôh
 
RC
 
Com∑ª


3373 
AT91C_TC_LDBDIS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Cou¡î
 
Clock
 
DißbÀd
 
wôh
 
RB
 
Lﬂdög


3374 
AT91C_TC_ETRGEDG
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Exã∫Æ
 
Triggî
 
Edge
 
Sñe˘i⁄


3375 
AT91C_TC_ETRGEDG_NONE
 
	`EQU
 (0x0 << 8Ë;- (
TC
Ë
Edge
: 
N⁄e


3376 
AT91C_TC_ETRGEDG_RISING
 
	`EQU
 (0x1 << 8Ë;- (
TC
Ë
Edge
: 
risög
 
edge


3377 
AT91C_TC_ETRGEDG_FALLING
 
	`EQU
 (0x2 << 8Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge


3378 
AT91C_TC_ETRGEDG_BOTH
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Edge
: 
óch
 
edge


3379 
AT91C_TC_EEVTEDG
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Edge
 
Sñe˘i⁄


3380 
AT91C_TC_EEVTEDG_NONE
 
	`EQU
 (0x0 << 8Ë;- (
TC
Ë
Edge
: 
N⁄e


3381 
AT91C_TC_EEVTEDG_RISING
 
	`EQU
 (0x1 << 8Ë;- (
TC
Ë
Edge
: 
risög
 
edge


3382 
AT91C_TC_EEVTEDG_FALLING
 
	`EQU
 (0x2 << 8Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge


3383 
AT91C_TC_EEVTEDG_BOTH
 
	`EQU
 (0x3 << 8Ë;- (
TC
Ë
Edge
: 
óch
 
edge


3384 
AT91C_TC_EEVT
 
	`EQU
 (0x3 << 10Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Sñe˘i⁄


3385 
AT91C_TC_EEVT_TIOB
 
	`EQU
 (0x0 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
TIOB
 TIOB 
dúe˘i⁄
: 
öput


3386 
AT91C_TC_EEVT_XC0
 
	`EQU
 (0x1 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC0
 
TIOB
 
dúe˘i⁄
: 
ouçut


3387 
AT91C_TC_EEVT_XC1
 
	`EQU
 (0x2 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC1
 
TIOB
 
dúe˘i⁄
: 
ouçut


3388 
AT91C_TC_EEVT_XC2
 
	`EQU
 (0x3 << 10Ë;- (
TC
Ë
Sig«l
 
£À˘ed
 
as
 
exã∫Æ
 
evít
: 
XC2
 
TIOB
 
dúe˘i⁄
: 
ouçut


3389 
AT91C_TC_ABETRG
 
	`EQU
 (0x1 << 10Ë;- (
TC
Ë
TIOA
 
‹
 
TIOB
 
Exã∫Æ
 
Triggî
 
Sñe˘i⁄


3390 
AT91C_TC_ENETRG
 
	`EQU
 (0x1 << 12Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Triggî
 
íabÀ


3391 
AT91C_TC_WAVESEL
 
	`EQU
 (0x3 << 13Ë;- (
TC
Ë
Wavef‹m
 
Sñe˘i⁄


3392 
AT91C_TC_WAVESEL_UP
 
	`EQU
 (0x0 << 13Ë;- (
TC
Ë
UP
 
mode
 
wôhout
 
©om©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3393 
AT91C_TC_WAVESEL_UPDOWN
 
	`EQU
 (0x1 << 13Ë;- (
TC
Ë
UPDOWN
 
mode
 
wôhout
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3394 
AT91C_TC_WAVESEL_UP_AUTO
 
	`EQU
 (0x2 << 13Ë;- (
TC
Ë
UP
 
mode
 
wôh
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3395 
AT91C_TC_WAVESEL_UPDOWN_AUTO
 
	`EQU
 (0x3 << 13Ë;- (
TC
Ë
UPDOWN
 
mode
 
wôh
 
autom©ic
 
åiggî
 
⁄
 
RC
 
Com∑ª


3396 
AT91C_TC_CPCTRG
 
	`EQU
 (0x1 << 14Ë;- (
TC
Ë
RC
 
Com∑ª
 
Triggî
 
E«bÀ


3397 
AT91C_TC_WAVE
 
	`EQU
 (0x1 << 15Ë;- (
TC
)

3398 
AT91C_TC_ACPA
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
RA
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOA


3399 
AT91C_TC_ACPA_NONE
 
	`EQU
 (0x0 << 16Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3400 
AT91C_TC_ACPA_SET
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Ef„˘
: 
£t


3401 
AT91C_TC_ACPA_CLEAR
 
	`EQU
 (0x2 << 16Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3402 
AT91C_TC_ACPA_TOGGLE
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3403 
AT91C_TC_LDRA
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
RA
 
Lﬂdög
 
Sñe˘i⁄


3404 
AT91C_TC_LDRA_NONE
 
	`EQU
 (0x0 << 16Ë;- (
TC
Ë
Edge
: 
N⁄e


3405 
AT91C_TC_LDRA_RISING
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Edge
: 
risög
 
edge
 
of
 
TIOA


3406 
AT91C_TC_LDRA_FALLING
 
	`EQU
 (0x2 << 16Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge
 
of
 
TIOA


3407 
AT91C_TC_LDRA_BOTH
 
	`EQU
 (0x3 << 16Ë;- (
TC
Ë
Edge
: 
óch
 
edge
 
of
 
TIOA


3408 
AT91C_TC_ACPC
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
RC
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOA


3409 
AT91C_TC_ACPC_NONE
 
	`EQU
 (0x0 << 18Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3410 
AT91C_TC_ACPC_SET
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
Ef„˘
: 
£t


3411 
AT91C_TC_ACPC_CLEAR
 
	`EQU
 (0x2 << 18Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3412 
AT91C_TC_ACPC_TOGGLE
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3413 
AT91C_TC_LDRB
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
RB
 
Lﬂdög
 
Sñe˘i⁄


3414 
AT91C_TC_LDRB_NONE
 
	`EQU
 (0x0 << 18Ë;- (
TC
Ë
Edge
: 
N⁄e


3415 
AT91C_TC_LDRB_RISING
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
Edge
: 
risög
 
edge
 
of
 
TIOA


3416 
AT91C_TC_LDRB_FALLING
 
	`EQU
 (0x2 << 18Ë;- (
TC
Ë
Edge
: 
ÁŒög
 
edge
 
of
 
TIOA


3417 
AT91C_TC_LDRB_BOTH
 
	`EQU
 (0x3 << 18Ë;- (
TC
Ë
Edge
: 
óch
 
edge
 
of
 
TIOA


3418 
AT91C_TC_AEEVT
 
	`EQU
 (0x3 << 20Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Ef„˘
 
⁄
 
TIOA


3419 
AT91C_TC_AEEVT_NONE
 
	`EQU
 (0x0 << 20Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3420 
AT91C_TC_AEEVT_SET
 
	`EQU
 (0x1 << 20Ë;- (
TC
Ë
Ef„˘
: 
£t


3421 
AT91C_TC_AEEVT_CLEAR
 
	`EQU
 (0x2 << 20Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3422 
AT91C_TC_AEEVT_TOGGLE
 
	`EQU
 (0x3 << 20Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3423 
AT91C_TC_ASWTRG
 
	`EQU
 (0x3 << 22Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Ef„˘
 
⁄
 
TIOA


3424 
AT91C_TC_ASWTRG_NONE
 
	`EQU
 (0x0 << 22Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3425 
AT91C_TC_ASWTRG_SET
 
	`EQU
 (0x1 << 22Ë;- (
TC
Ë
Ef„˘
: 
£t


3426 
AT91C_TC_ASWTRG_CLEAR
 
	`EQU
 (0x2 << 22Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3427 
AT91C_TC_ASWTRG_TOGGLE
 
	`EQU
 (0x3 << 22Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3428 
AT91C_TC_BCPB
 
	`EQU
 (0x3 << 24Ë;- (
TC
Ë
RB
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOB


3429 
AT91C_TC_BCPB_NONE
 
	`EQU
 (0x0 << 24Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3430 
AT91C_TC_BCPB_SET
 
	`EQU
 (0x1 << 24Ë;- (
TC
Ë
Ef„˘
: 
£t


3431 
AT91C_TC_BCPB_CLEAR
 
	`EQU
 (0x2 << 24Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3432 
AT91C_TC_BCPB_TOGGLE
 
	`EQU
 (0x3 << 24Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3433 
AT91C_TC_BCPC
 
	`EQU
 (0x3 << 26Ë;- (
TC
Ë
RC
 
Com∑ª
 
Ef„˘
 
⁄
 
TIOB


3434 
AT91C_TC_BCPC_NONE
 
	`EQU
 (0x0 << 26Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3435 
AT91C_TC_BCPC_SET
 
	`EQU
 (0x1 << 26Ë;- (
TC
Ë
Ef„˘
: 
£t


3436 
AT91C_TC_BCPC_CLEAR
 
	`EQU
 (0x2 << 26Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3437 
AT91C_TC_BCPC_TOGGLE
 
	`EQU
 (0x3 << 26Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3438 
AT91C_TC_BEEVT
 
	`EQU
 (0x3 << 28Ë;- (
TC
Ë
Exã∫Æ
 
Evít
 
Ef„˘
 
⁄
 
TIOB


3439 
AT91C_TC_BEEVT_NONE
 
	`EQU
 (0x0 << 28Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3440 
AT91C_TC_BEEVT_SET
 
	`EQU
 (0x1 << 28Ë;- (
TC
Ë
Ef„˘
: 
£t


3441 
AT91C_TC_BEEVT_CLEAR
 
	`EQU
 (0x2 << 28Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3442 
AT91C_TC_BEEVT_TOGGLE
 
	`EQU
 (0x3 << 28Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3443 
AT91C_TC_BSWTRG
 
	`EQU
 (0x3 << 30Ë;- (
TC
Ë
So·w¨e
 
Triggî
 
Ef„˘
 
⁄
 
TIOB


3444 
AT91C_TC_BSWTRG_NONE
 
	`EQU
 (0x0 << 30Ë;- (
TC
Ë
Ef„˘
: 
n⁄e


3445 
AT91C_TC_BSWTRG_SET
 
	`EQU
 (0x1 << 30Ë;- (
TC
Ë
Ef„˘
: 
£t


3446 
AT91C_TC_BSWTRG_CLEAR
 
	`EQU
 (0x2 << 30Ë;- (
TC
Ë
Ef„˘
: 
˛ór


3447 
AT91C_TC_BSWTRG_TOGGLE
 
	`EQU
 (0x3 << 30Ë;- (
TC
Ë
Ef„˘
: 
toggÀ


3449 
AT91C_TC_COVFS
 
	`EQU
 (0x1 << 0Ë;- (
TC
Ë
Cou¡î
 
OvîÊow


3450 
AT91C_TC_LOVRS
 
	`EQU
 (0x1 << 1Ë;- (
TC
Ë
Lﬂd
 
Ovîrun


3451 
AT91C_TC_CPAS
 
	`EQU
 (0x1 << 2Ë;- (
TC
Ë
RA
 
Com∑ª


3452 
AT91C_TC_CPBS
 
	`EQU
 (0x1 << 3Ë;- (
TC
Ë
RB
 
Com∑ª


3453 
AT91C_TC_CPCS
 
	`EQU
 (0x1 << 4Ë;- (
TC
Ë
RC
 
Com∑ª


3454 
AT91C_TC_LDRAS
 
	`EQU
 (0x1 << 5Ë;- (
TC
Ë
RA
 
Lﬂdög


3455 
AT91C_TC_LDRBS
 
	`EQU
 (0x1 << 6Ë;- (
TC
Ë
RB
 
Lﬂdög


3456 
AT91C_TC_ETRGS
 
	`EQU
 (0x1 << 7Ë;- (
TC
Ë
Exã∫Æ
 
Triggî


3457 
AT91C_TC_CLKSTA
 
	`EQU
 (0x1 << 16Ë;- (
TC
Ë
Clock
 
E«blög


3458 
AT91C_TC_MTIOA
 
	`EQU
 (0x1 << 17Ë;- (
TC
Ë
TIOA
 
Múr‹


3459 
AT91C_TC_MTIOB
 
	`EQU
 (0x1 << 18Ë;- (
TC
Ë
TIOA
 
Múr‹


3468 
AT91C_TCB_SYNC
 
	`EQU
 (0x1 << 0Ë;- (
TCB
Ë
Synchro
 
Comm™d


3470 
AT91C_TCB_TC0XC0S
 
	`EQU
 (0x3 << 0Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 0 
Sñe˘i⁄


3471 
AT91C_TCB_TC0XC0S_TCLK0
 
	`EQU
 (0x0Ë;- (
TCB
Ë
TCLK0
 
c⁄√˘ed
 
to
 
XC0


3472 
AT91C_TCB_TC0XC0S_NONE
 
	`EQU
 (0x1Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC0


3473 
AT91C_TCB_TC0XC0S_TIOA1
 
	`EQU
 (0x2Ë;- (
TCB
Ë
TIOA1
 
c⁄√˘ed
 
to
 
XC0


3474 
AT91C_TCB_TC0XC0S_TIOA2
 
	`EQU
 (0x3Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC0


3475 
AT91C_TCB_TC1XC1S
 
	`EQU
 (0x3 << 2Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 1 
Sñe˘i⁄


3476 
AT91C_TCB_TC1XC1S_TCLK1
 
	`EQU
 (0x0 << 2Ë;- (
TCB
Ë
TCLK1
 
c⁄√˘ed
 
to
 
XC1


3477 
AT91C_TCB_TC1XC1S_NONE
 
	`EQU
 (0x1 << 2Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC1


3478 
AT91C_TCB_TC1XC1S_TIOA0
 
	`EQU
 (0x2 << 2Ë;- (
TCB
Ë
TIOA0
 
c⁄√˘ed
 
to
 
XC1


3479 
AT91C_TCB_TC1XC1S_TIOA2
 
	`EQU
 (0x3 << 2Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC1


3480 
AT91C_TCB_TC2XC2S
 
	`EQU
 (0x3 << 4Ë;- (
TCB
Ë
Exã∫Æ
 
Clock
 
Sig«l
 2 
Sñe˘i⁄


3481 
AT91C_TCB_TC2XC2S_TCLK2
 
	`EQU
 (0x0 << 4Ë;- (
TCB
Ë
TCLK2
 
c⁄√˘ed
 
to
 
XC2


3482 
AT91C_TCB_TC2XC2S_NONE
 
	`EQU
 (0x1 << 4Ë;- (
TCB
Ë
N⁄e
 
sig«l
 
c⁄√˘ed
 
to
 
XC2


3483 
AT91C_TCB_TC2XC2S_TIOA0
 
	`EQU
 (0x2 << 4Ë;- (
TCB
Ë
TIOA0
 
c⁄√˘ed
 
to
 
XC2


3484 
AT91C_TCB_TC2XC2S_TIOA1
 
	`EQU
 (0x3 << 4Ë;- (
TCB
Ë
TIOA2
 
c⁄√˘ed
 
to
 
XC2


3490 
AT91C_CAN_MTIMEMARK
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN_MB
Ë
Maûbox
 
Timem¨k


3491 
AT91C_CAN_PRIOR
 
	`EQU
 (0xF << 16Ë;- (
CAN_MB
Ë
Maûbox
 
Pri‹ôy


3492 
AT91C_CAN_MOT
 
	`EQU
 (0x7 << 24Ë;- (
CAN_MB
Ë
Maûbox
 
Obje˘
 
Ty≥


3493 
AT91C_CAN_MOT_DIS
 
	`EQU
 (0x0 << 24Ë;- (
CAN_MB
)

3494 
AT91C_CAN_MOT_RX
 
	`EQU
 (0x1 << 24Ë;- (
CAN_MB
)

3495 
AT91C_CAN_MOT_RXOVERWRITE
 
	`EQU
 (0x2 << 24Ë;- (
CAN_MB
)

3496 
AT91C_CAN_MOT_TX
 
	`EQU
 (0x3 << 24Ë;- (
CAN_MB
)

3497 
AT91C_CAN_MOT_CONSUMER
 
	`EQU
 (0x4 << 24Ë;- (
CAN_MB
)

3498 
AT91C_CAN_MOT_PRODUCER
 
	`EQU
 (0x5 << 24Ë;- (
CAN_MB
)

3500 
AT91C_CAN_MIDvB
 
	`EQU
 (0x3FFFF << 0Ë;- (
CAN_MB
Ë
Com∂emíèry
 
bôs
 
idítifõr
 
ö
 
exãnded
 
mode


3501 
AT91C_CAN_MIDvA
 
	`EQU
 (0x7FF << 18Ë;- (
CAN_MB
Ë
Idítifõr
 
°™d¨d
 
‰ame
 
mode


3502 
AT91C_CAN_MIDE
 
	`EQU
 (0x1 << 29Ë;- (
CAN_MB
Ë
Idítifõr
 
Vîsi⁄


3506 
AT91C_CAN_MTIMESTAMP
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN_MB
Ë
Timî
 
VÆue


3507 
AT91C_CAN_MDLC
 
	`EQU
 (0xF << 16Ë;- (
CAN_MB
Ë
Maûbox
 
D©a
 
Lígth
 
Code


3508 
AT91C_CAN_MRTR
 
	`EQU
 (0x1 << 20Ë;- (
CAN_MB
Ë
Maûbox
 
RemŸe
 
Tønsmissi⁄
 
Reque°


3509 
AT91C_CAN_MABT
 
	`EQU
 (0x1 << 22Ë;- (
CAN_MB
Ë
Maûbox
 
Mesßge
 
Ab‹t


3510 
AT91C_CAN_MRDY
 
	`EQU
 (0x1 << 23Ë;- (
CAN_MB
Ë
Maûbox
 
Ródy


3511 
AT91C_CAN_MMI
 
	`EQU
 (0x1 << 24Ë;- (
CAN_MB
Ë
Maûbox
 
Mesßge
 
Ign‹ed


3515 
AT91C_CAN_MACR
 
	`EQU
 (0x1 << 22Ë;- (
CAN_MB
Ë
Ab‹t
 
Reque°
 
Maûbox


3516 
AT91C_CAN_MTCR
 
	`EQU
 (0x1 << 23Ë;- (
CAN_MB
Ë
Maûbox
 
Tøns„r
 
Comm™d


3522 
AT91C_CAN_CANEN
 
	`EQU
 (0x1 << 0Ë;- (
CAN
ËCAN 
C⁄åﬁÀr
 
E«bÀ


3523 
AT91C_CAN_LPM
 
	`EQU
 (0x1 << 1Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Low
 
Powî
 
Mode


3524 
AT91C_CAN_ABM
 
	`EQU
 (0x1 << 2Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Autobaud
/
Li°í
 
Mode


3525 
AT91C_CAN_OVL
 
	`EQU
 (0x1 << 3Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Ovîlﬂd
 
Føme


3526 
AT91C_CAN_TEOF
 
	`EQU
 (0x1 << 4Ë;- (
CAN
Ë
Time
 
Sèmp
 
mesßges
 
©
 
óch
 
íd
 
of
 
Føme


3527 
AT91C_CAN_TTM
 
	`EQU
 (0x1 << 5Ë;- (
CAN
Ë
DißbÀ
/
E«bÀ
 
Time
 
Triggî
 
Mode


3528 
AT91C_CAN_TIMFRZ
 
	`EQU
 (0x1 << 6Ë;- (
CAN
Ë
E«bÀ
 
Timî
 
Fªeze


3529 
AT91C_CAN_DRPT
 
	`EQU
 (0x1 << 7Ë;- (
CAN
Ë
DißbÀ
 
Rïót


3531 
AT91C_CAN_MB0
 
	`EQU
 (0x1 << 0Ë;- (
CAN
Ë
Maûbox
 0 
Fœg


3532 
AT91C_CAN_MB1
 
	`EQU
 (0x1 << 1Ë;- (
CAN
Ë
Maûbox
 1 
Fœg


3533 
AT91C_CAN_MB2
 
	`EQU
 (0x1 << 2Ë;- (
CAN
Ë
Maûbox
 2 
Fœg


3534 
AT91C_CAN_MB3
 
	`EQU
 (0x1 << 3Ë;- (
CAN
Ë
Maûbox
 3 
Fœg


3535 
AT91C_CAN_MB4
 
	`EQU
 (0x1 << 4Ë;- (
CAN
Ë
Maûbox
 4 
Fœg


3536 
AT91C_CAN_MB5
 
	`EQU
 (0x1 << 5Ë;- (
CAN
Ë
Maûbox
 5 
Fœg


3537 
AT91C_CAN_MB6
 
	`EQU
 (0x1 << 6Ë;- (
CAN
Ë
Maûbox
 6 
Fœg


3538 
AT91C_CAN_MB7
 
	`EQU
 (0x1 << 7Ë;- (
CAN
Ë
Maûbox
 7 
Fœg


3539 
AT91C_CAN_MB8
 
	`EQU
 (0x1 << 8Ë;- (
CAN
Ë
Maûbox
 8 
Fœg


3540 
AT91C_CAN_MB9
 
	`EQU
 (0x1 << 9Ë;- (
CAN
Ë
Maûbox
 9 
Fœg


3541 
AT91C_CAN_MB10
 
	`EQU
 (0x1 << 10Ë;- (
CAN
Ë
Maûbox
 10 
Fœg


3542 
AT91C_CAN_MB11
 
	`EQU
 (0x1 << 11Ë;- (
CAN
Ë
Maûbox
 11 
Fœg


3543 
AT91C_CAN_MB12
 
	`EQU
 (0x1 << 12Ë;- (
CAN
Ë
Maûbox
 12 
Fœg


3544 
AT91C_CAN_MB13
 
	`EQU
 (0x1 << 13Ë;- (
CAN
Ë
Maûbox
 13 
Fœg


3545 
AT91C_CAN_MB14
 
	`EQU
 (0x1 << 14Ë;- (
CAN
Ë
Maûbox
 14 
Fœg


3546 
AT91C_CAN_MB15
 
	`EQU
 (0x1 << 15Ë;- (
CAN
Ë
Maûbox
 15 
Fœg


3547 
AT91C_CAN_ERRA
 
	`EQU
 (0x1 << 16Ë;- (
CAN
Ë
Eº‹
 
A˘ive
 
Mode
 
Fœg


3548 
AT91C_CAN_WARN
 
	`EQU
 (0x1 << 17Ë;- (
CAN
Ë
W¨nög
 
Limô
 
Fœg


3549 
AT91C_CAN_ERRP
 
	`EQU
 (0x1 << 18Ë;- (
CAN
Ë
Eº‹
 
Passive
 
Mode
 
Fœg


3550 
AT91C_CAN_BOFF
 
	`EQU
 (0x1 << 19Ë;- (
CAN
Ë
Bus
 
Off
 
Mode
 
Fœg


3551 
AT91C_CAN_SLEEP
 
	`EQU
 (0x1 << 20Ë;- (
CAN
Ë
SÀï
 
Fœg


3552 
AT91C_CAN_WAKEUP
 
	`EQU
 (0x1 << 21Ë;- (
CAN
Ë
Wakeup
 
Fœg


3553 
AT91C_CAN_TOVF
 
	`EQU
 (0x1 << 22Ë;- (
CAN
Ë
Timî
 
OvîÊow
 
Fœg


3554 
AT91C_CAN_TSTP
 
	`EQU
 (0x1 << 23Ë;- (
CAN
Ë
Time°amp
 
Fœg


3555 
AT91C_CAN_CERR
 
	`EQU
 (0x1 << 24Ë;- (
CAN
Ë
CRC
 
Eº‹


3556 
AT91C_CAN_SERR
 
	`EQU
 (0x1 << 25Ë;- (
CAN
Ë
Stuffög
 
Eº‹


3557 
AT91C_CAN_AERR
 
	`EQU
 (0x1 << 26Ë;- (
CAN
Ë
AcknowÀdgmít
 
Eº‹


3558 
AT91C_CAN_FERR
 
	`EQU
 (0x1 << 27Ë;- (
CAN
Ë
F‹m
 
Eº‹


3559 
AT91C_CAN_BERR
 
	`EQU
 (0x1 << 28Ë;- (
CAN
Ë
Bô
 
Eº‹


3563 
AT91C_CAN_RBSY
 
	`EQU
 (0x1 << 29Ë;- (
CAN
Ë
Re˚ivî
 
Busy


3564 
AT91C_CAN_TBSY
 
	`EQU
 (0x1 << 30Ë;- (
CAN
Ë
Tønsmôãr
 
Busy


3565 
AT91C_CAN_OVLY
 
	`EQU
 (0x1 << 31Ë;- (
CAN
Ë
Ovîlﬂd
 
Busy


3567 
AT91C_CAN_PHASE2
 
	`EQU
 (0x7 << 0Ë;- (
CAN
Ë
Pha£
 2 
£gmít


3568 
AT91C_CAN_PHASE1
 
	`EQU
 (0x7 << 4Ë;- (
CAN
Ë
Pha£
 1 
£gmít


3569 
AT91C_CAN_PROPAG
 
	`EQU
 (0x7 << 8Ë;- (
CAN
Ë
Progømm©i⁄
 
time
 
£gmít


3570 
AT91C_CAN_SYNC
 
	`EQU
 (0x3 << 12Ë;- (
CAN
Ë
Re
-
synchr⁄iz©i⁄
 
jump
 
width
 
£gmít


3571 
AT91C_CAN_BRP
 
	`EQU
 (0x7F << 16Ë;- (
CAN
Ë
Baudøã
 
PªsˇÀr


3572 
AT91C_CAN_SMP
 
	`EQU
 (0x1 << 24Ë;- (
CAN
Ë
Sam∂ög
 
mode


3574 
AT91C_CAN_TIMER
 
	`EQU
 (0xFFFF << 0Ë;- (
CAN
Ë
Timî
 
fõld


3577 
AT91C_CAN_REC
 
	`EQU
 (0xFF << 0Ë;- (
CAN
Ë
Re˚ive
 
Eº‹
 
Cou¡î


3578 
AT91C_CAN_TEC
 
	`EQU
 (0xFF << 16Ë;- (
CAN
Ë
Tønsmô
 
Eº‹
 
Cou¡î


3580 
AT91C_CAN_TIMRST
 
	`EQU
 (0x1 << 31Ë;- (
CAN
Ë
Timî
 
Re£t
 
Fõld


3587 
AT91C_EMAC_LB
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
Lo›back
. 
O±i⁄Æ
. 
Whí
 
£t
, 
lo›back
 
sig«l
 
is
 
©
 
high
 
Àvñ
.

3588 
AT91C_EMAC_LLB
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
Ë
Lo›back
 
loˇl
.

3589 
AT91C_EMAC_RE
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
Ë
Re˚ive
 
íabÀ
.

3590 
AT91C_EMAC_TE
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Tønsmô
 
íabÀ
.

3591 
AT91C_EMAC_MPE
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
M™agemít
 
p‹t
 
íabÀ
.

3592 
AT91C_EMAC_CLRSTAT
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
Ë
CÀ¨
 
°©i°ics
 
ªgi°îs
.

3593 
AT91C_EMAC_INCSTAT
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
Ë
In¸emít
 
°©i°ics
 
ªgi°îs
.

3594 
AT91C_EMAC_WESTAT
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
Ë
Wrôe
 
íabÀ
 
°©i°ics
 
ªgi°îs
.

3595 
AT91C_EMAC_BP
 
	`EQU
 (0x1 << 8Ë;- (
EMAC
Ë
Back
 
¥essuª
.

3596 
AT91C_EMAC_TSTART
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
Ë
Sèπ
 
Tønsmissi⁄
.

3597 
AT91C_EMAC_THALT
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
Ë
Tønsmissi⁄
 
HÆt
.

3598 
AT91C_EMAC_TPFR
 
	`EQU
 (0x1 << 11Ë;- (
EMAC
Ë
Tønsmô
 
∑u£
 
‰ame


3599 
AT91C_EMAC_TZQ
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
Ë
Tønsmô
 
zîo
 
qu™tum
 
∑u£
 
‰ame


3601 
AT91C_EMAC_SPD
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
S≥ed
.

3602 
AT91C_EMAC_FD
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
Ë
FuŒ
 
du∂ex
.

3603 
AT91C_EMAC_JFRAME
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Jumbo
 
Fømes
.

3604 
AT91C_EMAC_CAF
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
C›y
 
Æl
 
‰ames
.

3605 
AT91C_EMAC_NBC
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
Ë
No
 
brﬂdˇ°
.

3606 
AT91C_EMAC_MTI
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
Ë
Mu…iˇ°
 
hash
 
evít
 
íabÀ


3607 
AT91C_EMAC_UNI
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
Ë
Uniˇ°
 
hash
 
íabÀ
.

3608 
AT91C_EMAC_BIG
 
	`EQU
 (0x1 << 8Ë;- (
EMAC
Ë
Re˚ive
 1522 
byãs
.

3609 
AT91C_EMAC_EAE
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
Ë
Exã∫Æ
 
addªss
 
m©ch
 
íabÀ
.

3610 
AT91C_EMAC_CLK
 
	`EQU
 (0x3 << 10Ë;- (
EMAC
)

3611 
AT91C_EMAC_CLK_HCLK_8
 
	`EQU
 (0x0 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 8

3612 
AT91C_EMAC_CLK_HCLK_16
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 16

3613 
AT91C_EMAC_CLK_HCLK_32
 
	`EQU
 (0x2 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 32

3614 
AT91C_EMAC_CLK_HCLK_64
 
	`EQU
 (0x3 << 10Ë;- (
EMAC
Ë
HCLK
 
divided
 
by
 64

3615 
AT91C_EMAC_RTY
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
)

3616 
AT91C_EMAC_PAE
 
	`EQU
 (0x1 << 13Ë;- (
EMAC
)

3617 
AT91C_EMAC_RBOF
 
	`EQU
 (0x3 << 14Ë;- (
EMAC
)

3618 
AT91C_EMAC_RBOF_OFFSET_0
 
	`EQU
 (0x0 << 14Ë;- (
EMAC
Ë
no
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3619 
AT91C_EMAC_RBOF_OFFSET_1
 
	`EQU
 (0x1 << 14Ë;- (
EMAC
Ë
⁄e
 
byã
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3620 
AT91C_EMAC_RBOF_OFFSET_2
 
	`EQU
 (0x2 << 14Ë;- (
EMAC
Ë
two
 
byãs
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3621 
AT91C_EMAC_RBOF_OFFSET_3
 
	`EQU
 (0x3 << 14Ë;- (
EMAC
Ë
thªe
 
byãs
 
off£t
 
‰om
 
°¨t
 
of
 
ª˚ive
 
buf„r


3622 
AT91C_EMAC_RLCE
 
	`EQU
 (0x1 << 16Ë;- (
EMAC
Ë
Re˚ive
 
Lígth
 
fõld
 
Checkög
 
E«bÀ


3623 
AT91C_EMAC_DRFCS
 
	`EQU
 (0x1 << 17Ë;- (
EMAC
Ë
Disˇrd
 
Re˚ive
 
FCS


3624 
AT91C_EMAC_EFRHD
 
	`EQU
 (0x1 << 18Ë;- (
EMAC
)

3625 
AT91C_EMAC_IRXFCS
 
	`EQU
 (0x1 << 19Ë;- (
EMAC
Ë
Ign‹e
 
RX
 
FCS


3627 
AT91C_EMAC_LINKR
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3628 
AT91C_EMAC_MDIO
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3629 
AT91C_EMAC_IDLE
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3631 
AT91C_EMAC_UBR
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3632 
AT91C_EMAC_COL
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3633 
AT91C_EMAC_RLES
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3634 
AT91C_EMAC_TGO
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
Ë
Tønsmô
 
Go


3635 
AT91C_EMAC_BEX
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
Ë
Buf„rs
 
exhau°ed
 
mid
 
‰ame


3636 
AT91C_EMAC_COMP
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
)

3637 
AT91C_EMAC_UND
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
)

3639 
AT91C_EMAC_BNA
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3640 
AT91C_EMAC_REC
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3641 
AT91C_EMAC_OVR
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3643 
AT91C_EMAC_MFD
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
)

3644 
AT91C_EMAC_RCOMP
 
	`EQU
 (0x1 << 1Ë;- (
EMAC
)

3645 
AT91C_EMAC_RXUBR
 
	`EQU
 (0x1 << 2Ë;- (
EMAC
)

3646 
AT91C_EMAC_TXUBR
 
	`EQU
 (0x1 << 3Ë;- (
EMAC
)

3647 
AT91C_EMAC_TUNDR
 
	`EQU
 (0x1 << 4Ë;- (
EMAC
)

3648 
AT91C_EMAC_RLEX
 
	`EQU
 (0x1 << 5Ë;- (
EMAC
)

3649 
AT91C_EMAC_TXERR
 
	`EQU
 (0x1 << 6Ë;- (
EMAC
)

3650 
AT91C_EMAC_TCOMP
 
	`EQU
 (0x1 << 7Ë;- (
EMAC
)

3651 
AT91C_EMAC_LINK
 
	`EQU
 (0x1 << 9Ë;- (
EMAC
)

3652 
AT91C_EMAC_ROVR
 
	`EQU
 (0x1 << 10Ë;- (
EMAC
)

3653 
AT91C_EMAC_HRESP
 
	`EQU
 (0x1 << 11Ë;- (
EMAC
)

3654 
AT91C_EMAC_PFRE
 
	`EQU
 (0x1 << 12Ë;- (
EMAC
)

3655 
AT91C_EMAC_PTZ
 
	`EQU
 (0x1 << 13Ë;- (
EMAC
)

3660 
AT91C_EMAC_DATA
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
)

3661 
AT91C_EMAC_CODE
 
	`EQU
 (0x3 << 16Ë;- (
EMAC
)

3662 
AT91C_EMAC_REGA
 
	`EQU
 (0x1F << 18Ë;- (
EMAC
)

3663 
AT91C_EMAC_PHYA
 
	`EQU
 (0x1F << 23Ë;- (
EMAC
)

3664 
AT91C_EMAC_RW
 
	`EQU
 (0x3 << 28Ë;- (
EMAC
)

3665 
AT91C_EMAC_SOF
 
	`EQU
 (0x3 << 30Ë;- (
EMAC
)

3667 
AT91C_EMAC_RMII
 
	`EQU
 (0x1 << 0Ë;- (
EMAC
Ë
Redu˚
 
MII


3669 
AT91C_EMAC_IP
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
Ë
ARP
 
ªque°
 
IP
 
addªss


3670 
AT91C_EMAC_MAG
 
	`EQU
 (0x1 << 16Ë;- (
EMAC
Ë
Magic
 
∑ckë
 
evít
 
íabÀ


3671 
AT91C_EMAC_ARP
 
	`EQU
 (0x1 << 17Ë;- (
EMAC
Ë
ARP
 
ªque°
 
evít
 
íabÀ


3672 
AT91C_EMAC_SA1
 
	`EQU
 (0x1 << 18Ë;- (
EMAC
Ë
S≥cific
 
addªss
 1 
evít
 
íabÀ


3674 
AT91C_EMAC_REVREF
 
	`EQU
 (0xFFFF << 0Ë;- (
EMAC
)

3675 
AT91C_EMAC_PARTREF
 
	`EQU
 (0xFFFF << 16Ë;- (
EMAC
)

3681 
AT91C_ADC_SWRST
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
So·w¨e
 
Re£t


3682 
AT91C_ADC_START
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Sèπ
 
C⁄vîsi⁄


3684 
AT91C_ADC_TRGEN
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
Triggî
 
E«bÀ


3685 
AT91C_ADC_TRGEN_DIS
 
	`EQU
 (0x0Ë;- (
ADC
Ë
Hødw¨e
 
åiggîs
 
¨e
 
dißbÀd
. 
Sèπög
 
a
 
c⁄vîsi⁄
 
is
 
⁄ly
 
possibÀ
 
by
 
so·w¨e


3686 
AT91C_ADC_TRGEN_EN
 
	`EQU
 (0x1Ë;- (
ADC
Ë
H¨dw¨e
 
åiggî
 
£À˘ed
 
by
 
TRGSEL
 
fõld
 
is
 
íabÀd
.

3687 
AT91C_ADC_TRGSEL
 
	`EQU
 (0x7 << 1Ë;- (
ADC
Ë
Triggî
 
Sñe˘i⁄


3688 
AT91C_ADC_TRGSEL_TIOA0
 
	`EQU
 (0x0 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO0


3689 
AT91C_ADC_TRGSEL_TIOA1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO1


3690 
AT91C_ADC_TRGSEL_TIOA2
 
	`EQU
 (0x2 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO2


3691 
AT91C_ADC_TRGSEL_TIOA3
 
	`EQU
 (0x3 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO3


3692 
AT91C_ADC_TRGSEL_TIOA4
 
	`EQU
 (0x4 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO4


3693 
AT91C_ADC_TRGSEL_TIOA5
 
	`EQU
 (0x5 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
TIAO5


3694 
AT91C_ADC_TRGSEL_EXT
 
	`EQU
 (0x6 << 1Ë;- (
ADC
Ë
Sñe˘ed
 
TRGSEL
 = 
Exã∫Æ
 
Triggî


3695 
AT91C_ADC_LOWRES
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
Resﬁuti⁄
.

3696 
AT91C_ADC_LOWRES_10_BIT
 
	`EQU
 (0x0 << 4Ë;- (
ADC
Ë10-
bô
 
ªsﬁuti⁄


3697 
AT91C_ADC_LOWRES_8_BIT
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë8-
bô
 
ªsﬁuti⁄


3698 
AT91C_ADC_SLEEP
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
SÀï
 
Mode


3699 
AT91C_ADC_SLEEP_NORMAL_MODE
 
	`EQU
 (0x0 << 5Ë;- (
ADC
Ë
N‹mÆ
 
Mode


3700 
AT91C_ADC_SLEEP_MODE
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
SÀï
 
Mode


3701 
AT91C_ADC_PRESCAL
 
	`EQU
 (0x3F << 8Ë;- (
ADC
Ë
PªsˇÀr
 
øã
 
£À˘i⁄


3702 
AT91C_ADC_STARTUP
 
	`EQU
 (0x1F << 16Ë;- (
ADC
Ë
Sèπup
 
Time


3703 
AT91C_ADC_SHTIM
 
	`EQU
 (0xF << 24Ë;- (
ADC
Ë
Sam∂e
 & 
Hﬁd
 
Time


3705 
AT91C_ADC_CH0
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
Ch™√l
 0

3706 
AT91C_ADC_CH1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
Ch™√l
 1

3707 
AT91C_ADC_CH2
 
	`EQU
 (0x1 << 2Ë;- (
ADC
Ë
Ch™√l
 2

3708 
AT91C_ADC_CH3
 
	`EQU
 (0x1 << 3Ë;- (
ADC
Ë
Ch™√l
 3

3709 
AT91C_ADC_CH4
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
Ch™√l
 4

3710 
AT91C_ADC_CH5
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
Ch™√l
 5

3711 
AT91C_ADC_CH6
 
	`EQU
 (0x1 << 6Ë;- (
ADC
Ë
Ch™√l
 6

3712 
AT91C_ADC_CH7
 
	`EQU
 (0x1 << 7Ë;- (
ADC
Ë
Ch™√l
 7

3716 
AT91C_ADC_EOC0
 
	`EQU
 (0x1 << 0Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3717 
AT91C_ADC_EOC1
 
	`EQU
 (0x1 << 1Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3718 
AT91C_ADC_EOC2
 
	`EQU
 (0x1 << 2Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3719 
AT91C_ADC_EOC3
 
	`EQU
 (0x1 << 3Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3720 
AT91C_ADC_EOC4
 
	`EQU
 (0x1 << 4Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3721 
AT91C_ADC_EOC5
 
	`EQU
 (0x1 << 5Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3722 
AT91C_ADC_EOC6
 
	`EQU
 (0x1 << 6Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3723 
AT91C_ADC_EOC7
 
	`EQU
 (0x1 << 7Ë;- (
ADC
Ë
End
 
of
 
C⁄vîsi⁄


3724 
AT91C_ADC_OVRE0
 
	`EQU
 (0x1 << 8Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3725 
AT91C_ADC_OVRE1
 
	`EQU
 (0x1 << 9Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3726 
AT91C_ADC_OVRE2
 
	`EQU
 (0x1 << 10Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3727 
AT91C_ADC_OVRE3
 
	`EQU
 (0x1 << 11Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3728 
AT91C_ADC_OVRE4
 
	`EQU
 (0x1 << 12Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3729 
AT91C_ADC_OVRE5
 
	`EQU
 (0x1 << 13Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3730 
AT91C_ADC_OVRE6
 
	`EQU
 (0x1 << 14Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3731 
AT91C_ADC_OVRE7
 
	`EQU
 (0x1 << 15Ë;- (
ADC
Ë
Ovîrun
 
Eº‹


3732 
AT91C_ADC_DRDY
 
	`EQU
 (0x1 << 16Ë;- (
ADC
Ë
D©a
 
Ródy


3733 
AT91C_ADC_GOVRE
 
	`EQU
 (0x1 << 17Ë;- (
ADC
Ë
GíîÆ
 
Ovîrun


3734 
AT91C_ADC_ENDRX
 
	`EQU
 (0x1 << 18Ë;- (
ADC
Ë
End
 
of
 
Re˚ivî
 
Tøns„r


3735 
AT91C_ADC_RXBUFF
 
	`EQU
 (0x1 << 19Ë;- (
ADC
Ë
RXBUFF
 
I¡îru±


3737 
AT91C_ADC_LDATA
 
	`EQU
 (0x3FF << 0Ë;- (
ADC
Ë
La°
 
D©a
 
C⁄vîãd


3742 
AT91C_ADC_DATA
 
	`EQU
 (0x3FF << 0Ë;- (
ADC
Ë
C⁄vîãd
 
D©a


3755 
AT91C_AES_START
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
Sèπs
 
Pro˚ssög


3756 
AT91C_AES_SWRST
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
So·w¨e
 
Re£t


3757 
AT91C_AES_LOADSEED
 
	`EQU
 (0x1 << 16Ë;- (
AES
Ë
R™dom
 
Numbî
 
Gíî©‹
 
Sìd
 
Lﬂdög


3759 
AT91C_AES_CIPHER
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
Pro˚ssög
 
Mode


3760 
AT91C_AES_PROCDLY
 
	`EQU
 (0xF << 4Ë;- (
AES
Ë
Pro˚ssög
 
Dñay


3761 
AT91C_AES_SMOD
 
	`EQU
 (0x3 << 8Ë;- (
AES
Ë
Sèπ
 
Mode


3762 
AT91C_AES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8Ë;- (
AES
Ë
M™uÆ
 
Mode
: 
The
 
START
 
bô
 
ö
 
AES_CR
 
mu°
 
be
 
£t
 
to
 
begö
 
í¸y±i⁄
 
‹
 
de¸y±i⁄
.

3763 
AT91C_AES_SMOD_AUTO
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
Auto
 
Mode
: 
no
 
a˘i⁄
 
ö
 
AES_CR
 
is
 
	`√˚sßry
 (
cf
 
d©ashìt
).

3764 
AT91C_AES_SMOD_PDC
 
	`EQU
 (0x2 << 8Ë;- (
AES
Ë
PDC
 
	`Mode
 (
cf
 
d©ashìt
).

3765 
AT91C_AES_OPMOD
 
	`EQU
 (0x7 << 12Ë;- (
AES
Ë
O≥øti⁄
 
Mode


3766 
AT91C_AES_OPMOD_ECB
 
	`EQU
 (0x0 << 12Ë;- (
AES
Ë
ECB
 
EÀ˘r⁄ic
 
CodeBook
 
mode
.

3767 
AT91C_AES_OPMOD_CBC
 
	`EQU
 (0x1 << 12Ë;- (
AES
Ë
CBC
 
Cùhî
 
Block
 
Chaöög
 
mode
.

3768 
AT91C_AES_OPMOD_OFB
 
	`EQU
 (0x2 << 12Ë;- (
AES
Ë
OFB
 
Ouçut
 
Fìdback
 
mode
.

3769 
AT91C_AES_OPMOD_CFB
 
	`EQU
 (0x3 << 12Ë;- (
AES
Ë
CFB
 
Cùhî
 
Fìdback
 
mode
.

3770 
AT91C_AES_OPMOD_CTR
 
	`EQU
 (0x4 << 12Ë;- (
AES
Ë
CTR
 
Cou¡î
 
mode
.

3771 
AT91C_AES_LOD
 
	`EQU
 (0x1 << 15Ë;- (
AES
Ë
La°
 
Ouçut
 
D©a
 
Mode


3772 
AT91C_AES_CFBS
 
	`EQU
 (0x7 << 16Ë;- (
AES
Ë
Cùhî
 
Fìdback
 
D©a
 
Size


3773 
AT91C_AES_CFBS_128_BIT
 
	`EQU
 (0x0 << 16Ë;- (
AES
Ë128-
bô
.

3774 
AT91C_AES_CFBS_64_BIT
 
	`EQU
 (0x1 << 16Ë;- (
AES
Ë64-
bô
.

3775 
AT91C_AES_CFBS_32_BIT
 
	`EQU
 (0x2 << 16Ë;- (
AES
Ë32-
bô
.

3776 
AT91C_AES_CFBS_16_BIT
 
	`EQU
 (0x3 << 16Ë;- (
AES
Ë16-
bô
.

3777 
AT91C_AES_CFBS_8_BIT
 
	`EQU
 (0x4 << 16Ë;- (
AES
Ë8-
bô
.

3778 
AT91C_AES_CKEY
 
	`EQU
 (0xF << 20Ë;- (
AES
Ë
Cou¡îmósuª
 
Key


3779 
AT91C_AES_CTYPE
 
	`EQU
 (0x1F << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
Ty≥


3780 
AT91C_AES_CTYPE_TYPE1_EN
 
	`EQU
 (0x1 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 1 
is
 
íabÀd
.

3781 
AT91C_AES_CTYPE_TYPE2_EN
 
	`EQU
 (0x2 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 2 
is
 
íabÀd
.

3782 
AT91C_AES_CTYPE_TYPE3_EN
 
	`EQU
 (0x4 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 3 
is
 
íabÀd
.

3783 
AT91C_AES_CTYPE_TYPE4_EN
 
	`EQU
 (0x8 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 4 
is
 
íabÀd
.

3784 
AT91C_AES_CTYPE_TYPE5_EN
 
	`EQU
 (0x10 << 24Ë;- (
AES
Ë
Cou¡îmósuª
 
ty≥
 5 
is
 
íabÀd
.

3786 
AT91C_AES_DATRDY
 
	`EQU
 (0x1 << 0Ë;- (
AES
Ë
DATRDY


3787 
AT91C_AES_ENDRX
 
	`EQU
 (0x1 << 1Ë;- (
AES
Ë
PDC
 
Ród
 
Buf„r
 
End


3788 
AT91C_AES_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
AES
Ë
PDC
 
Wrôe
 
Buf„r
 
End


3789 
AT91C_AES_RXBUFF
 
	`EQU
 (0x1 << 3Ë;- (
AES
Ë
PDC
 
Ród
 
Buf„r
 
FuŒ


3790 
AT91C_AES_TXBUFE
 
	`EQU
 (0x1 << 4Ë;- (
AES
Ë
PDC
 
Wrôe
 
Buf„r
 
Em±y


3791 
AT91C_AES_URAD
 
	`EQU
 (0x1 << 8Ë;- (
AES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Dëe˘i⁄


3795 
AT91C_AES_URAT
 
	`EQU
 (0x7 << 12Ë;- (
AES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Ty≥
 
Sètus


3796 
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12Ë;- (
AES
Ë
I≈ut
 
d©a
 
wrôãn
 
durög
 
the
 d©®
¥o˚ssög
 
ö
 
PDC
 
mode
.

3797 
AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12Ë;- (
AES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 d©®
¥o˚ssög
.

3798 
AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12Ë;- (
AES
Ë
Mode
 
wrôãn
 
durög
 
the
 
d©a
 
¥o˚ssög
.

3799 
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 
	`EQU
 (0x3 << 12Ë;- (
AES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 
sub
-
keys
 
gíî©i⁄
.

3800 
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 
	`EQU
 (0x4 << 12Ë;- (
AES
Ë
Mode
 
wrôãn
 
durög
 
the
 
sub
-
keys
 
gíî©i⁄
.

3801 
AT91C_AES_URAT_WO_REG_READ
 
	`EQU
 (0x5 << 12Ë;- (
AES
Ë
Wrôe
-
⁄ly
 
ªad
 
ac˚ss
.

3807 
AT91C_TDES_START
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
Sèπs
 
Pro˚ssög


3808 
AT91C_TDES_SWRST
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
So·w¨e
 
Re£t


3810 
AT91C_TDES_CIPHER
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
Pro˚ssög
 
Mode


3811 
AT91C_TDES_TDESMOD
 
	`EQU
 (0x1 << 1Ë;- (
TDES
Ë
SögÀ
 
‹
 
TrùÀ
 
DES
 
Mode


3812 
AT91C_TDES_KEYMOD
 
	`EQU
 (0x1 << 4Ë;- (
TDES
Ë
Key
 
Mode


3813 
AT91C_TDES_SMOD
 
	`EQU
 (0x3 << 8Ë;- (
TDES
Ë
Sèπ
 
Mode


3814 
AT91C_TDES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8Ë;- (
TDES
Ë
M™uÆ
 
Mode
: 
The
 
START
 
bô
 
ö
 
TDES_CR
 
mu°
 
be
 
£t
 
to
 
begö
 
í¸y±i⁄
 
‹
 
de¸y±i⁄
.

3815 
AT91C_TDES_SMOD_AUTO
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
Auto
 
Mode
: 
no
 
a˘i⁄
 
ö
 
TDES_CR
 
is
 
	`√˚sßry
 (
cf
 
d©ashìt
).

3816 
AT91C_TDES_SMOD_PDC
 
	`EQU
 (0x2 << 8Ë;- (
TDES
Ë
PDC
 
	`Mode
 (
cf
 
d©ashìt
).

3817 
AT91C_TDES_OPMOD
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
O≥øti⁄
 
Mode


3818 
AT91C_TDES_OPMOD_ECB
 
	`EQU
 (0x0 << 12Ë;- (
TDES
Ë
ECB
 
EÀ˘r⁄ic
 
CodeBook
 
mode
.

3819 
AT91C_TDES_OPMOD_CBC
 
	`EQU
 (0x1 << 12Ë;- (
TDES
Ë
CBC
 
Cùhî
 
Block
 
Chaöög
 
mode
.

3820 
AT91C_TDES_OPMOD_OFB
 
	`EQU
 (0x2 << 12Ë;- (
TDES
Ë
OFB
 
Ouçut
 
Fìdback
 
mode
.

3821 
AT91C_TDES_OPMOD_CFB
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
CFB
 
Cùhî
 
Fìdback
 
mode
.

3822 
AT91C_TDES_LOD
 
	`EQU
 (0x1 << 15Ë;- (
TDES
Ë
La°
 
Ouçut
 
D©a
 
Mode


3823 
AT91C_TDES_CFBS
 
	`EQU
 (0x3 << 16Ë;- (
TDES
Ë
Cùhî
 
Fìdback
 
D©a
 
Size


3824 
AT91C_TDES_CFBS_64_BIT
 
	`EQU
 (0x0 << 16Ë;- (
TDES
Ë64-
bô
.

3825 
AT91C_TDES_CFBS_32_BIT
 
	`EQU
 (0x1 << 16Ë;- (
TDES
Ë32-
bô
.

3826 
AT91C_TDES_CFBS_16_BIT
 
	`EQU
 (0x2 << 16Ë;- (
TDES
Ë16-
bô
.

3827 
AT91C_TDES_CFBS_8_BIT
 
	`EQU
 (0x3 << 16Ë;- (
TDES
Ë8-
bô
.

3829 
AT91C_TDES_DATRDY
 
	`EQU
 (0x1 << 0Ë;- (
TDES
Ë
DATRDY


3830 
AT91C_TDES_ENDRX
 
	`EQU
 (0x1 << 1Ë;- (
TDES
Ë
PDC
 
Ród
 
Buf„r
 
End


3831 
AT91C_TDES_ENDTX
 
	`EQU
 (0x1 << 2Ë;- (
TDES
Ë
PDC
 
Wrôe
 
Buf„r
 
End


3832 
AT91C_TDES_RXBUFF
 
	`EQU
 (0x1 << 3Ë;- (
TDES
Ë
PDC
 
Ród
 
Buf„r
 
FuŒ


3833 
AT91C_TDES_TXBUFE
 
	`EQU
 (0x1 << 4Ë;- (
TDES
Ë
PDC
 
Wrôe
 
Buf„r
 
Em±y


3834 
AT91C_TDES_URAD
 
	`EQU
 (0x1 << 8Ë;- (
TDES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Dëe˘i⁄


3838 
AT91C_TDES_URAT
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
Un•ecifõd
 
Regi°î
 
Ac˚ss
 
Ty≥
 
Sètus


3839 
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12Ë;- (
TDES
Ë
I≈ut
 
d©a
 
wrôãn
 
durög
 
the
 d©®
¥o˚ssög
 
ö
 
PDC
 
mode
.

3840 
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12Ë;- (
TDES
Ë
Ouçut
 
d©a
 
ªad
 
durög
 
the
 d©®
¥o˚ssög
.

3841 
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12Ë;- (
TDES
Ë
Mode
 
wrôãn
 
durög
 
the
 
d©a
 
¥o˚ssög
.

3842 
AT91C_TDES_URAT_WO_REG_READ
 
	`EQU
 (0x3 << 12Ë;- (
TDES
Ë
Wrôe
-
⁄ly
 
ªad
 
ac˚ss
.

3849 
AT91C_AIC_IVR
 
	`EQU
 (0xFFFFF100Ë;- (
AIC
Ë
IRQ
 
Ve˘‹
 
Regi°î


3850 
AT91C_AIC_SMR
 
	`EQU
 (0xFFFFF000Ë;- (
AIC
Ë
Sour˚
 
Mode
 
Regi°î


3851 
AT91C_AIC_FVR
 
	`EQU
 (0xFFFFF104Ë;- (
AIC
Ë
FIQ
 
Ve˘‹
 
Regi°î


3852 
AT91C_AIC_DCR
 
	`EQU
 (0xFFFFF138Ë;- (
AIC
Ë
Debug
 
C⁄åﬁ
 
	$Regi°î
 (
PrŸe˘
)

3853 
AT91C_AIC_EOICR
 
	`EQU
 (0xFFFFF130Ë;- (
AIC
Ë
End
 
of
 
I¡îru±
 
Comm™d
 
Regi°î


3854 
AT91C_AIC_SVR
 
	`EQU
 (0xFFFFF080Ë;- (
AIC
Ë
Sour˚
 
Ve˘‹
 
Regi°î


3855 
AT91C_AIC_FFSR
 
	`EQU
 (0xFFFFF148Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
Sètus
 
Regi°î


3856 
AT91C_AIC_ICCR
 
	`EQU
 (0xFFFFF128Ë;- (
AIC
Ë
I¡îru±
 
CÀ¨
 
Comm™d
 
Regi°î


3857 
AT91C_AIC_ISR
 
	`EQU
 (0xFFFFF108Ë;- (
AIC
Ë
I¡îru±
 
Sètus
 
Regi°î


3858 
AT91C_AIC_IMR
 
	`EQU
 (0xFFFFF110Ë;- (
AIC
Ë
I¡îru±
 
Mask
 
Regi°î


3859 
AT91C_AIC_IPR
 
	`EQU
 (0xFFFFF10CË;- (
AIC
Ë
I¡îru±
 
Pídög
 
Regi°î


3860 
AT91C_AIC_FFER
 
	`EQU
 (0xFFFFF140Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
E«bÀ
 
Regi°î


3861 
AT91C_AIC_IECR
 
	`EQU
 (0xFFFFF120Ë;- (
AIC
Ë
I¡îru±
 
E«bÀ
 
Comm™d
 
Regi°î


3862 
AT91C_AIC_ISCR
 
	`EQU
 (0xFFFFF12CË;- (
AIC
Ë
I¡îru±
 
Së
 
Comm™d
 
Regi°î


3863 
AT91C_AIC_FFDR
 
	`EQU
 (0xFFFFF144Ë;- (
AIC
Ë
Fa°
 
F‹cög
 
DißbÀ
 
Regi°î


3864 
AT91C_AIC_CISR
 
	`EQU
 (0xFFFFF114Ë;- (
AIC
Ë
C‹e
 
I¡îru±
 
Sètus
 
Regi°î


3865 
AT91C_AIC_IDCR
 
	`EQU
 (0xFFFFF124Ë;- (
AIC
Ë
I¡îru±
 
DißbÀ
 
Comm™d
 
Regi°î


3866 
AT91C_AIC_SPU
 
	`EQU
 (0xFFFFF134Ë;- (
AIC
Ë
Spurious
 
Ve˘‹
 
Regi°î


3868 
AT91C_DBGU_TCR
 
	`EQU
 (0xFFFFF30CË;- (
PDC_DBGU
Ë
Tønsmô
 
Cou¡î
 
Regi°î


3869 
AT91C_DBGU_RNPR
 
	`EQU
 (0xFFFFF310Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


3870 
AT91C_DBGU_TNPR
 
	`EQU
 (0xFFFFF318Ë;- (
PDC_DBGU
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


3871 
AT91C_DBGU_TPR
 
	`EQU
 (0xFFFFF308Ë;- (
PDC_DBGU
Ë
Tønsmô
 
Poöãr
 
Regi°î


3872 
AT91C_DBGU_RPR
 
	`EQU
 (0xFFFFF300Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Poöãr
 
Regi°î


3873 
AT91C_DBGU_RCR
 
	`EQU
 (0xFFFFF304Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Cou¡î
 
Regi°î


3874 
AT91C_DBGU_RNCR
 
	`EQU
 (0xFFFFF314Ë;- (
PDC_DBGU
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


3875 
AT91C_DBGU_PTCR
 
	`EQU
 (0xFFFFF320Ë;- (
PDC_DBGU
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


3876 
AT91C_DBGU_PTSR
 
	`EQU
 (0xFFFFF324Ë;- (
PDC_DBGU
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


3877 
AT91C_DBGU_TNCR
 
	`EQU
 (0xFFFFF31CË;- (
PDC_DBGU
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


3879 
AT91C_DBGU_EXID
 
	`EQU
 (0xFFFFF244Ë;- (
DBGU
Ë
Chù
 
ID
 
Exãnsi⁄
 
Regi°î


3880 
AT91C_DBGU_BRGR
 
	`EQU
 (0xFFFFF220Ë;- (
DBGU
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


3881 
AT91C_DBGU_IDR
 
	`EQU
 (0xFFFFF20CË;- (
DBGU
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3882 
AT91C_DBGU_CSR
 
	`EQU
 (0xFFFFF214Ë;- (
DBGU
Ë
Ch™√l
 
Sètus
 
Regi°î


3883 
AT91C_DBGU_CIDR
 
	`EQU
 (0xFFFFF240Ë;- (
DBGU
Ë
Chù
 
ID
 
Regi°î


3884 
AT91C_DBGU_MR
 
	`EQU
 (0xFFFFF204Ë;- (
DBGU
Ë
Mode
 
Regi°î


3885 
AT91C_DBGU_IMR
 
	`EQU
 (0xFFFFF210Ë;- (
DBGU
Ë
I¡îru±
 
Mask
 
Regi°î


3886 
AT91C_DBGU_CR
 
	`EQU
 (0xFFFFF200Ë;- (
DBGU
Ë
C⁄åﬁ
 
Regi°î


3887 
AT91C_DBGU_FNTR
 
	`EQU
 (0xFFFFF248Ë;- (
DBGU
Ë
F‹˚
 
NTRST
 
Regi°î


3888 
AT91C_DBGU_THR
 
	`EQU
 (0xFFFFF21CË;- (
DBGU
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


3889 
AT91C_DBGU_RHR
 
	`EQU
 (0xFFFFF218Ë;- (
DBGU
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


3890 
AT91C_DBGU_IER
 
	`EQU
 (0xFFFFF208Ë;- (
DBGU
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3892 
AT91C_PIOA_ODR
 
	`EQU
 (0xFFFFF414Ë;- (
PIOA
Ë
Ouçut
 
DißbÀ
 
Regi°îr


3893 
AT91C_PIOA_SODR
 
	`EQU
 (0xFFFFF430Ë;- (
PIOA
Ë
Së
 
Ouçut
 
D©a
 
Regi°î


3894 
AT91C_PIOA_ISR
 
	`EQU
 (0xFFFFF44CË;- (
PIOA
Ë
I¡îru±
 
Sètus
 
Regi°î


3895 
AT91C_PIOA_ABSR
 
	`EQU
 (0xFFFFF478Ë;- (
PIOA
Ë
AB
 
Sñe˘
 
Sètus
 
Regi°î


3896 
AT91C_PIOA_IER
 
	`EQU
 (0xFFFFF440Ë;- (
PIOA
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3897 
AT91C_PIOA_PPUDR
 
	`EQU
 (0xFFFFF460Ë;- (
PIOA
Ë
PuŒ
-
up
 
DißbÀ
 
Regi°î


3898 
AT91C_PIOA_IMR
 
	`EQU
 (0xFFFFF448Ë;- (
PIOA
Ë
I¡îru±
 
Mask
 
Regi°î


3899 
AT91C_PIOA_PER
 
	`EQU
 (0xFFFFF400Ë;- (
PIOA
Ë
PIO
 
E«bÀ
 
Regi°î


3900 
AT91C_PIOA_IFDR
 
	`EQU
 (0xFFFFF424Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
DißbÀ
 
Regi°î


3901 
AT91C_PIOA_OWDR
 
	`EQU
 (0xFFFFF4A4Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
DißbÀ
 
Regi°î


3902 
AT91C_PIOA_MDSR
 
	`EQU
 (0xFFFFF458Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
Sètus
 
Regi°î


3903 
AT91C_PIOA_IDR
 
	`EQU
 (0xFFFFF444Ë;- (
PIOA
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3904 
AT91C_PIOA_ODSR
 
	`EQU
 (0xFFFFF438Ë;- (
PIOA
Ë
Ouçut
 
D©a
 
Sètus
 
Regi°î


3905 
AT91C_PIOA_PPUSR
 
	`EQU
 (0xFFFFF468Ë;- (
PIOA
Ë
PuŒ
-
up
 
Sètus
 
Regi°î


3906 
AT91C_PIOA_OWSR
 
	`EQU
 (0xFFFFF4A8Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
Sètus
 
Regi°î


3907 
AT91C_PIOA_BSR
 
	`EQU
 (0xFFFFF474Ë;- (
PIOA
Ë
Sñe˘
 
B
 
Regi°î


3908 
AT91C_PIOA_OWER
 
	`EQU
 (0xFFFFF4A0Ë;- (
PIOA
Ë
Ouçut
 
Wrôe
 
E«bÀ
 
Regi°î


3909 
AT91C_PIOA_IFER
 
	`EQU
 (0xFFFFF420Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
E«bÀ
 
Regi°î


3910 
AT91C_PIOA_PDSR
 
	`EQU
 (0xFFFFF43CË;- (
PIOA
Ë
Pö
 
D©a
 
Sètus
 
Regi°î


3911 
AT91C_PIOA_PPUER
 
	`EQU
 (0xFFFFF464Ë;- (
PIOA
Ë
PuŒ
-
up
 
E«bÀ
 
Regi°î


3912 
AT91C_PIOA_OSR
 
	`EQU
 (0xFFFFF418Ë;- (
PIOA
Ë
Ouçut
 
Sètus
 
Regi°î


3913 
AT91C_PIOA_ASR
 
	`EQU
 (0xFFFFF470Ë;- (
PIOA
Ë
Sñe˘
 
A
 
Regi°î


3914 
AT91C_PIOA_MDDR
 
	`EQU
 (0xFFFFF454Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
DißbÀ
 
Regi°î


3915 
AT91C_PIOA_CODR
 
	`EQU
 (0xFFFFF434Ë;- (
PIOA
Ë
CÀ¨
 
Ouçut
 
D©a
 
Regi°î


3916 
AT91C_PIOA_MDER
 
	`EQU
 (0xFFFFF450Ë;- (
PIOA
Ë
Mu…i
-
drivî
 
E«bÀ
 
Regi°î


3917 
AT91C_PIOA_PDR
 
	`EQU
 (0xFFFFF404Ë;- (
PIOA
Ë
PIO
 
DißbÀ
 
Regi°î


3918 
AT91C_PIOA_IFSR
 
	`EQU
 (0xFFFFF428Ë;- (
PIOA
Ë
I≈ut
 
Fûãr
 
Sètus
 
Regi°î


3919 
AT91C_PIOA_OER
 
	`EQU
 (0xFFFFF410Ë;- (
PIOA
Ë
Ouçut
 
E«bÀ
 
Regi°î


3920 
AT91C_PIOA_PSR
 
	`EQU
 (0xFFFFF408Ë;- (
PIOA
Ë
PIO
 
Sètus
 
Regi°î


3922 
AT91C_PIOB_OWDR
 
	`EQU
 (0xFFFFF6A4Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
DißbÀ
 
Regi°î


3923 
AT91C_PIOB_MDER
 
	`EQU
 (0xFFFFF650Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
E«bÀ
 
Regi°î


3924 
AT91C_PIOB_PPUSR
 
	`EQU
 (0xFFFFF668Ë;- (
PIOB
Ë
PuŒ
-
up
 
Sètus
 
Regi°î


3925 
AT91C_PIOB_IMR
 
	`EQU
 (0xFFFFF648Ë;- (
PIOB
Ë
I¡îru±
 
Mask
 
Regi°î


3926 
AT91C_PIOB_ASR
 
	`EQU
 (0xFFFFF670Ë;- (
PIOB
Ë
Sñe˘
 
A
 
Regi°î


3927 
AT91C_PIOB_PPUDR
 
	`EQU
 (0xFFFFF660Ë;- (
PIOB
Ë
PuŒ
-
up
 
DißbÀ
 
Regi°î


3928 
AT91C_PIOB_PSR
 
	`EQU
 (0xFFFFF608Ë;- (
PIOB
Ë
PIO
 
Sètus
 
Regi°î


3929 
AT91C_PIOB_IER
 
	`EQU
 (0xFFFFF640Ë;- (
PIOB
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3930 
AT91C_PIOB_CODR
 
	`EQU
 (0xFFFFF634Ë;- (
PIOB
Ë
CÀ¨
 
Ouçut
 
D©a
 
Regi°î


3931 
AT91C_PIOB_OWER
 
	`EQU
 (0xFFFFF6A0Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
E«bÀ
 
Regi°î


3932 
AT91C_PIOB_ABSR
 
	`EQU
 (0xFFFFF678Ë;- (
PIOB
Ë
AB
 
Sñe˘
 
Sètus
 
Regi°î


3933 
AT91C_PIOB_IFDR
 
	`EQU
 (0xFFFFF624Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
DißbÀ
 
Regi°î


3934 
AT91C_PIOB_PDSR
 
	`EQU
 (0xFFFFF63CË;- (
PIOB
Ë
Pö
 
D©a
 
Sètus
 
Regi°î


3935 
AT91C_PIOB_IDR
 
	`EQU
 (0xFFFFF644Ë;- (
PIOB
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3936 
AT91C_PIOB_OWSR
 
	`EQU
 (0xFFFFF6A8Ë;- (
PIOB
Ë
Ouçut
 
Wrôe
 
Sètus
 
Regi°î


3937 
AT91C_PIOB_PDR
 
	`EQU
 (0xFFFFF604Ë;- (
PIOB
Ë
PIO
 
DißbÀ
 
Regi°î


3938 
AT91C_PIOB_ODR
 
	`EQU
 (0xFFFFF614Ë;- (
PIOB
Ë
Ouçut
 
DißbÀ
 
Regi°îr


3939 
AT91C_PIOB_IFSR
 
	`EQU
 (0xFFFFF628Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
Sètus
 
Regi°î


3940 
AT91C_PIOB_PPUER
 
	`EQU
 (0xFFFFF664Ë;- (
PIOB
Ë
PuŒ
-
up
 
E«bÀ
 
Regi°î


3941 
AT91C_PIOB_SODR
 
	`EQU
 (0xFFFFF630Ë;- (
PIOB
Ë
Së
 
Ouçut
 
D©a
 
Regi°î


3942 
AT91C_PIOB_ISR
 
	`EQU
 (0xFFFFF64CË;- (
PIOB
Ë
I¡îru±
 
Sètus
 
Regi°î


3943 
AT91C_PIOB_ODSR
 
	`EQU
 (0xFFFFF638Ë;- (
PIOB
Ë
Ouçut
 
D©a
 
Sètus
 
Regi°î


3944 
AT91C_PIOB_OSR
 
	`EQU
 (0xFFFFF618Ë;- (
PIOB
Ë
Ouçut
 
Sètus
 
Regi°î


3945 
AT91C_PIOB_MDSR
 
	`EQU
 (0xFFFFF658Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
Sètus
 
Regi°î


3946 
AT91C_PIOB_IFER
 
	`EQU
 (0xFFFFF620Ë;- (
PIOB
Ë
I≈ut
 
Fûãr
 
E«bÀ
 
Regi°î


3947 
AT91C_PIOB_BSR
 
	`EQU
 (0xFFFFF674Ë;- (
PIOB
Ë
Sñe˘
 
B
 
Regi°î


3948 
AT91C_PIOB_MDDR
 
	`EQU
 (0xFFFFF654Ë;- (
PIOB
Ë
Mu…i
-
drivî
 
DißbÀ
 
Regi°î


3949 
AT91C_PIOB_OER
 
	`EQU
 (0xFFFFF610Ë;- (
PIOB
Ë
Ouçut
 
E«bÀ
 
Regi°î


3950 
AT91C_PIOB_PER
 
	`EQU
 (0xFFFFF600Ë;- (
PIOB
Ë
PIO
 
E«bÀ
 
Regi°î


3952 
AT91C_CKGR_MOR
 
	`EQU
 (0xFFFFFC20Ë;- (
CKGR
Ë
Maö
 
Oscûœt‹
 
Regi°î


3953 
AT91C_CKGR_PLLR
 
	`EQU
 (0xFFFFFC2CË;- (
CKGR
Ë
PLL
 
Regi°î


3954 
AT91C_CKGR_MCFR
 
	`EQU
 (0xFFFFFC24Ë;- (
CKGR
Ë
Maö
 
Clock
 
Fªquícy
 
Regi°î


3956 
AT91C_PMC_IDR
 
	`EQU
 (0xFFFFFC64Ë;- (
PMC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


3957 
AT91C_PMC_MOR
 
	`EQU
 (0xFFFFFC20Ë;- (
PMC
Ë
Maö
 
Oscûœt‹
 
Regi°î


3958 
AT91C_PMC_PLLR
 
	`EQU
 (0xFFFFFC2CË;- (
PMC
Ë
PLL
 
Regi°î


3959 
AT91C_PMC_PCER
 
	`EQU
 (0xFFFFFC10Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
E«bÀ
 
Regi°î


3960 
AT91C_PMC_PCKR
 
	`EQU
 (0xFFFFFC40Ë;- (
PMC
Ë
ProgømmabÀ
 
Clock
 
Regi°î


3961 
AT91C_PMC_MCKR
 
	`EQU
 (0xFFFFFC30Ë;- (
PMC
Ë
Ma°î
 
Clock
 
Regi°î


3962 
AT91C_PMC_SCDR
 
	`EQU
 (0xFFFFFC04Ë;- (
PMC
Ë
Sy°em
 
Clock
 
DißbÀ
 
Regi°î


3963 
AT91C_PMC_PCDR
 
	`EQU
 (0xFFFFFC14Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
DißbÀ
 
Regi°î


3964 
AT91C_PMC_SCSR
 
	`EQU
 (0xFFFFFC08Ë;- (
PMC
Ë
Sy°em
 
Clock
 
Sètus
 
Regi°î


3965 
AT91C_PMC_PCSR
 
	`EQU
 (0xFFFFFC18Ë;- (
PMC
Ë
PîùhîÆ
 
Clock
 
Sètus
 
Regi°î


3966 
AT91C_PMC_MCFR
 
	`EQU
 (0xFFFFFC24Ë;- (
PMC
Ë
Maö
 
Clock
 
Fªquícy
 
Regi°î


3967 
AT91C_PMC_SCER
 
	`EQU
 (0xFFFFFC00Ë;- (
PMC
Ë
Sy°em
 
Clock
 
E«bÀ
 
Regi°î


3968 
AT91C_PMC_IMR
 
	`EQU
 (0xFFFFFC6CË;- (
PMC
Ë
I¡îru±
 
Mask
 
Regi°î


3969 
AT91C_PMC_IER
 
	`EQU
 (0xFFFFFC60Ë;- (
PMC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


3970 
AT91C_PMC_SR
 
	`EQU
 (0xFFFFFC68Ë;- (
PMC
Ë
Sètus
 
Regi°î


3972 
AT91C_RSTC_RCR
 
	`EQU
 (0xFFFFFD00Ë;- (
RSTC
Ë
Re£t
 
C⁄åﬁ
 
Regi°î


3973 
AT91C_RSTC_RMR
 
	`EQU
 (0xFFFFFD08Ë;- (
RSTC
Ë
Re£t
 
Mode
 
Regi°î


3974 
AT91C_RSTC_RSR
 
	`EQU
 (0xFFFFFD04Ë;- (
RSTC
Ë
Re£t
 
Sètus
 
Regi°î


3976 
AT91C_RTTC_RTSR
 
	`EQU
 (0xFFFFFD2CË;- (
RTTC
Ë
Ról
-
time
 
Sètus
 
Regi°î


3977 
AT91C_RTTC_RTMR
 
	`EQU
 (0xFFFFFD20Ë;- (
RTTC
Ë
Ról
-
time
 
Mode
 
Regi°î


3978 
AT91C_RTTC_RTVR
 
	`EQU
 (0xFFFFFD28Ë;- (
RTTC
Ë
Ról
-
time
 
VÆue
 
Regi°î


3979 
AT91C_RTTC_RTAR
 
	`EQU
 (0xFFFFFD24Ë;- (
RTTC
Ë
Ról
-
time
 
Aœrm
 
Regi°î


3981 
AT91C_PITC_PIVR
 
	`EQU
 (0xFFFFFD38Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
VÆue
 
Regi°î


3982 
AT91C_PITC_PISR
 
	`EQU
 (0xFFFFFD34Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Sètus
 
Regi°î


3983 
AT91C_PITC_PIIR
 
	`EQU
 (0xFFFFFD3CË;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Image
 
Regi°î


3984 
AT91C_PITC_PIMR
 
	`EQU
 (0xFFFFFD30Ë;- (
PITC
Ë
Pîiod
 
I¡îvÆ
 
Mode
 
Regi°î


3986 
AT91C_WDTC_WDCR
 
	`EQU
 (0xFFFFFD40Ë;- (
WDTC
Ë
W©chdog
 
C⁄åﬁ
 
Regi°î


3987 
AT91C_WDTC_WDSR
 
	`EQU
 (0xFFFFFD48Ë;- (
WDTC
Ë
W©chdog
 
Sètus
 
Regi°î


3988 
AT91C_WDTC_WDMR
 
	`EQU
 (0xFFFFFD44Ë;- (
WDTC
Ë
W©chdog
 
Mode
 
Regi°î


3990 
AT91C_VREG_MR
 
	`EQU
 (0xFFFFFD60Ë;- (
VREG
Ë
Vﬁège
 
Reguœt‹
 
Mode
 
Regi°î


3992 
AT91C_MC_ASR
 
	`EQU
 (0xFFFFFF04Ë;- (
MC
ËMC 
Ab‹t
 
Sètus
 
Regi°î


3993 
AT91C_MC_RCR
 
	`EQU
 (0xFFFFFF00Ë;- (
MC
ËMC 
Rem≠
 
C⁄åﬁ
 
Regi°î


3994 
AT91C_MC_FCR
 
	`EQU
 (0xFFFFFF64Ë;- (
MC
ËMC 
Fœsh
 
Comm™d
 
Regi°î


3995 
AT91C_MC_AASR
 
	`EQU
 (0xFFFFFF08Ë;- (
MC
ËMC 
Ab‹t
 
Addªss
 
Sètus
 
Regi°î


3996 
AT91C_MC_FSR
 
	`EQU
 (0xFFFFFF68Ë;- (
MC
ËMC 
Fœsh
 
Sètus
 
Regi°î


3997 
AT91C_MC_FMR
 
	`EQU
 (0xFFFFFF60Ë;- (
MC
ËMC 
Fœsh
 
Mode
 
Regi°î


3999 
AT91C_SPI1_PTCR
 
	`EQU
 (0xFFFE4120Ë;- (
PDC_SPI1
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4000 
AT91C_SPI1_RPR
 
	`EQU
 (0xFFFE4100Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Poöãr
 
Regi°î


4001 
AT91C_SPI1_TNCR
 
	`EQU
 (0xFFFE411CË;- (
PDC_SPI1
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4002 
AT91C_SPI1_TPR
 
	`EQU
 (0xFFFE4108Ë;- (
PDC_SPI1
Ë
Tønsmô
 
Poöãr
 
Regi°î


4003 
AT91C_SPI1_TNPR
 
	`EQU
 (0xFFFE4118Ë;- (
PDC_SPI1
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4004 
AT91C_SPI1_TCR
 
	`EQU
 (0xFFFE410CË;- (
PDC_SPI1
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4005 
AT91C_SPI1_RCR
 
	`EQU
 (0xFFFE4104Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4006 
AT91C_SPI1_RNPR
 
	`EQU
 (0xFFFE4110Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4007 
AT91C_SPI1_RNCR
 
	`EQU
 (0xFFFE4114Ë;- (
PDC_SPI1
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4008 
AT91C_SPI1_PTSR
 
	`EQU
 (0xFFFE4124Ë;- (
PDC_SPI1
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4010 
AT91C_SPI1_IMR
 
	`EQU
 (0xFFFE401CË;- (
SPI1
Ë
I¡îru±
 
Mask
 
Regi°î


4011 
AT91C_SPI1_IER
 
	`EQU
 (0xFFFE4014Ë;- (
SPI1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4012 
AT91C_SPI1_MR
 
	`EQU
 (0xFFFE4004Ë;- (
SPI1
Ë
Mode
 
Regi°î


4013 
AT91C_SPI1_RDR
 
	`EQU
 (0xFFFE4008Ë;- (
SPI1
Ë
Re˚ive
 
D©a
 
Regi°î


4014 
AT91C_SPI1_IDR
 
	`EQU
 (0xFFFE4018Ë;- (
SPI1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4015 
AT91C_SPI1_SR
 
	`EQU
 (0xFFFE4010Ë;- (
SPI1
Ë
Sètus
 
Regi°î


4016 
AT91C_SPI1_TDR
 
	`EQU
 (0xFFFE400CË;- (
SPI1
Ë
Tønsmô
 
D©a
 
Regi°î


4017 
AT91C_SPI1_CR
 
	`EQU
 (0xFFFE4000Ë;- (
SPI1
Ë
C⁄åﬁ
 
Regi°î


4018 
AT91C_SPI1_CSR
 
	`EQU
 (0xFFFE4030Ë;- (
SPI1
Ë
Chù
 
Sñe˘
 
Regi°î


4020 
AT91C_SPI0_PTCR
 
	`EQU
 (0xFFFE0120Ë;- (
PDC_SPI0
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4021 
AT91C_SPI0_TPR
 
	`EQU
 (0xFFFE0108Ë;- (
PDC_SPI0
Ë
Tønsmô
 
Poöãr
 
Regi°î


4022 
AT91C_SPI0_TCR
 
	`EQU
 (0xFFFE010CË;- (
PDC_SPI0
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4023 
AT91C_SPI0_RCR
 
	`EQU
 (0xFFFE0104Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4024 
AT91C_SPI0_PTSR
 
	`EQU
 (0xFFFE0124Ë;- (
PDC_SPI0
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4025 
AT91C_SPI0_RNPR
 
	`EQU
 (0xFFFE0110Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4026 
AT91C_SPI0_RPR
 
	`EQU
 (0xFFFE0100Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Poöãr
 
Regi°î


4027 
AT91C_SPI0_TNCR
 
	`EQU
 (0xFFFE011CË;- (
PDC_SPI0
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4028 
AT91C_SPI0_RNCR
 
	`EQU
 (0xFFFE0114Ë;- (
PDC_SPI0
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4029 
AT91C_SPI0_TNPR
 
	`EQU
 (0xFFFE0118Ë;- (
PDC_SPI0
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4031 
AT91C_SPI0_IER
 
	`EQU
 (0xFFFE0014Ë;- (
SPI0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4032 
AT91C_SPI0_SR
 
	`EQU
 (0xFFFE0010Ë;- (
SPI0
Ë
Sètus
 
Regi°î


4033 
AT91C_SPI0_IDR
 
	`EQU
 (0xFFFE0018Ë;- (
SPI0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4034 
AT91C_SPI0_CR
 
	`EQU
 (0xFFFE0000Ë;- (
SPI0
Ë
C⁄åﬁ
 
Regi°î


4035 
AT91C_SPI0_MR
 
	`EQU
 (0xFFFE0004Ë;- (
SPI0
Ë
Mode
 
Regi°î


4036 
AT91C_SPI0_IMR
 
	`EQU
 (0xFFFE001CË;- (
SPI0
Ë
I¡îru±
 
Mask
 
Regi°î


4037 
AT91C_SPI0_TDR
 
	`EQU
 (0xFFFE000CË;- (
SPI0
Ë
Tønsmô
 
D©a
 
Regi°î


4038 
AT91C_SPI0_RDR
 
	`EQU
 (0xFFFE0008Ë;- (
SPI0
Ë
Re˚ive
 
D©a
 
Regi°î


4039 
AT91C_SPI0_CSR
 
	`EQU
 (0xFFFE0030Ë;- (
SPI0
Ë
Chù
 
Sñe˘
 
Regi°î


4041 
AT91C_US1_RNCR
 
	`EQU
 (0xFFFC4114Ë;- (
PDC_US1
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4042 
AT91C_US1_PTCR
 
	`EQU
 (0xFFFC4120Ë;- (
PDC_US1
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4043 
AT91C_US1_TCR
 
	`EQU
 (0xFFFC410CË;- (
PDC_US1
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4044 
AT91C_US1_PTSR
 
	`EQU
 (0xFFFC4124Ë;- (
PDC_US1
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4045 
AT91C_US1_TNPR
 
	`EQU
 (0xFFFC4118Ë;- (
PDC_US1
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4046 
AT91C_US1_RCR
 
	`EQU
 (0xFFFC4104Ë;- (
PDC_US1
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4047 
AT91C_US1_RNPR
 
	`EQU
 (0xFFFC4110Ë;- (
PDC_US1
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4048 
AT91C_US1_RPR
 
	`EQU
 (0xFFFC4100Ë;- (
PDC_US1
Ë
Re˚ive
 
Poöãr
 
Regi°î


4049 
AT91C_US1_TNCR
 
	`EQU
 (0xFFFC411CË;- (
PDC_US1
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4050 
AT91C_US1_TPR
 
	`EQU
 (0xFFFC4108Ë;- (
PDC_US1
Ë
Tønsmô
 
Poöãr
 
Regi°î


4052 
AT91C_US1_IF
 
	`EQU
 (0xFFFC404CË;- (
US1
Ë
IRDA_FILTER
 
Regi°î


4053 
AT91C_US1_NER
 
	`EQU
 (0xFFFC4044Ë;- (
US1
Ë
Nb
 
Eº‹s
 
Regi°î


4054 
AT91C_US1_RTOR
 
	`EQU
 (0xFFFC4024Ë;- (
US1
Ë
Re˚ivî
 
Time
-
out
 
Regi°î


4055 
AT91C_US1_CSR
 
	`EQU
 (0xFFFC4014Ë;- (
US1
Ë
Ch™√l
 
Sètus
 
Regi°î


4056 
AT91C_US1_IDR
 
	`EQU
 (0xFFFC400CË;- (
US1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4057 
AT91C_US1_IER
 
	`EQU
 (0xFFFC4008Ë;- (
US1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4058 
AT91C_US1_THR
 
	`EQU
 (0xFFFC401CË;- (
US1
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


4059 
AT91C_US1_TTGR
 
	`EQU
 (0xFFFC4028Ë;- (
US1
Ë
Tønsmôãr
 
Time
-
gu¨d
 
Regi°î


4060 
AT91C_US1_RHR
 
	`EQU
 (0xFFFC4018Ë;- (
US1
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


4061 
AT91C_US1_BRGR
 
	`EQU
 (0xFFFC4020Ë;- (
US1
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


4062 
AT91C_US1_IMR
 
	`EQU
 (0xFFFC4010Ë;- (
US1
Ë
I¡îru±
 
Mask
 
Regi°î


4063 
AT91C_US1_FIDI
 
	`EQU
 (0xFFFC4040Ë;- (
US1
Ë
FI_DI_R©io
 
Regi°î


4064 
AT91C_US1_CR
 
	`EQU
 (0xFFFC4000Ë;- (
US1
Ë
C⁄åﬁ
 
Regi°î


4065 
AT91C_US1_MR
 
	`EQU
 (0xFFFC4004Ë;- (
US1
Ë
Mode
 
Regi°î


4067 
AT91C_US0_TNPR
 
	`EQU
 (0xFFFC0118Ë;- (
PDC_US0
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4068 
AT91C_US0_RNPR
 
	`EQU
 (0xFFFC0110Ë;- (
PDC_US0
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4069 
AT91C_US0_TCR
 
	`EQU
 (0xFFFC010CË;- (
PDC_US0
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4070 
AT91C_US0_PTCR
 
	`EQU
 (0xFFFC0120Ë;- (
PDC_US0
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4071 
AT91C_US0_PTSR
 
	`EQU
 (0xFFFC0124Ë;- (
PDC_US0
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4072 
AT91C_US0_TNCR
 
	`EQU
 (0xFFFC011CË;- (
PDC_US0
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4073 
AT91C_US0_TPR
 
	`EQU
 (0xFFFC0108Ë;- (
PDC_US0
Ë
Tønsmô
 
Poöãr
 
Regi°î


4074 
AT91C_US0_RCR
 
	`EQU
 (0xFFFC0104Ë;- (
PDC_US0
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4075 
AT91C_US0_RPR
 
	`EQU
 (0xFFFC0100Ë;- (
PDC_US0
Ë
Re˚ive
 
Poöãr
 
Regi°î


4076 
AT91C_US0_RNCR
 
	`EQU
 (0xFFFC0114Ë;- (
PDC_US0
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4078 
AT91C_US0_BRGR
 
	`EQU
 (0xFFFC0020Ë;- (
US0
Ë
Baud
 
R©e
 
Gíî©‹
 
Regi°î


4079 
AT91C_US0_NER
 
	`EQU
 (0xFFFC0044Ë;- (
US0
Ë
Nb
 
Eº‹s
 
Regi°î


4080 
AT91C_US0_CR
 
	`EQU
 (0xFFFC0000Ë;- (
US0
Ë
C⁄åﬁ
 
Regi°î


4081 
AT91C_US0_IMR
 
	`EQU
 (0xFFFC0010Ë;- (
US0
Ë
I¡îru±
 
Mask
 
Regi°î


4082 
AT91C_US0_FIDI
 
	`EQU
 (0xFFFC0040Ë;- (
US0
Ë
FI_DI_R©io
 
Regi°î


4083 
AT91C_US0_TTGR
 
	`EQU
 (0xFFFC0028Ë;- (
US0
Ë
Tønsmôãr
 
Time
-
gu¨d
 
Regi°î


4084 
AT91C_US0_MR
 
	`EQU
 (0xFFFC0004Ë;- (
US0
Ë
Mode
 
Regi°î


4085 
AT91C_US0_RTOR
 
	`EQU
 (0xFFFC0024Ë;- (
US0
Ë
Re˚ivî
 
Time
-
out
 
Regi°î


4086 
AT91C_US0_CSR
 
	`EQU
 (0xFFFC0014Ë;- (
US0
Ë
Ch™√l
 
Sètus
 
Regi°î


4087 
AT91C_US0_RHR
 
	`EQU
 (0xFFFC0018Ë;- (
US0
Ë
Re˚ivî
 
Hﬁdög
 
Regi°î


4088 
AT91C_US0_IDR
 
	`EQU
 (0xFFFC000CË;- (
US0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4089 
AT91C_US0_THR
 
	`EQU
 (0xFFFC001CË;- (
US0
Ë
Tønsmôãr
 
Hﬁdög
 
Regi°î


4090 
AT91C_US0_IF
 
	`EQU
 (0xFFFC004CË;- (
US0
Ë
IRDA_FILTER
 
Regi°î


4091 
AT91C_US0_IER
 
	`EQU
 (0xFFFC0008Ë;- (
US0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4093 
AT91C_SSC_TNCR
 
	`EQU
 (0xFFFD411CË;- (
PDC_SSC
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4094 
AT91C_SSC_RPR
 
	`EQU
 (0xFFFD4100Ë;- (
PDC_SSC
Ë
Re˚ive
 
Poöãr
 
Regi°î


4095 
AT91C_SSC_RNCR
 
	`EQU
 (0xFFFD4114Ë;- (
PDC_SSC
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4096 
AT91C_SSC_TPR
 
	`EQU
 (0xFFFD4108Ë;- (
PDC_SSC
Ë
Tønsmô
 
Poöãr
 
Regi°î


4097 
AT91C_SSC_PTCR
 
	`EQU
 (0xFFFD4120Ë;- (
PDC_SSC
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4098 
AT91C_SSC_TCR
 
	`EQU
 (0xFFFD410CË;- (
PDC_SSC
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4099 
AT91C_SSC_RCR
 
	`EQU
 (0xFFFD4104Ë;- (
PDC_SSC
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4100 
AT91C_SSC_RNPR
 
	`EQU
 (0xFFFD4110Ë;- (
PDC_SSC
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4101 
AT91C_SSC_TNPR
 
	`EQU
 (0xFFFD4118Ë;- (
PDC_SSC
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4102 
AT91C_SSC_PTSR
 
	`EQU
 (0xFFFD4124Ë;- (
PDC_SSC
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4104 
AT91C_SSC_RHR
 
	`EQU
 (0xFFFD4020Ë;- (
SSC
Ë
Re˚ive
 
Hﬁdög
 
Regi°î


4105 
AT91C_SSC_RSHR
 
	`EQU
 (0xFFFD4030Ë;- (
SSC
Ë
Re˚ive
 
Sync
 
Hﬁdög
 
Regi°î


4106 
AT91C_SSC_TFMR
 
	`EQU
 (0xFFFD401CË;- (
SSC
Ë
Tønsmô
 
Føme
 
Mode
 
Regi°î


4107 
AT91C_SSC_IDR
 
	`EQU
 (0xFFFD4048Ë;- (
SSC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4108 
AT91C_SSC_THR
 
	`EQU
 (0xFFFD4024Ë;- (
SSC
Ë
Tønsmô
 
Hﬁdög
 
Regi°î


4109 
AT91C_SSC_RCMR
 
	`EQU
 (0xFFFD4010Ë;- (
SSC
Ë
Re˚ive
 
Clock
 
ModeRegi°î


4110 
AT91C_SSC_IER
 
	`EQU
 (0xFFFD4044Ë;- (
SSC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4111 
AT91C_SSC_TSHR
 
	`EQU
 (0xFFFD4034Ë;- (
SSC
Ë
Tønsmô
 
Sync
 
Hﬁdög
 
Regi°î


4112 
AT91C_SSC_SR
 
	`EQU
 (0xFFFD4040Ë;- (
SSC
Ë
Sètus
 
Regi°î


4113 
AT91C_SSC_CMR
 
	`EQU
 (0xFFFD4004Ë;- (
SSC
Ë
Clock
 
Mode
 
Regi°î


4114 
AT91C_SSC_TCMR
 
	`EQU
 (0xFFFD4018Ë;- (
SSC
Ë
Tønsmô
 
Clock
 
Mode
 
Regi°î


4115 
AT91C_SSC_CR
 
	`EQU
 (0xFFFD4000Ë;- (
SSC
Ë
C⁄åﬁ
 
Regi°î


4116 
AT91C_SSC_IMR
 
	`EQU
 (0xFFFD404CË;- (
SSC
Ë
I¡îru±
 
Mask
 
Regi°î


4117 
AT91C_SSC_RFMR
 
	`EQU
 (0xFFFD4014Ë;- (
SSC
Ë
Re˚ive
 
Føme
 
Mode
 
Regi°î


4119 
AT91C_TWI_IER
 
	`EQU
 (0xFFFB8024Ë;- (
TWI
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4120 
AT91C_TWI_CR
 
	`EQU
 (0xFFFB8000Ë;- (
TWI
Ë
C⁄åﬁ
 
Regi°î


4121 
AT91C_TWI_SR
 
	`EQU
 (0xFFFB8020Ë;- (
TWI
Ë
Sètus
 
Regi°î


4122 
AT91C_TWI_IMR
 
	`EQU
 (0xFFFB802CË;- (
TWI
Ë
I¡îru±
 
Mask
 
Regi°î


4123 
AT91C_TWI_THR
 
	`EQU
 (0xFFFB8034Ë;- (
TWI
Ë
Tønsmô
 
Hﬁdög
 
Regi°î


4124 
AT91C_TWI_IDR
 
	`EQU
 (0xFFFB8028Ë;- (
TWI
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4125 
AT91C_TWI_IADR
 
	`EQU
 (0xFFFB800CË;- (
TWI
Ë
I¡î«l
 
Addªss
 
Regi°î


4126 
AT91C_TWI_MMR
 
	`EQU
 (0xFFFB8004Ë;- (
TWI
Ë
Ma°î
 
Mode
 
Regi°î


4127 
AT91C_TWI_CWGR
 
	`EQU
 (0xFFFB8010Ë;- (
TWI
Ë
Clock
 
Wavef‹m
 
Gíî©‹
 
Regi°î


4128 
AT91C_TWI_RHR
 
	`EQU
 (0xFFFB8030Ë;- (
TWI
Ë
Re˚ive
 
Hﬁdög
 
Regi°î


4130 
AT91C_PWMC_CH3_CUPDR
 
	`EQU
 (0xFFFCC270Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Upd©e
 
Regi°î


4131 
AT91C_PWMC_CH3_Re£rved
 
	`EQU
 (0xFFFCC274Ë;- (
PWMC_CH3
Ë
Re£rved


4132 
AT91C_PWMC_CH3_CPRDR
 
	`EQU
 (0xFFFCC268Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Pîiod
 
Regi°î


4133 
AT91C_PWMC_CH3_CDTYR
 
	`EQU
 (0xFFFCC264Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4134 
AT91C_PWMC_CH3_CCNTR
 
	`EQU
 (0xFFFCC26CË;- (
PWMC_CH3
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4135 
AT91C_PWMC_CH3_CMR
 
	`EQU
 (0xFFFCC260Ë;- (
PWMC_CH3
Ë
Ch™√l
 
Mode
 
Regi°î


4137 
AT91C_PWMC_CH2_Re£rved
 
	`EQU
 (0xFFFCC254Ë;- (
PWMC_CH2
Ë
Re£rved


4138 
AT91C_PWMC_CH2_CMR
 
	`EQU
 (0xFFFCC240Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Mode
 
Regi°î


4139 
AT91C_PWMC_CH2_CCNTR
 
	`EQU
 (0xFFFCC24CË;- (
PWMC_CH2
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4140 
AT91C_PWMC_CH2_CPRDR
 
	`EQU
 (0xFFFCC248Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Pîiod
 
Regi°î


4141 
AT91C_PWMC_CH2_CUPDR
 
	`EQU
 (0xFFFCC250Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Upd©e
 
Regi°î


4142 
AT91C_PWMC_CH2_CDTYR
 
	`EQU
 (0xFFFCC244Ë;- (
PWMC_CH2
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4144 
AT91C_PWMC_CH1_Re£rved
 
	`EQU
 (0xFFFCC234Ë;- (
PWMC_CH1
Ë
Re£rved


4145 
AT91C_PWMC_CH1_CUPDR
 
	`EQU
 (0xFFFCC230Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Upd©e
 
Regi°î


4146 
AT91C_PWMC_CH1_CPRDR
 
	`EQU
 (0xFFFCC228Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Pîiod
 
Regi°î


4147 
AT91C_PWMC_CH1_CCNTR
 
	`EQU
 (0xFFFCC22CË;- (
PWMC_CH1
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4148 
AT91C_PWMC_CH1_CDTYR
 
	`EQU
 (0xFFFCC224Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4149 
AT91C_PWMC_CH1_CMR
 
	`EQU
 (0xFFFCC220Ë;- (
PWMC_CH1
Ë
Ch™√l
 
Mode
 
Regi°î


4151 
AT91C_PWMC_CH0_Re£rved
 
	`EQU
 (0xFFFCC214Ë;- (
PWMC_CH0
Ë
Re£rved


4152 
AT91C_PWMC_CH0_CPRDR
 
	`EQU
 (0xFFFCC208Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Pîiod
 
Regi°î


4153 
AT91C_PWMC_CH0_CDTYR
 
	`EQU
 (0xFFFCC204Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Duty
 
Cy˛e
 
Regi°î


4154 
AT91C_PWMC_CH0_CMR
 
	`EQU
 (0xFFFCC200Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Mode
 
Regi°î


4155 
AT91C_PWMC_CH0_CUPDR
 
	`EQU
 (0xFFFCC210Ë;- (
PWMC_CH0
Ë
Ch™√l
 
Upd©e
 
Regi°î


4156 
AT91C_PWMC_CH0_CCNTR
 
	`EQU
 (0xFFFCC20CË;- (
PWMC_CH0
Ë
Ch™√l
 
Cou¡î
 
Regi°î


4158 
AT91C_PWMC_IDR
 
	`EQU
 (0xFFFCC014Ë;- (
PWMC
ËPWMC 
I¡îru±
 
DißbÀ
 
Regi°î


4159 
AT91C_PWMC_DIS
 
	`EQU
 (0xFFFCC008Ë;- (
PWMC
ËPWMC 
DißbÀ
 
Regi°î


4160 
AT91C_PWMC_IER
 
	`EQU
 (0xFFFCC010Ë;- (
PWMC
ËPWMC 
I¡îru±
 
E«bÀ
 
Regi°î


4161 
AT91C_PWMC_VR
 
	`EQU
 (0xFFFCC0FCË;- (
PWMC
ËPWMC 
Vîsi⁄
 
Regi°î


4162 
AT91C_PWMC_ISR
 
	`EQU
 (0xFFFCC01CË;- (
PWMC
ËPWMC 
I¡îru±
 
Sètus
 
Regi°î


4163 
AT91C_PWMC_SR
 
	`EQU
 (0xFFFCC00CË;- (
PWMC
ËPWMC 
Sètus
 
Regi°î


4164 
AT91C_PWMC_IMR
 
	`EQU
 (0xFFFCC018Ë;- (
PWMC
ËPWMC 
I¡îru±
 
Mask
 
Regi°î


4165 
AT91C_PWMC_MR
 
	`EQU
 (0xFFFCC000Ë;- (
PWMC
ËPWMC 
Mode
 
Regi°î


4166 
AT91C_PWMC_ENA
 
	`EQU
 (0xFFFCC004Ë;- (
PWMC
ËPWMC 
E«bÀ
 
Regi°î


4168 
AT91C_UDP_IMR
 
	`EQU
 (0xFFFB0018Ë;- (
UDP
Ë
I¡îru±
 
Mask
 
Regi°î


4169 
AT91C_UDP_FADDR
 
	`EQU
 (0xFFFB0008Ë;- (
UDP
Ë
Fun˘i⁄
 
Addªss
 
Regi°î


4170 
AT91C_UDP_NUM
 
	`EQU
 (0xFFFB0000Ë;- (
UDP
Ë
Føme
 
Numbî
 
Regi°î


4171 
AT91C_UDP_FDR
 
	`EQU
 (0xFFFB0050Ë;- (
UDP
Ë
Endpoöt
 
FIFO
 
D©a
 
Regi°î


4172 
AT91C_UDP_ISR
 
	`EQU
 (0xFFFB001CË;- (
UDP
Ë
I¡îru±
 
Sètus
 
Regi°î


4173 
AT91C_UDP_CSR
 
	`EQU
 (0xFFFB0030Ë;- (
UDP
Ë
Endpoöt
 
C⁄åﬁ
 
™d
 
Sètus
 
Regi°î


4174 
AT91C_UDP_IDR
 
	`EQU
 (0xFFFB0014Ë;- (
UDP
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4175 
AT91C_UDP_ICR
 
	`EQU
 (0xFFFB0020Ë;- (
UDP
Ë
I¡îru±
 
CÀ¨
 
Regi°î


4176 
AT91C_UDP_RSTEP
 
	`EQU
 (0xFFFB0028Ë;- (
UDP
Ë
Re£t
 
Endpoöt
 
Regi°î


4177 
AT91C_UDP_TXVC
 
	`EQU
 (0xFFFB0074Ë;- (
UDP
Ë
Tøns˚ivî
 
C⁄åﬁ
 
Regi°î


4178 
AT91C_UDP_GLBSTATE
 
	`EQU
 (0xFFFB0004Ë;- (
UDP
Ë
GlobÆ
 
Sèã
 
Regi°î


4179 
AT91C_UDP_IER
 
	`EQU
 (0xFFFB0010Ë;- (
UDP
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4181 
AT91C_TC0_SR
 
	`EQU
 (0xFFFA0020Ë;- (
TC0
Ë
Sètus
 
Regi°î


4182 
AT91C_TC0_RC
 
	`EQU
 (0xFFFA001CË;- (
TC0
Ë
Regi°î
 
C


4183 
AT91C_TC0_RB
 
	`EQU
 (0xFFFA0018Ë;- (
TC0
Ë
Regi°î
 
B


4184 
AT91C_TC0_CCR
 
	`EQU
 (0xFFFA0000Ë;- (
TC0
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4185 
AT91C_TC0_CMR
 
	`EQU
 (0xFFFA0004Ë;- (
TC0
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4186 
AT91C_TC0_IER
 
	`EQU
 (0xFFFA0024Ë;- (
TC0
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4187 
AT91C_TC0_RA
 
	`EQU
 (0xFFFA0014Ë;- (
TC0
Ë
Regi°î
 
A


4188 
AT91C_TC0_IDR
 
	`EQU
 (0xFFFA0028Ë;- (
TC0
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4189 
AT91C_TC0_CV
 
	`EQU
 (0xFFFA0010Ë;- (
TC0
Ë
Cou¡î
 
VÆue


4190 
AT91C_TC0_IMR
 
	`EQU
 (0xFFFA002CË;- (
TC0
Ë
I¡îru±
 
Mask
 
Regi°î


4192 
AT91C_TC1_RB
 
	`EQU
 (0xFFFA0058Ë;- (
TC1
Ë
Regi°î
 
B


4193 
AT91C_TC1_CCR
 
	`EQU
 (0xFFFA0040Ë;- (
TC1
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4194 
AT91C_TC1_IER
 
	`EQU
 (0xFFFA0064Ë;- (
TC1
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4195 
AT91C_TC1_IDR
 
	`EQU
 (0xFFFA0068Ë;- (
TC1
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4196 
AT91C_TC1_SR
 
	`EQU
 (0xFFFA0060Ë;- (
TC1
Ë
Sètus
 
Regi°î


4197 
AT91C_TC1_CMR
 
	`EQU
 (0xFFFA0044Ë;- (
TC1
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4198 
AT91C_TC1_RA
 
	`EQU
 (0xFFFA0054Ë;- (
TC1
Ë
Regi°î
 
A


4199 
AT91C_TC1_RC
 
	`EQU
 (0xFFFA005CË;- (
TC1
Ë
Regi°î
 
C


4200 
AT91C_TC1_IMR
 
	`EQU
 (0xFFFA006CË;- (
TC1
Ë
I¡îru±
 
Mask
 
Regi°î


4201 
AT91C_TC1_CV
 
	`EQU
 (0xFFFA0050Ë;- (
TC1
Ë
Cou¡î
 
VÆue


4203 
AT91C_TC2_CMR
 
	`EQU
 (0xFFFA0084Ë;- (
TC2
Ë
Ch™√l
 
Mode
 
	`Regi°î
 (
C≠tuª
 Modê/ 
Wavef‹m
 Mode)

4204 
AT91C_TC2_CCR
 
	`EQU
 (0xFFFA0080Ë;- (
TC2
Ë
Ch™√l
 
C⁄åﬁ
 
Regi°î


4205 
AT91C_TC2_CV
 
	`EQU
 (0xFFFA0090Ë;- (
TC2
Ë
Cou¡î
 
VÆue


4206 
AT91C_TC2_RA
 
	`EQU
 (0xFFFA0094Ë;- (
TC2
Ë
Regi°î
 
A


4207 
AT91C_TC2_RB
 
	`EQU
 (0xFFFA0098Ë;- (
TC2
Ë
Regi°î
 
B


4208 
AT91C_TC2_IDR
 
	`EQU
 (0xFFFA00A8Ë;- (
TC2
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4209 
AT91C_TC2_IMR
 
	`EQU
 (0xFFFA00ACË;- (
TC2
Ë
I¡îru±
 
Mask
 
Regi°î


4210 
AT91C_TC2_RC
 
	`EQU
 (0xFFFA009CË;- (
TC2
Ë
Regi°î
 
C


4211 
AT91C_TC2_IER
 
	`EQU
 (0xFFFA00A4Ë;- (
TC2
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4212 
AT91C_TC2_SR
 
	`EQU
 (0xFFFA00A0Ë;- (
TC2
Ë
Sètus
 
Regi°î


4214 
AT91C_TCB_BMR
 
	`EQU
 (0xFFFA00C4Ë;- (
TCB
Ë
TC
 
Block
 
Mode
 
Regi°î


4215 
AT91C_TCB_BCR
 
	`EQU
 (0xFFFA00C0Ë;- (
TCB
Ë
TC
 
Block
 
C⁄åﬁ
 
Regi°î


4217 
AT91C_CAN_MB0_MDL
 
	`EQU
 (0xFFFD0214Ë;- (
CAN_MB0
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4218 
AT91C_CAN_MB0_MAM
 
	`EQU
 (0xFFFD0204Ë;- (
CAN_MB0
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4219 
AT91C_CAN_MB0_MCR
 
	`EQU
 (0xFFFD021CË;- (
CAN_MB0
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4220 
AT91C_CAN_MB0_MID
 
	`EQU
 (0xFFFD0208Ë;- (
CAN_MB0
Ë
MaûBox
 
ID
 
Regi°î


4221 
AT91C_CAN_MB0_MSR
 
	`EQU
 (0xFFFD0210Ë;- (
CAN_MB0
Ë
MaûBox
 
Sètus
 
Regi°î


4222 
AT91C_CAN_MB0_MFID
 
	`EQU
 (0xFFFD020CË;- (
CAN_MB0
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4223 
AT91C_CAN_MB0_MDH
 
	`EQU
 (0xFFFD0218Ë;- (
CAN_MB0
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4224 
AT91C_CAN_MB0_MMR
 
	`EQU
 (0xFFFD0200Ë;- (
CAN_MB0
Ë
MaûBox
 
Mode
 
Regi°î


4226 
AT91C_CAN_MB1_MDL
 
	`EQU
 (0xFFFD0234Ë;- (
CAN_MB1
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4227 
AT91C_CAN_MB1_MID
 
	`EQU
 (0xFFFD0228Ë;- (
CAN_MB1
Ë
MaûBox
 
ID
 
Regi°î


4228 
AT91C_CAN_MB1_MMR
 
	`EQU
 (0xFFFD0220Ë;- (
CAN_MB1
Ë
MaûBox
 
Mode
 
Regi°î


4229 
AT91C_CAN_MB1_MSR
 
	`EQU
 (0xFFFD0230Ë;- (
CAN_MB1
Ë
MaûBox
 
Sètus
 
Regi°î


4230 
AT91C_CAN_MB1_MAM
 
	`EQU
 (0xFFFD0224Ë;- (
CAN_MB1
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4231 
AT91C_CAN_MB1_MDH
 
	`EQU
 (0xFFFD0238Ë;- (
CAN_MB1
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4232 
AT91C_CAN_MB1_MCR
 
	`EQU
 (0xFFFD023CË;- (
CAN_MB1
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4233 
AT91C_CAN_MB1_MFID
 
	`EQU
 (0xFFFD022CË;- (
CAN_MB1
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4235 
AT91C_CAN_MB2_MCR
 
	`EQU
 (0xFFFD025CË;- (
CAN_MB2
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4236 
AT91C_CAN_MB2_MDH
 
	`EQU
 (0xFFFD0258Ë;- (
CAN_MB2
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4237 
AT91C_CAN_MB2_MID
 
	`EQU
 (0xFFFD0248Ë;- (
CAN_MB2
Ë
MaûBox
 
ID
 
Regi°î


4238 
AT91C_CAN_MB2_MDL
 
	`EQU
 (0xFFFD0254Ë;- (
CAN_MB2
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4239 
AT91C_CAN_MB2_MMR
 
	`EQU
 (0xFFFD0240Ë;- (
CAN_MB2
Ë
MaûBox
 
Mode
 
Regi°î


4240 
AT91C_CAN_MB2_MAM
 
	`EQU
 (0xFFFD0244Ë;- (
CAN_MB2
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4241 
AT91C_CAN_MB2_MFID
 
	`EQU
 (0xFFFD024CË;- (
CAN_MB2
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4242 
AT91C_CAN_MB2_MSR
 
	`EQU
 (0xFFFD0250Ë;- (
CAN_MB2
Ë
MaûBox
 
Sètus
 
Regi°î


4244 
AT91C_CAN_MB3_MFID
 
	`EQU
 (0xFFFD026CË;- (
CAN_MB3
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4245 
AT91C_CAN_MB3_MAM
 
	`EQU
 (0xFFFD0264Ë;- (
CAN_MB3
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4246 
AT91C_CAN_MB3_MID
 
	`EQU
 (0xFFFD0268Ë;- (
CAN_MB3
Ë
MaûBox
 
ID
 
Regi°î


4247 
AT91C_CAN_MB3_MCR
 
	`EQU
 (0xFFFD027CË;- (
CAN_MB3
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4248 
AT91C_CAN_MB3_MMR
 
	`EQU
 (0xFFFD0260Ë;- (
CAN_MB3
Ë
MaûBox
 
Mode
 
Regi°î


4249 
AT91C_CAN_MB3_MSR
 
	`EQU
 (0xFFFD0270Ë;- (
CAN_MB3
Ë
MaûBox
 
Sètus
 
Regi°î


4250 
AT91C_CAN_MB3_MDL
 
	`EQU
 (0xFFFD0274Ë;- (
CAN_MB3
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4251 
AT91C_CAN_MB3_MDH
 
	`EQU
 (0xFFFD0278Ë;- (
CAN_MB3
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4253 
AT91C_CAN_MB4_MID
 
	`EQU
 (0xFFFD0288Ë;- (
CAN_MB4
Ë
MaûBox
 
ID
 
Regi°î


4254 
AT91C_CAN_MB4_MMR
 
	`EQU
 (0xFFFD0280Ë;- (
CAN_MB4
Ë
MaûBox
 
Mode
 
Regi°î


4255 
AT91C_CAN_MB4_MDH
 
	`EQU
 (0xFFFD0298Ë;- (
CAN_MB4
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4256 
AT91C_CAN_MB4_MFID
 
	`EQU
 (0xFFFD028CË;- (
CAN_MB4
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4257 
AT91C_CAN_MB4_MSR
 
	`EQU
 (0xFFFD0290Ë;- (
CAN_MB4
Ë
MaûBox
 
Sètus
 
Regi°î


4258 
AT91C_CAN_MB4_MCR
 
	`EQU
 (0xFFFD029CË;- (
CAN_MB4
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4259 
AT91C_CAN_MB4_MDL
 
	`EQU
 (0xFFFD0294Ë;- (
CAN_MB4
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4260 
AT91C_CAN_MB4_MAM
 
	`EQU
 (0xFFFD0284Ë;- (
CAN_MB4
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4262 
AT91C_CAN_MB5_MSR
 
	`EQU
 (0xFFFD02B0Ë;- (
CAN_MB5
Ë
MaûBox
 
Sètus
 
Regi°î


4263 
AT91C_CAN_MB5_MCR
 
	`EQU
 (0xFFFD02BCË;- (
CAN_MB5
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4264 
AT91C_CAN_MB5_MFID
 
	`EQU
 (0xFFFD02ACË;- (
CAN_MB5
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4265 
AT91C_CAN_MB5_MDH
 
	`EQU
 (0xFFFD02B8Ë;- (
CAN_MB5
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4266 
AT91C_CAN_MB5_MID
 
	`EQU
 (0xFFFD02A8Ë;- (
CAN_MB5
Ë
MaûBox
 
ID
 
Regi°î


4267 
AT91C_CAN_MB5_MMR
 
	`EQU
 (0xFFFD02A0Ë;- (
CAN_MB5
Ë
MaûBox
 
Mode
 
Regi°î


4268 
AT91C_CAN_MB5_MDL
 
	`EQU
 (0xFFFD02B4Ë;- (
CAN_MB5
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4269 
AT91C_CAN_MB5_MAM
 
	`EQU
 (0xFFFD02A4Ë;- (
CAN_MB5
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4271 
AT91C_CAN_MB6_MFID
 
	`EQU
 (0xFFFD02CCË;- (
CAN_MB6
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4272 
AT91C_CAN_MB6_MID
 
	`EQU
 (0xFFFD02C8Ë;- (
CAN_MB6
Ë
MaûBox
 
ID
 
Regi°î


4273 
AT91C_CAN_MB6_MAM
 
	`EQU
 (0xFFFD02C4Ë;- (
CAN_MB6
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4274 
AT91C_CAN_MB6_MSR
 
	`EQU
 (0xFFFD02D0Ë;- (
CAN_MB6
Ë
MaûBox
 
Sètus
 
Regi°î


4275 
AT91C_CAN_MB6_MDL
 
	`EQU
 (0xFFFD02D4Ë;- (
CAN_MB6
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4276 
AT91C_CAN_MB6_MCR
 
	`EQU
 (0xFFFD02DCË;- (
CAN_MB6
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4277 
AT91C_CAN_MB6_MDH
 
	`EQU
 (0xFFFD02D8Ë;- (
CAN_MB6
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4278 
AT91C_CAN_MB6_MMR
 
	`EQU
 (0xFFFD02C0Ë;- (
CAN_MB6
Ë
MaûBox
 
Mode
 
Regi°î


4280 
AT91C_CAN_MB7_MCR
 
	`EQU
 (0xFFFD02FCË;- (
CAN_MB7
Ë
MaûBox
 
C⁄åﬁ
 
Regi°î


4281 
AT91C_CAN_MB7_MDH
 
	`EQU
 (0xFFFD02F8Ë;- (
CAN_MB7
Ë
MaûBox
 
D©a
 
High
 
Regi°î


4282 
AT91C_CAN_MB7_MFID
 
	`EQU
 (0xFFFD02ECË;- (
CAN_MB7
Ë
MaûBox
 
Famûy
 
ID
 
Regi°î


4283 
AT91C_CAN_MB7_MDL
 
	`EQU
 (0xFFFD02F4Ë;- (
CAN_MB7
Ë
MaûBox
 
D©a
 
Low
 
Regi°î


4284 
AT91C_CAN_MB7_MID
 
	`EQU
 (0xFFFD02E8Ë;- (
CAN_MB7
Ë
MaûBox
 
ID
 
Regi°î


4285 
AT91C_CAN_MB7_MMR
 
	`EQU
 (0xFFFD02E0Ë;- (
CAN_MB7
Ë
MaûBox
 
Mode
 
Regi°î


4286 
AT91C_CAN_MB7_MAM
 
	`EQU
 (0xFFFD02E4Ë;- (
CAN_MB7
Ë
MaûBox
 
Ac˚±™˚
 
Mask
 
Regi°î


4287 
AT91C_CAN_MB7_MSR
 
	`EQU
 (0xFFFD02F0Ë;- (
CAN_MB7
Ë
MaûBox
 
Sètus
 
Regi°î


4289 
AT91C_CAN_TCR
 
	`EQU
 (0xFFFD0024Ë;- (
CAN
Ë
Tøns„r
 
Comm™d
 
Regi°î


4290 
AT91C_CAN_IMR
 
	`EQU
 (0xFFFD000CË;- (
CAN
Ë
I¡îru±
 
Mask
 
Regi°î


4291 
AT91C_CAN_IER
 
	`EQU
 (0xFFFD0004Ë;- (
CAN
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4292 
AT91C_CAN_ECR
 
	`EQU
 (0xFFFD0020Ë;- (
CAN
Ë
Eº‹
 
Cou¡î
 
Regi°î


4293 
AT91C_CAN_TIMESTP
 
	`EQU
 (0xFFFD001CË;- (
CAN
Ë
Time
 
Sèmp
 
Regi°î


4294 
AT91C_CAN_MR
 
	`EQU
 (0xFFFD0000Ë;- (
CAN
Ë
Mode
 
Regi°î


4295 
AT91C_CAN_IDR
 
	`EQU
 (0xFFFD0008Ë;- (
CAN
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4296 
AT91C_CAN_ACR
 
	`EQU
 (0xFFFD0028Ë;- (
CAN
Ë
Ab‹t
 
Comm™d
 
Regi°î


4297 
AT91C_CAN_TIM
 
	`EQU
 (0xFFFD0018Ë;- (
CAN
Ë
Timî
 
Regi°î


4298 
AT91C_CAN_SR
 
	`EQU
 (0xFFFD0010Ë;- (
CAN
Ë
Sètus
 
Regi°î


4299 
AT91C_CAN_BR
 
	`EQU
 (0xFFFD0014Ë;- (
CAN
Ë
Baudøã
 
Regi°î


4300 
AT91C_CAN_VR
 
	`EQU
 (0xFFFD00FCË;- (
CAN
Ë
Vîsi⁄
 
Regi°î


4302 
AT91C_EMAC_ISR
 
	`EQU
 (0xFFFDC024Ë;- (
EMAC
Ë
I¡îru±
 
Sètus
 
Regi°î


4303 
AT91C_EMAC_SA4H
 
	`EQU
 (0xFFFDC0B4Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 4 
T›
, 
La°
 2 
byãs


4304 
AT91C_EMAC_SA1L
 
	`EQU
 (0xFFFDC098Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 1 
BŸtom
, 
Fú°
 4 
byãs


4305 
AT91C_EMAC_ELE
 
	`EQU
 (0xFFFDC078Ë;- (
EMAC
Ë
Ex˚ssive
 
Lígth
 
Eº‹s
 
Regi°î


4306 
AT91C_EMAC_LCOL
 
	`EQU
 (0xFFFDC05CË;- (
EMAC
Ë
L©e
 
Cﬁlisi⁄
 
Regi°î


4307 
AT91C_EMAC_RLE
 
	`EQU
 (0xFFFDC088Ë;- (
EMAC
Ë
Re˚ive
 
Lígth
 
Fõld
 
Mism©ch
 
Regi°î


4308 
AT91C_EMAC_WOL
 
	`EQU
 (0xFFFDC0C4Ë;- (
EMAC
Ë
Wake
 
On
 
LAN
 
Regi°î


4309 
AT91C_EMAC_DTF
 
	`EQU
 (0xFFFDC058Ë;- (
EMAC
Ë
De„ºed
 
Tønsmissi⁄
 
Føme
 
Regi°î


4310 
AT91C_EMAC_TUND
 
	`EQU
 (0xFFFDC064Ë;- (
EMAC
Ë
Tønsmô
 
Undîrun
 
Eº‹
 
Regi°î


4311 
AT91C_EMAC_NCR
 
	`EQU
 (0xFFFDC000Ë;- (
EMAC
Ë
Nëw‹k
 
C⁄åﬁ
 
Regi°î


4312 
AT91C_EMAC_SA4L
 
	`EQU
 (0xFFFDC0B0Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 4 
BŸtom
, 
Fú°
 4 
byãs


4313 
AT91C_EMAC_RSR
 
	`EQU
 (0xFFFDC020Ë;- (
EMAC
Ë
Re˚ive
 
Sètus
 
Regi°î


4314 
AT91C_EMAC_SA3L
 
	`EQU
 (0xFFFDC0A8Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 3 
BŸtom
, 
Fú°
 4 
byãs


4315 
AT91C_EMAC_TSR
 
	`EQU
 (0xFFFDC014Ë;- (
EMAC
Ë
Tønsmô
 
Sètus
 
Regi°î


4316 
AT91C_EMAC_IDR
 
	`EQU
 (0xFFFDC02CË;- (
EMAC
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4317 
AT91C_EMAC_RSE
 
	`EQU
 (0xFFFDC074Ë;- (
EMAC
Ë
Re˚ive
 
Symbﬁ
 
Eº‹s
 
Regi°î


4318 
AT91C_EMAC_ECOL
 
	`EQU
 (0xFFFDC060Ë;- (
EMAC
Ë
Ex˚ssive
 
Cﬁlisi⁄
 
Regi°î


4319 
AT91C_EMAC_TID
 
	`EQU
 (0xFFFDC0B8Ë;- (
EMAC
Ë
Ty≥
 
ID
 
Checkög
 
Regi°î


4320 
AT91C_EMAC_HRB
 
	`EQU
 (0xFFFDC090Ë;- (
EMAC
Ë
Hash
 
Addªss
 
BŸtom
[31:0]

4321 
AT91C_EMAC_TBQP
 
	`EQU
 (0xFFFDC01CË;- (
EMAC
Ë
Tønsmô
 
Buf„r
 
Queue
 
Poöãr


4322 
AT91C_EMAC_USRIO
 
	`EQU
 (0xFFFDC0C0Ë;- (
EMAC
Ë
USER
 
I≈ut
/
Ouçut
 
Regi°î


4323 
AT91C_EMAC_PTR
 
	`EQU
 (0xFFFDC038Ë;- (
EMAC
Ë
Pau£
 
Time
 
Regi°î


4324 
AT91C_EMAC_SA2H
 
	`EQU
 (0xFFFDC0A4Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 2 
T›
, 
La°
 2 
byãs


4325 
AT91C_EMAC_ROV
 
	`EQU
 (0xFFFDC070Ë;- (
EMAC
Ë
Re˚ive
 
Ovîrun
 
Eº‹s
 
Regi°î


4326 
AT91C_EMAC_ALE
 
	`EQU
 (0xFFFDC054Ë;- (
EMAC
Ë
Alignmít
 
Eº‹
 
Regi°î


4327 
AT91C_EMAC_RJA
 
	`EQU
 (0xFFFDC07CË;- (
EMAC
Ë
Re˚ive
 
Jabbîs
 
Regi°î


4328 
AT91C_EMAC_RBQP
 
	`EQU
 (0xFFFDC018Ë;- (
EMAC
Ë
Re˚ive
 
Buf„r
 
Queue
 
Poöãr


4329 
AT91C_EMAC_TPF
 
	`EQU
 (0xFFFDC08CË;- (
EMAC
Ë
Tønsmôãd
 
Pau£
 
Fømes
 
Regi°î


4330 
AT91C_EMAC_NCFGR
 
	`EQU
 (0xFFFDC004Ë;- (
EMAC
Ë
Nëw‹k
 
C⁄figuøti⁄
 
Regi°î


4331 
AT91C_EMAC_HRT
 
	`EQU
 (0xFFFDC094Ë;- (
EMAC
Ë
Hash
 
Addªss
 
T›
[63:32]

4332 
AT91C_EMAC_USF
 
	`EQU
 (0xFFFDC080Ë;- (
EMAC
Ë
Undîsize
 
Fømes
 
Regi°î


4333 
AT91C_EMAC_FCSE
 
	`EQU
 (0xFFFDC050Ë;- (
EMAC
Ë
Føme
 
Check
 
Sequí˚
 
Eº‹
 
Regi°î


4334 
AT91C_EMAC_TPQ
 
	`EQU
 (0xFFFDC0BCË;- (
EMAC
Ë
Tønsmô
 
Pau£
 
Qu™tum
 
Regi°î


4335 
AT91C_EMAC_MAN
 
	`EQU
 (0xFFFDC034Ë;- (
EMAC
Ë
PHY
 
Maöã«n˚
 
Regi°î


4336 
AT91C_EMAC_FTO
 
	`EQU
 (0xFFFDC040Ë;- (
EMAC
Ë
Fømes
 
Tønsmôãd
 
OK
 
Regi°î


4337 
AT91C_EMAC_REV
 
	`EQU
 (0xFFFDC0FCË;- (
EMAC
Ë
Revisi⁄
 
Regi°î


4338 
AT91C_EMAC_IMR
 
	`EQU
 (0xFFFDC030Ë;- (
EMAC
Ë
I¡îru±
 
Mask
 
Regi°î


4339 
AT91C_EMAC_SCF
 
	`EQU
 (0xFFFDC044Ë;- (
EMAC
Ë
SögÀ
 
Cﬁlisi⁄
 
Føme
 
Regi°î


4340 
AT91C_EMAC_PFR
 
	`EQU
 (0xFFFDC03CË;- (
EMAC
Ë
Pau£
 
Fømes
 
ª˚ived
 
Regi°î


4341 
AT91C_EMAC_MCF
 
	`EQU
 (0xFFFDC048Ë;- (
EMAC
Ë
Mu…ùÀ
 
Cﬁlisi⁄
 
Føme
 
Regi°î


4342 
AT91C_EMAC_NSR
 
	`EQU
 (0xFFFDC008Ë;- (
EMAC
Ë
Nëw‹k
 
Sètus
 
Regi°î


4343 
AT91C_EMAC_SA2L
 
	`EQU
 (0xFFFDC0A0Ë;- (
EMAC
Ë
S≥cific
 
Addªss
 2 
BŸtom
, 
Fú°
 4 
byãs


4344 
AT91C_EMAC_FRO
 
	`EQU
 (0xFFFDC04CË;- (
EMAC
Ë
Fømes
 
Re˚ived
 
OK
 
Regi°î


4345 
AT91C_EMAC_IER
 
	`EQU
 (0xFFFDC028Ë;- (
EMAC
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4346 
AT91C_EMAC_SA1H
 
	`EQU
 (0xFFFDC09CË;- (
EMAC
Ë
S≥cific
 
Addªss
 1 
T›
, 
La°
 2 
byãs


4347 
AT91C_EMAC_CSE
 
	`EQU
 (0xFFFDC068Ë;- (
EMAC
Ë
C¨rõr
 
Sí£
 
Eº‹
 
Regi°î


4348 
AT91C_EMAC_SA3H
 
	`EQU
 (0xFFFDC0ACË;- (
EMAC
Ë
S≥cific
 
Addªss
 3 
T›
, 
La°
 2 
byãs


4349 
AT91C_EMAC_RRE
 
	`EQU
 (0xFFFDC06CË;- (
EMAC
Ë
Re˚ive
 
Ressour˚
 
Eº‹
 
Regi°î


4350 
AT91C_EMAC_STE
 
	`EQU
 (0xFFFDC084Ë;- (
EMAC
Ë
SQE
 
Te°
 
Eº‹
 
Regi°î


4352 
AT91C_ADC_PTSR
 
	`EQU
 (0xFFFD8124Ë;- (
PDC_ADC
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4353 
AT91C_ADC_PTCR
 
	`EQU
 (0xFFFD8120Ë;- (
PDC_ADC
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4354 
AT91C_ADC_TNPR
 
	`EQU
 (0xFFFD8118Ë;- (
PDC_ADC
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4355 
AT91C_ADC_TNCR
 
	`EQU
 (0xFFFD811CË;- (
PDC_ADC
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4356 
AT91C_ADC_RNPR
 
	`EQU
 (0xFFFD8110Ë;- (
PDC_ADC
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4357 
AT91C_ADC_RNCR
 
	`EQU
 (0xFFFD8114Ë;- (
PDC_ADC
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4358 
AT91C_ADC_RPR
 
	`EQU
 (0xFFFD8100Ë;- (
PDC_ADC
Ë
Re˚ive
 
Poöãr
 
Regi°î


4359 
AT91C_ADC_TCR
 
	`EQU
 (0xFFFD810CË;- (
PDC_ADC
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4360 
AT91C_ADC_TPR
 
	`EQU
 (0xFFFD8108Ë;- (
PDC_ADC
Ë
Tønsmô
 
Poöãr
 
Regi°î


4361 
AT91C_ADC_RCR
 
	`EQU
 (0xFFFD8104Ë;- (
PDC_ADC
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4363 
AT91C_ADC_CDR2
 
	`EQU
 (0xFFFD8038Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 2

4364 
AT91C_ADC_CDR3
 
	`EQU
 (0xFFFD803CË;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 3

4365 
AT91C_ADC_CDR0
 
	`EQU
 (0xFFFD8030Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 0

4366 
AT91C_ADC_CDR5
 
	`EQU
 (0xFFFD8044Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 5

4367 
AT91C_ADC_CHDR
 
	`EQU
 (0xFFFD8014Ë;- (
ADC
ËADC 
Ch™√l
 
DißbÀ
 
Regi°î


4368 
AT91C_ADC_SR
 
	`EQU
 (0xFFFD801CË;- (
ADC
ËADC 
Sètus
 
Regi°î


4369 
AT91C_ADC_CDR4
 
	`EQU
 (0xFFFD8040Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 4

4370 
AT91C_ADC_CDR1
 
	`EQU
 (0xFFFD8034Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 1

4371 
AT91C_ADC_LCDR
 
	`EQU
 (0xFFFD8020Ë;- (
ADC
ËADC 
La°
 
C⁄vîãd
 
D©a
 
Regi°î


4372 
AT91C_ADC_IDR
 
	`EQU
 (0xFFFD8028Ë;- (
ADC
ËADC 
I¡îru±
 
DißbÀ
 
Regi°î


4373 
AT91C_ADC_CR
 
	`EQU
 (0xFFFD8000Ë;- (
ADC
ËADC 
C⁄åﬁ
 
Regi°î


4374 
AT91C_ADC_CDR7
 
	`EQU
 (0xFFFD804CË;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 7

4375 
AT91C_ADC_CDR6
 
	`EQU
 (0xFFFD8048Ë;- (
ADC
ËADC 
Ch™√l
 
D©a
 
Regi°î
 6

4376 
AT91C_ADC_IER
 
	`EQU
 (0xFFFD8024Ë;- (
ADC
ËADC 
I¡îru±
 
E«bÀ
 
Regi°î


4377 
AT91C_ADC_CHER
 
	`EQU
 (0xFFFD8010Ë;- (
ADC
ËADC 
Ch™√l
 
E«bÀ
 
Regi°î


4378 
AT91C_ADC_CHSR
 
	`EQU
 (0xFFFD8018Ë;- (
ADC
ËADC 
Ch™√l
 
Sètus
 
Regi°î


4379 
AT91C_ADC_MR
 
	`EQU
 (0xFFFD8004Ë;- (
ADC
ËADC 
Mode
 
Regi°î


4380 
AT91C_ADC_IMR
 
	`EQU
 (0xFFFD802CË;- (
ADC
ËADC 
I¡îru±
 
Mask
 
Regi°î


4382 
AT91C_AES_TPR
 
	`EQU
 (0xFFFA4108Ë;- (
PDC_AES
Ë
Tønsmô
 
Poöãr
 
Regi°î


4383 
AT91C_AES_PTCR
 
	`EQU
 (0xFFFA4120Ë;- (
PDC_AES
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4384 
AT91C_AES_RNPR
 
	`EQU
 (0xFFFA4110Ë;- (
PDC_AES
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4385 
AT91C_AES_TNCR
 
	`EQU
 (0xFFFA411CË;- (
PDC_AES
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4386 
AT91C_AES_TCR
 
	`EQU
 (0xFFFA410CË;- (
PDC_AES
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4387 
AT91C_AES_RCR
 
	`EQU
 (0xFFFA4104Ë;- (
PDC_AES
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4388 
AT91C_AES_RNCR
 
	`EQU
 (0xFFFA4114Ë;- (
PDC_AES
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4389 
AT91C_AES_TNPR
 
	`EQU
 (0xFFFA4118Ë;- (
PDC_AES
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4390 
AT91C_AES_RPR
 
	`EQU
 (0xFFFA4100Ë;- (
PDC_AES
Ë
Re˚ive
 
Poöãr
 
Regi°î


4391 
AT91C_AES_PTSR
 
	`EQU
 (0xFFFA4124Ë;- (
PDC_AES
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4393 
AT91C_AES_IVxR
 
	`EQU
 (0xFFFA4060Ë;- (
AES
Ë
Inôüliz©i⁄
 
Ve˘‹
 
x
 
Regi°î


4394 
AT91C_AES_MR
 
	`EQU
 (0xFFFA4004Ë;- (
AES
Ë
Mode
 
Regi°î


4395 
AT91C_AES_VR
 
	`EQU
 (0xFFFA40FCË;- (
AES
ËAES 
Vîsi⁄
 
Regi°î


4396 
AT91C_AES_ODATAxR
 
	`EQU
 (0xFFFA4050Ë;- (
AES
Ë
Ouçut
 
D©a
 
x
 
Regi°î


4397 
AT91C_AES_IDATAxR
 
	`EQU
 (0xFFFA4040Ë;- (
AES
Ë
I≈ut
 
D©a
 
x
 
Regi°î


4398 
AT91C_AES_CR
 
	`EQU
 (0xFFFA4000Ë;- (
AES
Ë
C⁄åﬁ
 
Regi°î


4399 
AT91C_AES_IDR
 
	`EQU
 (0xFFFA4014Ë;- (
AES
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4400 
AT91C_AES_IMR
 
	`EQU
 (0xFFFA4018Ë;- (
AES
Ë
I¡îru±
 
Mask
 
Regi°î


4401 
AT91C_AES_IER
 
	`EQU
 (0xFFFA4010Ë;- (
AES
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4402 
AT91C_AES_KEYWxR
 
	`EQU
 (0xFFFA4020Ë;- (
AES
Ë
Key
 
W‹d
 
x
 
Regi°î


4403 
AT91C_AES_ISR
 
	`EQU
 (0xFFFA401CË;- (
AES
Ë
I¡îru±
 
Sètus
 
Regi°î


4405 
AT91C_TDES_RNCR
 
	`EQU
 (0xFFFA8114Ë;- (
PDC_TDES
Ë
Re˚ive
 
Next
 
Cou¡î
 
Regi°î


4406 
AT91C_TDES_TCR
 
	`EQU
 (0xFFFA810CË;- (
PDC_TDES
Ë
Tønsmô
 
Cou¡î
 
Regi°î


4407 
AT91C_TDES_RCR
 
	`EQU
 (0xFFFA8104Ë;- (
PDC_TDES
Ë
Re˚ive
 
Cou¡î
 
Regi°î


4408 
AT91C_TDES_TNPR
 
	`EQU
 (0xFFFA8118Ë;- (
PDC_TDES
Ë
Tønsmô
 
Next
 
Poöãr
 
Regi°î


4409 
AT91C_TDES_RNPR
 
	`EQU
 (0xFFFA8110Ë;- (
PDC_TDES
Ë
Re˚ive
 
Next
 
Poöãr
 
Regi°î


4410 
AT91C_TDES_RPR
 
	`EQU
 (0xFFFA8100Ë;- (
PDC_TDES
Ë
Re˚ive
 
Poöãr
 
Regi°î


4411 
AT91C_TDES_TNCR
 
	`EQU
 (0xFFFA811CË;- (
PDC_TDES
Ë
Tønsmô
 
Next
 
Cou¡î
 
Regi°î


4412 
AT91C_TDES_TPR
 
	`EQU
 (0xFFFA8108Ë;- (
PDC_TDES
Ë
Tønsmô
 
Poöãr
 
Regi°î


4413 
AT91C_TDES_PTSR
 
	`EQU
 (0xFFFA8124Ë;- (
PDC_TDES
Ë
PDC
 
Tøns„r
 
Sètus
 
Regi°î


4414 
AT91C_TDES_PTCR
 
	`EQU
 (0xFFFA8120Ë;- (
PDC_TDES
Ë
PDC
 
Tøns„r
 
C⁄åﬁ
 
Regi°î


4416 
AT91C_TDES_KEY2WxR
 
	`EQU
 (0xFFFA8028Ë;- (
TDES
Ë
Key
 2 
W‹d
 
x
 
Regi°î


4417 
AT91C_TDES_KEY3WxR
 
	`EQU
 (0xFFFA8030Ë;- (
TDES
Ë
Key
 3 
W‹d
 
x
 
Regi°î


4418 
AT91C_TDES_IDR
 
	`EQU
 (0xFFFA8014Ë;- (
TDES
Ë
I¡îru±
 
DißbÀ
 
Regi°î


4419 
AT91C_TDES_VR
 
	`EQU
 (0xFFFA80FCË;- (
TDES
ËTDES 
Vîsi⁄
 
Regi°î


4420 
AT91C_TDES_IVxR
 
	`EQU
 (0xFFFA8060Ë;- (
TDES
Ë
Inôüliz©i⁄
 
Ve˘‹
 
x
 
Regi°î


4421 
AT91C_TDES_ODATAxR
 
	`EQU
 (0xFFFA8050Ë;- (
TDES
Ë
Ouçut
 
D©a
 
x
 
Regi°î


4422 
AT91C_TDES_IMR
 
	`EQU
 (0xFFFA8018Ë;- (
TDES
Ë
I¡îru±
 
Mask
 
Regi°î


4423 
AT91C_TDES_MR
 
	`EQU
 (0xFFFA8004Ë;- (
TDES
Ë
Mode
 
Regi°î


4424 
AT91C_TDES_CR
 
	`EQU
 (0xFFFA8000Ë;- (
TDES
Ë
C⁄åﬁ
 
Regi°î


4425 
AT91C_TDES_IER
 
	`EQU
 (0xFFFA8010Ë;- (
TDES
Ë
I¡îru±
 
E«bÀ
 
Regi°î


4426 
AT91C_TDES_ISR
 
	`EQU
 (0xFFFA801CË;- (
TDES
Ë
I¡îru±
 
Sètus
 
Regi°î


4427 
AT91C_TDES_IDATAxR
 
	`EQU
 (0xFFFA8040Ë;- (
TDES
Ë
I≈ut
 
D©a
 
x
 
Regi°î


4428 
AT91C_TDES_KEY1WxR
 
	`EQU
 (0xFFFA8020Ë;- (
TDES
Ë
Key
 1 
W‹d
 
x
 
Regi°î


4433 
AT91C_PIO_PA0
 
	`EQU
 (1 << 0Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA0


4434 
AT91C_PA0_RXD0
 
	`EQU
 (
AT91C_PIO_PA0
Ë;- 
USART
 0 
Re˚ive
 
D©a


4435 
AT91C_PIO_PA1
 
	`EQU
 (1 << 1Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA1


4436 
AT91C_PA1_TXD0
 
	`EQU
 (
AT91C_PIO_PA1
Ë;- 
USART
 0 
Tønsmô
 
D©a


4437 
AT91C_PIO_PA10
 
	`EQU
 (1 << 10Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA10


4438 
AT91C_PA10_TWD
 
	`EQU
 (
AT91C_PIO_PA10
Ë;- 
TWI
 
Two
-
wúe
 
Sîül
 
D©a


4439 
AT91C_PIO_PA11
 
	`EQU
 (1 << 11Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA11


4440 
AT91C_PA11_TWCK
 
	`EQU
 (
AT91C_PIO_PA11
Ë;- 
TWI
 
Two
-
wúe
 
Sîül
 
Clock


4441 
AT91C_PIO_PA12
 
	`EQU
 (1 << 12Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA12


4442 
AT91C_PA12_NPCS00
 
	`EQU
 (
AT91C_PIO_PA12
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 0

4443 
AT91C_PIO_PA13
 
	`EQU
 (1 << 13Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA13


4444 
AT91C_PA13_NPCS01
 
	`EQU
 (
AT91C_PIO_PA13
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4445 
AT91C_PA13_PCK1
 
	`EQU
 (
AT91C_PIO_PA13
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4446 
AT91C_PIO_PA14
 
	`EQU
 (1 << 14Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA14


4447 
AT91C_PA14_NPCS02
 
	`EQU
 (
AT91C_PIO_PA14
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4448 
AT91C_PA14_IRQ1
 
	`EQU
 (
AT91C_PIO_PA14
Ë;- 
Exã∫Æ
 
I¡îru±
 1

4449 
AT91C_PIO_PA15
 
	`EQU
 (1 << 15Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA15


4450 
AT91C_PA15_NPCS03
 
	`EQU
 (
AT91C_PIO_PA15
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4451 
AT91C_PA15_TCLK2
 
	`EQU
 (
AT91C_PIO_PA15
Ë;- 
Timî
 
Cou¡î
 2 
exã∫Æ
 
˛ock
 
öput


4452 
AT91C_PIO_PA16
 
	`EQU
 (1 << 16Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA16


4453 
AT91C_PA16_MISO0
 
	`EQU
 (
AT91C_PIO_PA16
Ë;- 
SPI
 0 
Ma°î
 
In
 
Sœve


4454 
AT91C_PIO_PA17
 
	`EQU
 (1 << 17Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA17


4455 
AT91C_PA17_MOSI0
 
	`EQU
 (
AT91C_PIO_PA17
Ë;- 
SPI
 0 
Ma°î
 
Out
 
Sœve


4456 
AT91C_PIO_PA18
 
	`EQU
 (1 << 18Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA18


4457 
AT91C_PA18_SPCK0
 
	`EQU
 (
AT91C_PIO_PA18
Ë;- 
SPI
 0 
Sîül
 
Clock


4458 
AT91C_PIO_PA19
 
	`EQU
 (1 << 19Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA19


4459 
AT91C_PA19_CANRX
 
	`EQU
 (
AT91C_PIO_PA19
Ë;- 
CAN
 
Re˚ive


4460 
AT91C_PIO_PA2
 
	`EQU
 (1 << 2Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA2


4461 
AT91C_PA2_SCK0
 
	`EQU
 (
AT91C_PIO_PA2
Ë;- 
USART
 0 
Sîül
 
Clock


4462 
AT91C_PA2_NPCS11
 
	`EQU
 (
AT91C_PIO_PA2
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4463 
AT91C_PIO_PA20
 
	`EQU
 (1 << 20Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA20


4464 
AT91C_PA20_CANTX
 
	`EQU
 (
AT91C_PIO_PA20
Ë;- 
CAN
 
Tønsmô


4465 
AT91C_PIO_PA21
 
	`EQU
 (1 << 21Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA21


4466 
AT91C_PA21_TF
 
	`EQU
 (
AT91C_PIO_PA21
Ë;- 
SSC
 
Tønsmô
 
Føme
 
Sync


4467 
AT91C_PA21_NPCS10
 
	`EQU
 (
AT91C_PIO_PA21
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 0

4468 
AT91C_PIO_PA22
 
	`EQU
 (1 << 22Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA22


4469 
AT91C_PA22_TK
 
	`EQU
 (
AT91C_PIO_PA22
Ë;- 
SSC
 
Tønsmô
 
Clock


4470 
AT91C_PA22_SPCK1
 
	`EQU
 (
AT91C_PIO_PA22
Ë;- 
SPI
 1 
Sîül
 
Clock


4471 
AT91C_PIO_PA23
 
	`EQU
 (1 << 23Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA23


4472 
AT91C_PA23_TD
 
	`EQU
 (
AT91C_PIO_PA23
Ë;- 
SSC
 
Tønsmô
 
d©a


4473 
AT91C_PA23_MOSI1
 
	`EQU
 (
AT91C_PIO_PA23
Ë;- 
SPI
 1 
Ma°î
 
Out
 
Sœve


4474 
AT91C_PIO_PA24
 
	`EQU
 (1 << 24Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA24


4475 
AT91C_PA24_RD
 
	`EQU
 (
AT91C_PIO_PA24
Ë;- 
SSC
 
Re˚ive
 
D©a


4476 
AT91C_PA24_MISO1
 
	`EQU
 (
AT91C_PIO_PA24
Ë;- 
SPI
 1 
Ma°î
 
In
 
Sœve


4477 
AT91C_PIO_PA25
 
	`EQU
 (1 << 25Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA25


4478 
AT91C_PA25_RK
 
	`EQU
 (
AT91C_PIO_PA25
Ë;- 
SSC
 
Re˚ive
 
Clock


4479 
AT91C_PA25_NPCS11
 
	`EQU
 (
AT91C_PIO_PA25
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4480 
AT91C_PIO_PA26
 
	`EQU
 (1 << 26Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA26


4481 
AT91C_PA26_RF
 
	`EQU
 (
AT91C_PIO_PA26
Ë;- 
SSC
 
Re˚ive
 
Føme
 
Sync


4482 
AT91C_PA26_NPCS12
 
	`EQU
 (
AT91C_PIO_PA26
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4483 
AT91C_PIO_PA27
 
	`EQU
 (1 << 27Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA27


4484 
AT91C_PA27_DRXD
 
	`EQU
 (
AT91C_PIO_PA27
Ë;- 
DBGU
 
Debug
 
Re˚ive
 
D©a


4485 
AT91C_PA27_PCK3
 
	`EQU
 (
AT91C_PIO_PA27
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 3

4486 
AT91C_PIO_PA28
 
	`EQU
 (1 << 28Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA28


4487 
AT91C_PA28_DTXD
 
	`EQU
 (
AT91C_PIO_PA28
Ë;- 
DBGU
 
Debug
 
Tønsmô
 
D©a


4488 
AT91C_PIO_PA29
 
	`EQU
 (1 << 29Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA29


4489 
AT91C_PA29_FIQ
 
	`EQU
 (
AT91C_PIO_PA29
Ë;- 
AIC
 
Fa°
 
I¡îru±
 
I≈ut


4490 
AT91C_PA29_NPCS13
 
	`EQU
 (
AT91C_PIO_PA29
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4491 
AT91C_PIO_PA3
 
	`EQU
 (1 << 3Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA3


4492 
AT91C_PA3_RTS0
 
	`EQU
 (
AT91C_PIO_PA3
Ë;- 
USART
 0 
Ródy
 
To
 
Síd


4493 
AT91C_PA3_NPCS12
 
	`EQU
 (
AT91C_PIO_PA3
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4494 
AT91C_PIO_PA30
 
	`EQU
 (1 << 30Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA30


4495 
AT91C_PA30_IRQ0
 
	`EQU
 (
AT91C_PIO_PA30
Ë;- 
Exã∫Æ
 
I¡îru±
 0

4496 
AT91C_PA30_PCK2
 
	`EQU
 (
AT91C_PIO_PA30
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4497 
AT91C_PIO_PA4
 
	`EQU
 (1 << 4Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA4


4498 
AT91C_PA4_CTS0
 
	`EQU
 (
AT91C_PIO_PA4
Ë;- 
USART
 0 
CÀ¨
 
To
 
Síd


4499 
AT91C_PA4_NPCS13
 
	`EQU
 (
AT91C_PIO_PA4
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4500 
AT91C_PIO_PA5
 
	`EQU
 (1 << 5Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA5


4501 
AT91C_PA5_RXD1
 
	`EQU
 (
AT91C_PIO_PA5
Ë;- 
USART
 1 
Re˚ive
 
D©a


4502 
AT91C_PIO_PA6
 
	`EQU
 (1 << 6Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA6


4503 
AT91C_PA6_TXD1
 
	`EQU
 (
AT91C_PIO_PA6
Ë;- 
USART
 1 
Tønsmô
 
D©a


4504 
AT91C_PIO_PA7
 
	`EQU
 (1 << 7Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA7


4505 
AT91C_PA7_SCK1
 
	`EQU
 (
AT91C_PIO_PA7
Ë;- 
USART
 1 
Sîül
 
Clock


4506 
AT91C_PA7_NPCS01
 
	`EQU
 (
AT91C_PIO_PA7
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4507 
AT91C_PIO_PA8
 
	`EQU
 (1 << 8Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA8


4508 
AT91C_PA8_RTS1
 
	`EQU
 (
AT91C_PIO_PA8
Ë;- 
USART
 1 
Ródy
 
To
 
Síd


4509 
AT91C_PA8_NPCS02
 
	`EQU
 (
AT91C_PIO_PA8
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4510 
AT91C_PIO_PA9
 
	`EQU
 (1 << 9Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PA9


4511 
AT91C_PA9_CTS1
 
	`EQU
 (
AT91C_PIO_PA9
Ë;- 
USART
 1 
CÀ¨
 
To
 
Síd


4512 
AT91C_PA9_NPCS03
 
	`EQU
 (
AT91C_PIO_PA9
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4513 
AT91C_PIO_PB0
 
	`EQU
 (1 << 0Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB0


4514 
AT91C_PB0_ETXCK_EREFCK
 
	`EQU
 (
AT91C_PIO_PB0
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
Clock
/
Re„ªn˚
 Clock

4515 
AT91C_PB0_PCK0
 
	`EQU
 (
AT91C_PIO_PB0
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 0

4516 
AT91C_PIO_PB1
 
	`EQU
 (1 << 1Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB1


4517 
AT91C_PB1_ETXEN
 
	`EQU
 (
AT91C_PIO_PB1
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
E«bÀ


4518 
AT91C_PIO_PB10
 
	`EQU
 (1 << 10Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB10


4519 
AT91C_PB10_ETX2
 
	`EQU
 (
AT91C_PIO_PB10
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 2

4520 
AT91C_PB10_NPCS11
 
	`EQU
 (
AT91C_PIO_PB10
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4521 
AT91C_PIO_PB11
 
	`EQU
 (1 << 11Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB11


4522 
AT91C_PB11_ETX3
 
	`EQU
 (
AT91C_PIO_PB11
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 3

4523 
AT91C_PB11_NPCS12
 
	`EQU
 (
AT91C_PIO_PB11
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4524 
AT91C_PIO_PB12
 
	`EQU
 (1 << 12Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB12


4525 
AT91C_PB12_ETXER
 
	`EQU
 (
AT91C_PIO_PB12
Ë;- 
Ethî√t
 
MAC
 
Tønsmikt
 
Codög
 
Eº‹


4526 
AT91C_PB12_TCLK0
 
	`EQU
 (
AT91C_PIO_PB12
Ë;- 
Timî
 
Cou¡î
 0 
exã∫Æ
 
˛ock
 
öput


4527 
AT91C_PIO_PB13
 
	`EQU
 (1 << 13Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB13


4528 
AT91C_PB13_ERX2
 
	`EQU
 (
AT91C_PIO_PB13
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 2

4529 
AT91C_PB13_NPCS01
 
	`EQU
 (
AT91C_PIO_PB13
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 1

4530 
AT91C_PIO_PB14
 
	`EQU
 (1 << 14Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB14


4531 
AT91C_PB14_ERX3
 
	`EQU
 (
AT91C_PIO_PB14
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 3

4532 
AT91C_PB14_NPCS02
 
	`EQU
 (
AT91C_PIO_PB14
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 2

4533 
AT91C_PIO_PB15
 
	`EQU
 (1 << 15Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB15


4534 
AT91C_PB15_ERXDV
 
	`EQU
 (
AT91C_PIO_PB15
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 
VÆid


4535 
AT91C_PIO_PB16
 
	`EQU
 (1 << 16Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB16


4536 
AT91C_PB16_ECOL
 
	`EQU
 (
AT91C_PIO_PB16
Ë;- 
Ethî√t
 
MAC
 
Cﬁlisi⁄
 
Dëe˘ed


4537 
AT91C_PB16_NPCS13
 
	`EQU
 (
AT91C_PIO_PB16
Ë;- 
SPI
 1 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4538 
AT91C_PIO_PB17
 
	`EQU
 (1 << 17Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB17


4539 
AT91C_PB17_ERXCK
 
	`EQU
 (
AT91C_PIO_PB17
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
Clock


4540 
AT91C_PB17_NPCS03
 
	`EQU
 (
AT91C_PIO_PB17
Ë;- 
SPI
 0 
PîùhîÆ
 
Chù
 
Sñe˘
 3

4541 
AT91C_PIO_PB18
 
	`EQU
 (1 << 18Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB18


4542 
AT91C_PB18_EF100
 
	`EQU
 (
AT91C_PIO_PB18
Ë;- 
Ethî√t
 
MAC
 
F‹˚
 100 
Mbôs
/
£c


4543 
AT91C_PB18_ADTRG
 
	`EQU
 (
AT91C_PIO_PB18
Ë;- 
ADC
 
Exã∫Æ
 
Triggî


4544 
AT91C_PIO_PB19
 
	`EQU
 (1 << 19Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB19


4545 
AT91C_PB19_PWM0
 
	`EQU
 (
AT91C_PIO_PB19
Ë;- 
PWM
 
Ch™√l
 0

4546 
AT91C_PB19_TCLK1
 
	`EQU
 (
AT91C_PIO_PB19
Ë;- 
Timî
 
Cou¡î
 1 
exã∫Æ
 
˛ock
 
öput


4547 
AT91C_PIO_PB2
 
	`EQU
 (1 << 2Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB2


4548 
AT91C_PB2_ETX0
 
	`EQU
 (
AT91C_PIO_PB2
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 0

4549 
AT91C_PIO_PB20
 
	`EQU
 (1 << 20Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB20


4550 
AT91C_PB20_PWM1
 
	`EQU
 (
AT91C_PIO_PB20
Ë;- 
PWM
 
Ch™√l
 1

4551 
AT91C_PB20_PCK0
 
	`EQU
 (
AT91C_PIO_PB20
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 0

4552 
AT91C_PIO_PB21
 
	`EQU
 (1 << 21Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB21


4553 
AT91C_PB21_PWM2
 
	`EQU
 (
AT91C_PIO_PB21
Ë;- 
PWM
 
Ch™√l
 2

4554 
AT91C_PB21_PCK1
 
	`EQU
 (
AT91C_PIO_PB21
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4555 
AT91C_PIO_PB22
 
	`EQU
 (1 << 22Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB22


4556 
AT91C_PB22_PWM3
 
	`EQU
 (
AT91C_PIO_PB22
Ë;- 
PWM
 
Ch™√l
 3

4557 
AT91C_PB22_PCK2
 
	`EQU
 (
AT91C_PIO_PB22
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4558 
AT91C_PIO_PB23
 
	`EQU
 (1 << 23Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB23


4559 
AT91C_PB23_TIOA0
 
	`EQU
 (
AT91C_PIO_PB23
Ë;- 
Timî
 
Cou¡î
 0 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4560 
AT91C_PB23_DCD1
 
	`EQU
 (
AT91C_PIO_PB23
Ë;- 
USART
 1 
D©a
 
C¨rõr
 
Dëe˘


4561 
AT91C_PIO_PB24
 
	`EQU
 (1 << 24Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB24


4562 
AT91C_PB24_TIOB0
 
	`EQU
 (
AT91C_PIO_PB24
Ë;- 
Timî
 
Cou¡î
 0 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4563 
AT91C_PB24_DSR1
 
	`EQU
 (
AT91C_PIO_PB24
Ë;- 
USART
 1 
D©a
 
Së
 
ªady


4564 
AT91C_PIO_PB25
 
	`EQU
 (1 << 25Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB25


4565 
AT91C_PB25_TIOA1
 
	`EQU
 (
AT91C_PIO_PB25
Ë;- 
Timî
 
Cou¡î
 1 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4566 
AT91C_PB25_DTR1
 
	`EQU
 (
AT91C_PIO_PB25
Ë;- 
USART
 1 
D©a
 
TîmöÆ
 
ªady


4567 
AT91C_PIO_PB26
 
	`EQU
 (1 << 26Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB26


4568 
AT91C_PB26_TIOB1
 
	`EQU
 (
AT91C_PIO_PB26
Ë;- 
Timî
 
Cou¡î
 1 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4569 
AT91C_PB26_RI1
 
	`EQU
 (
AT91C_PIO_PB26
Ë;- 
USART
 1 
Rög
 
Indiˇt‹


4570 
AT91C_PIO_PB27
 
	`EQU
 (1 << 27Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB27


4571 
AT91C_PB27_TIOA2
 
	`EQU
 (
AT91C_PIO_PB27
Ë;- 
Timî
 
Cou¡î
 2 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
A


4572 
AT91C_PB27_PWM0
 
	`EQU
 (
AT91C_PIO_PB27
Ë;- 
PWM
 
Ch™√l
 0

4573 
AT91C_PIO_PB28
 
	`EQU
 (1 << 28Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB28


4574 
AT91C_PB28_TIOB2
 
	`EQU
 (
AT91C_PIO_PB28
Ë;- 
Timî
 
Cou¡î
 2 
Mu…ùuΩo£
 Timî 
I
/
O
 
Pö
 
B


4575 
AT91C_PB28_PWM1
 
	`EQU
 (
AT91C_PIO_PB28
Ë;- 
PWM
 
Ch™√l
 1

4576 
AT91C_PIO_PB29
 
	`EQU
 (1 << 29Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB29


4577 
AT91C_PB29_PCK1
 
	`EQU
 (
AT91C_PIO_PB29
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 1

4578 
AT91C_PB29_PWM2
 
	`EQU
 (
AT91C_PIO_PB29
Ë;- 
PWM
 
Ch™√l
 2

4579 
AT91C_PIO_PB3
 
	`EQU
 (1 << 3Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB3


4580 
AT91C_PB3_ETX1
 
	`EQU
 (
AT91C_PIO_PB3
Ë;- 
Ethî√t
 
MAC
 
Tønsmô
 
D©a
 1

4581 
AT91C_PIO_PB30
 
	`EQU
 (1 << 30Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB30


4582 
AT91C_PB30_PCK2
 
	`EQU
 (
AT91C_PIO_PB30
Ë;- 
PMC
 
ProgømmabÀ
 
Clock
 
Ouçut
 2

4583 
AT91C_PB30_PWM3
 
	`EQU
 (
AT91C_PIO_PB30
Ë;- 
PWM
 
Ch™√l
 3

4584 
AT91C_PIO_PB4
 
	`EQU
 (1 << 4Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB4


4585 
AT91C_PB4_ECRS_ECRSDV
 
	`EQU
 (
AT91C_PIO_PB4
Ë;- 
Ethî√t
 
MAC
 
C¨rõr
 
Sí£
/C¨rõ∏Sí£ 
™d
 
D©a
 
VÆid


4586 
AT91C_PIO_PB5
 
	`EQU
 (1 << 5Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB5


4587 
AT91C_PB5_ERX0
 
	`EQU
 (
AT91C_PIO_PB5
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 0

4588 
AT91C_PIO_PB6
 
	`EQU
 (1 << 6Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB6


4589 
AT91C_PB6_ERX1
 
	`EQU
 (
AT91C_PIO_PB6
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
D©a
 1

4590 
AT91C_PIO_PB7
 
	`EQU
 (1 << 7Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB7


4591 
AT91C_PB7_ERXER
 
	`EQU
 (
AT91C_PIO_PB7
Ë;- 
Ethî√t
 
MAC
 
Re˚ive
 
Eº‹


4592 
AT91C_PIO_PB8
 
	`EQU
 (1 << 8Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB8


4593 
AT91C_PB8_EMDC
 
	`EQU
 (
AT91C_PIO_PB8
Ë;- 
Ethî√t
 
MAC
 
M™agemít
 
D©a
 
Clock


4594 
AT91C_PIO_PB9
 
	`EQU
 (1 << 9Ë;- 
Pö
 
C⁄åﬁÀd
 
by
 
PB9


4595 
AT91C_PB9_EMDIO
 
	`EQU
 (
AT91C_PIO_PB9
Ë;- 
Ethî√t
 
MAC
 
M™agemít
 
D©a
 
I≈ut
/
Ouçut


4600 
AT91C_ID_FIQ
 
	`EQU
 ( 0Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
FIQ
)

4601 
AT91C_ID_SYS
 
	`EQU
 ( 1Ë;- 
Sy°em
 
PîùhîÆ


4602 
AT91C_ID_PIOA
 
	`EQU
 ( 2Ë;- 
P¨ÆÀl
 
IO
 
C⁄åﬁÀr
 
A


4603 
AT91C_ID_PIOB
 
	`EQU
 ( 3Ë;- 
P¨ÆÀl
 
IO
 
C⁄åﬁÀr
 
B


4604 
AT91C_ID_SPI0
 
	`EQU
 ( 4Ë;- 
Sîül
 
PîùhîÆ
 
I¡îÁ˚
 0

4605 
AT91C_ID_SPI1
 
	`EQU
 ( 5Ë;- 
Sîül
 
PîùhîÆ
 
I¡îÁ˚
 1

4606 
AT91C_ID_US0
 
	`EQU
 ( 6Ë;- 
USART
 0

4607 
AT91C_ID_US1
 
	`EQU
 ( 7Ë;- 
USART
 1

4608 
AT91C_ID_SSC
 
	`EQU
 ( 8Ë;- 
Sîül
 
Synchr⁄ous
 
C⁄åﬁÀr


4609 
AT91C_ID_TWI
 
	`EQU
 ( 9Ë;- 
Two
-
Wúe
 
I¡îÁ˚


4610 
AT91C_ID_PWMC
 
	`EQU
 (10Ë;- 
PWM
 
C⁄åﬁÀr


4611 
AT91C_ID_UDP
 
	`EQU
 (11Ë;- 
USB
 
Devi˚
 
P‹t


4612 
AT91C_ID_TC0
 
	`EQU
 (12Ë;- 
Timî
 
Cou¡î
 0

4613 
AT91C_ID_TC1
 
	`EQU
 (13Ë;- 
Timî
 
Cou¡î
 1

4614 
AT91C_ID_TC2
 
	`EQU
 (14Ë;- 
Timî
 
Cou¡î
 2

4615 
AT91C_ID_CAN
 
	`EQU
 (15Ë;- 
C⁄åﬁ
 
Aªa
 
Nëw‹k
 
C⁄åﬁÀr


4616 
AT91C_ID_EMAC
 
	`EQU
 (16Ë;- 
Ethî√t
 
MAC


4617 
AT91C_ID_ADC
 
	`EQU
 (17Ë;- 
A«log
-
to
-
DigôÆ
 
C⁄vîãr


4618 
AT91C_ID_AES
 
	`EQU
 (18Ë;- 
Adv™˚d
 
En¸y±i⁄
 
Sènd¨d
 128-
bô


4619 
AT91C_ID_TDES
 
	`EQU
 (19Ë;- 
TrùÀ
 
D©a
 
En¸y±i⁄
 
Sènd¨d


4620 
AT91C_ID_20_Re£rved
 
	`EQU
 (20Ë;- 
Re£rved


4621 
AT91C_ID_21_Re£rved
 
	`EQU
 (21Ë;- 
Re£rved


4622 
AT91C_ID_22_Re£rved
 
	`EQU
 (22Ë;- 
Re£rved


4623 
AT91C_ID_23_Re£rved
 
	`EQU
 (23Ë;- 
Re£rved


4624 
AT91C_ID_24_Re£rved
 
	`EQU
 (24Ë;- 
Re£rved


4625 
AT91C_ID_25_Re£rved
 
	`EQU
 (25Ë;- 
Re£rved


4626 
AT91C_ID_26_Re£rved
 
	`EQU
 (26Ë;- 
Re£rved


4627 
AT91C_ID_27_Re£rved
 
	`EQU
 (27Ë;- 
Re£rved


4628 
AT91C_ID_28_Re£rved
 
	`EQU
 (28Ë;- 
Re£rved


4629 
AT91C_ID_29_Re£rved
 
	`EQU
 (29Ë;- 
Re£rved


4630 
AT91C_ID_IRQ0
 
	`EQU
 (30Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
IRQ0
)

4631 
AT91C_ID_IRQ1
 
	`EQU
 (31Ë;- 
Adv™˚d
 
I¡îru±
 
	$C⁄åﬁÀr
 (
IRQ1
)

4636 
AT91C_BASE_SYS
 
	`EQU
 (0xFFFFF000Ë;- (
SYS
Ë
Ba£
 
Addªss


4637 
AT91C_BASE_AIC
 
	`EQU
 (0xFFFFF000Ë;- (
AIC
Ë
Ba£
 
Addªss


4638 
AT91C_BASE_PDC_DBGU
 
	`EQU
 (0xFFFFF300Ë;- (
PDC_DBGU
Ë
Ba£
 
Addªss


4639 
AT91C_BASE_DBGU
 
	`EQU
 (0xFFFFF200Ë;- (
DBGU
Ë
Ba£
 
Addªss


4640 
AT91C_BASE_PIOA
 
	`EQU
 (0xFFFFF400Ë;- (
PIOA
Ë
Ba£
 
Addªss


4641 
AT91C_BASE_PIOB
 
	`EQU
 (0xFFFFF600Ë;- (
PIOB
Ë
Ba£
 
Addªss


4642 
AT91C_BASE_CKGR
 
	`EQU
 (0xFFFFFC20Ë;- (
CKGR
Ë
Ba£
 
Addªss


4643 
AT91C_BASE_PMC
 
	`EQU
 (0xFFFFFC00Ë;- (
PMC
Ë
Ba£
 
Addªss


4644 
AT91C_BASE_RSTC
 
	`EQU
 (0xFFFFFD00Ë;- (
RSTC
Ë
Ba£
 
Addªss


4645 
AT91C_BASE_RTTC
 
	`EQU
 (0xFFFFFD20Ë;- (
RTTC
Ë
Ba£
 
Addªss


4646 
AT91C_BASE_PITC
 
	`EQU
 (0xFFFFFD30Ë;- (
PITC
Ë
Ba£
 
Addªss


4647 
AT91C_BASE_WDTC
 
	`EQU
 (0xFFFFFD40Ë;- (
WDTC
Ë
Ba£
 
Addªss


4648 
AT91C_BASE_VREG
 
	`EQU
 (0xFFFFFD60Ë;- (
VREG
Ë
Ba£
 
Addªss


4649 
AT91C_BASE_MC
 
	`EQU
 (0xFFFFFF00Ë;- (
MC
Ë
Ba£
 
Addªss


4650 
AT91C_BASE_PDC_SPI1
 
	`EQU
 (0xFFFE4100Ë;- (
PDC_SPI1
Ë
Ba£
 
Addªss


4651 
AT91C_BASE_SPI1
 
	`EQU
 (0xFFFE4000Ë;- (
SPI1
Ë
Ba£
 
Addªss


4652 
AT91C_BASE_PDC_SPI0
 
	`EQU
 (0xFFFE0100Ë;- (
PDC_SPI0
Ë
Ba£
 
Addªss


4653 
AT91C_BASE_SPI0
 
	`EQU
 (0xFFFE0000Ë;- (
SPI0
Ë
Ba£
 
Addªss


4654 
AT91C_BASE_PDC_US1
 
	`EQU
 (0xFFFC4100Ë;- (
PDC_US1
Ë
Ba£
 
Addªss


4655 
AT91C_BASE_US1
 
	`EQU
 (0xFFFC4000Ë;- (
US1
Ë
Ba£
 
Addªss


4656 
AT91C_BASE_PDC_US0
 
	`EQU
 (0xFFFC0100Ë;- (
PDC_US0
Ë
Ba£
 
Addªss


4657 
AT91C_BASE_US0
 
	`EQU
 (0xFFFC0000Ë;- (
US0
Ë
Ba£
 
Addªss


4658 
AT91C_BASE_PDC_SSC
 
	`EQU
 (0xFFFD4100Ë;- (
PDC_SSC
Ë
Ba£
 
Addªss


4659 
AT91C_BASE_SSC
 
	`EQU
 (0xFFFD4000Ë;- (
SSC
Ë
Ba£
 
Addªss


4660 
AT91C_BASE_TWI
 
	`EQU
 (0xFFFB8000Ë;- (
TWI
Ë
Ba£
 
Addªss


4661 
AT91C_BASE_PWMC_CH3
 
	`EQU
 (0xFFFCC260Ë;- (
PWMC_CH3
Ë
Ba£
 
Addªss


4662 
AT91C_BASE_PWMC_CH2
 
	`EQU
 (0xFFFCC240Ë;- (
PWMC_CH2
Ë
Ba£
 
Addªss


4663 
AT91C_BASE_PWMC_CH1
 
	`EQU
 (0xFFFCC220Ë;- (
PWMC_CH1
Ë
Ba£
 
Addªss


4664 
AT91C_BASE_PWMC_CH0
 
	`EQU
 (0xFFFCC200Ë;- (
PWMC_CH0
Ë
Ba£
 
Addªss


4665 
AT91C_BASE_PWMC
 
	`EQU
 (0xFFFCC000Ë;- (
PWMC
Ë
Ba£
 
Addªss


4666 
AT91C_BASE_UDP
 
	`EQU
 (0xFFFB0000Ë;- (
UDP
Ë
Ba£
 
Addªss


4667 
AT91C_BASE_TC0
 
	`EQU
 (0xFFFA0000Ë;- (
TC0
Ë
Ba£
 
Addªss


4668 
AT91C_BASE_TC1
 
	`EQU
 (0xFFFA0040Ë;- (
TC1
Ë
Ba£
 
Addªss


4669 
AT91C_BASE_TC2
 
	`EQU
 (0xFFFA0080Ë;- (
TC2
Ë
Ba£
 
Addªss


4670 
AT91C_BASE_TCB
 
	`EQU
 (0xFFFA0000Ë;- (
TCB
Ë
Ba£
 
Addªss


4671 
AT91C_BASE_CAN_MB0
 
	`EQU
 (0xFFFD0200Ë;- (
CAN_MB0
Ë
Ba£
 
Addªss


4672 
AT91C_BASE_CAN_MB1
 
	`EQU
 (0xFFFD0220Ë;- (
CAN_MB1
Ë
Ba£
 
Addªss


4673 
AT91C_BASE_CAN_MB2
 
	`EQU
 (0xFFFD0240Ë;- (
CAN_MB2
Ë
Ba£
 
Addªss


4674 
AT91C_BASE_CAN_MB3
 
	`EQU
 (0xFFFD0260Ë;- (
CAN_MB3
Ë
Ba£
 
Addªss


4675 
AT91C_BASE_CAN_MB4
 
	`EQU
 (0xFFFD0280Ë;- (
CAN_MB4
Ë
Ba£
 
Addªss


4676 
AT91C_BASE_CAN_MB5
 
	`EQU
 (0xFFFD02A0Ë;- (
CAN_MB5
Ë
Ba£
 
Addªss


4677 
AT91C_BASE_CAN_MB6
 
	`EQU
 (0xFFFD02C0Ë;- (
CAN_MB6
Ë
Ba£
 
Addªss


4678 
AT91C_BASE_CAN_MB7
 
	`EQU
 (0xFFFD02E0Ë;- (
CAN_MB7
Ë
Ba£
 
Addªss


4679 
AT91C_BASE_CAN
 
	`EQU
 (0xFFFD0000Ë;- (
CAN
Ë
Ba£
 
Addªss


4680 
AT91C_BASE_EMAC
 
	`EQU
 (0xFFFDC000Ë;- (
EMAC
Ë
Ba£
 
Addªss


4681 
AT91C_BASE_PDC_ADC
 
	`EQU
 (0xFFFD8100Ë;- (
PDC_ADC
Ë
Ba£
 
Addªss


4682 
AT91C_BASE_ADC
 
	`EQU
 (0xFFFD8000Ë;- (
ADC
Ë
Ba£
 
Addªss


4683 
AT91C_BASE_PDC_AES
 
	`EQU
 (0xFFFA4100Ë;- (
PDC_AES
Ë
Ba£
 
Addªss


4684 
AT91C_BASE_AES
 
	`EQU
 (0xFFFA4000Ë;- (
AES
Ë
Ba£
 
Addªss


4685 
AT91C_BASE_PDC_TDES
 
	`EQU
 (0xFFFA8100Ë;- (
PDC_TDES
Ë
Ba£
 
Addªss


4686 
AT91C_BASE_TDES
 
	`EQU
 (0xFFFA8000Ë;- (
TDES
Ë
Ba£
 
Addªss


4691 
AT91C_ISRAM
 
	`EQU
 (0x00200000Ë;- 
I¡î«l
 
SRAM
 
ba£
 
addªss


4692 
AT91C_ISRAM_SIZE
 
	`EQU
 (0x00010000Ë;- 
I¡î«l
 
SRAM
 
size
 
ö
 
	$byã
 (64 
Kbyã
)

4693 
AT91C_IFLASH
 
	`EQU
 (0x00100000Ë;- 
I¡î«l
 
ROM
 
ba£
 
addªss


4694 
AT91C_IFLASH_SIZE
 
	`EQU
 (0x00040000Ë;- 
I¡î«l
 
ROM
 
size
 
ö
 
	$byã
 (256 
Kbyã
)

	@portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c

44 
	~"AT91SAM7X256.h
"

	@portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h

43 #i‚de‡
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
	gnb_¶Ÿ_by_‰ame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2293 (
	gnb_bô_by_¶Ÿ
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¶Ÿ_by_‰ame
-1)<<8Ë& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_bô_by_¶Ÿ
-1)<<16Ë& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/port.c

76 
	~<°dlib.h
>

79 
	~"FªeRTOS.h
"

80 
	~"èsk.h
"

83 
	~"AT91SAM7X256.h
"

86 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

87 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

88 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

89 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
SèckTy≥_t
 ) 0 )

	)

92 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x01 )

	)

93 
	#p‹tPRESCALE_VALUE
 0x00

	)

94 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x01 )

	)

95 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x02 )

	)

98 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
uöt32_t
 ) 16 )

	)

99 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_PERIOD_MS
 )

	)

101 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

102 
	#p‹tPIT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 24 )

	)

103 
	#p‹tPIT_INT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 25 )

	)

107 
¥vSëupTimîI¡îru±
( );

113 
vP‹tISRSèπFú°Task
( );

123 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

125 
SèckTy≥_t
 *
pxOrigöÆTOS
;

127 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

131 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

140 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

169 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

174 
pxT›OfSèck
--;

178 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

180 #ifde‡
THUMB_INTERWORK


183 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

187 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

195  
pxT›OfSèck
;

196 
	}
}

199 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

203 
	`¥vSëupTimîI¡îru±
();

206 
	`vP‹tISRSèπFú°Task
();

210 
	}
}

213 
	$vP‹tEndScheduÀr
( )

217 
	}
}

223 
	$¥vSëupTimîI¡îru±
( )

225 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

229 #i‡
c⁄figUSE_PREEMPTION
 == 0

231 –
vN⁄Pªem±iveTick
 ) ( );

232 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vN⁄Pªem±iveTick
 );

236 –
vPªem±iveTick
 )( );

237 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vPªem±iveTick
 );

242 
pxPIT
->
PITC_PIMR
 = 
p‹tPIT_ENABLE
 | 
p‹tPIT_INT_ENABLE
 | 
p‹tPIT_COUNTER_VALUE
;

246 
AT91C_BASE_AIC
->
AIC_IECR
 = 0x1 << 
AT91C_ID_SYS
;

247 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/portISR.c

81 
	~"FªeRTOS.h
"

82 
	~"èsk.h
"

84 
	~"AT91SAM7X256.h
"

87 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
uöt8_t
 ) 0x01 )

	)

88 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

91 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

92 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

97 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

103 
	`vP‹tISRSèπFú°Task
( );

106 
	$vP‹tISRSèπFú°Task
( )

110 
	`p‹tRESTORE_CONTEXT
();

111 
	}
}

122 
	$vP‹tYõldPro˚ss‹
( )

127 
__asm
 volatile ( "ADD LR, LR, #4" );

130 
	`p‹tSAVE_CONTEXT
();

133 
	`vTaskSwôchC⁄ãxt
();

136 
	`p‹tRESTORE_CONTEXT
();

137 
	}
}

145 #i‡
c⁄figUSE_PREEMPTION
 == 0

149 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

150 
	$vN⁄Pªem±iveTick
( )

152 
uöt32_t
 
ulDummy
;

157 
	`xTaskIn¸emítTick
();

160 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

163 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

164 
	}
}

170 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

171 
	$vPªem±iveTick
( )

174 
	`p‹tSAVE_CONTEXT
();

177 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

180 
	`vTaskSwôchC⁄ãxt
();

184 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

186 
	`p‹tRESTORE_CONTEXT
();

187 
	}
}

198 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

199 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

201 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

203 
__asm
 volatile (

210 
	}
}

212 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

214 
__asm
 volatile (

221 
	}
}

228 
	$vP‹tE¡îCrôiˇl
( )

231 
__asm
 volatile (

241 
ulCrôiˇlNe°ög
++;

242 
	}
}

244 
	$vP‹tExôCrôiˇl
( )

246 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

249 
ulCrôiˇlNe°ög
--;

253 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

256 
__asm
 volatile (

264 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/portmacro.h

89 #i‚de‡
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifde‡
__˝lu•lus


107 
	#p‹tCHAR
 

	)

108 
	#p‹tFLOAT
 

	)

109 
	#p‹tDOUBLE
 

	)

110 
	#p‹tLONG
 

	)

111 
	#p‹tSHORT
 

	)

112 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

113 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

115 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

116 
	tBa£Ty≥_t
;

117 
	tUBa£Ty≥_t
;

119 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

120 
uöt16_t
 
	tTickTy≥_t
;

121 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

123 
uöt32_t
 
	tTickTy≥_t
;

124 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

129 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

130 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

131 
	#p‹tBYTE_ALIGNMENT
 8

	)

132 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûê–"NOP" );

	)

145 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

147 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

148 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

151 
__asm
 volatile ( \

177 –Ë
	gulCrôiˇlNe°ög
; \

178 –Ë
	gpxCuºítTCB
; \

182 
	#p‹tSAVE_CONTEXT
(Ë\

	)

184 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

185 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

188 
__asm
 volatile ( \

224 –Ë
	gulCrôiˇlNe°ög
; \

225 –Ë
	gpxCuºítTCB
; \

229 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

230 
	#p‹tYIELD
(Ë
__asm
 vﬁ©ûê–"SWI 0" )

	)

243 #ifde‡
THUMB_INTERWORK


245 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

246 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

248 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

249 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

253 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

254 
__asm
 volatile ( \

261 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

262 
__asm
 volatile ( \

271 
vP‹tE¡îCrôiˇl
( );

272 
vP‹tExôCrôiˇl
( );

274 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

275 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

279 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

280 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

282 #ifde‡
__˝lu•lus


	@portable/GCC/ARM7_LPC2000/port.c

77 
	~<°dlib.h
>

80 
	~"FªeRTOS.h
"

81 
	~"èsk.h
"

84 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

85 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

86 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

87 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
SèckTy≥_t
 ) 0 )

	)

90 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x01 )

	)

91 
	#p‹tPRESCALE_VALUE
 0x00

	)

92 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x01 )

	)

93 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x02 )

	)

96 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
uöt32_t
 ) 0x0004 )

	)

97 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
uöt32_t
 ) 0x0010 )

	)

98 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
uöt32_t
 ) 0x0020 )

	)

103 
¥vSëupTimîI¡îru±
( );

109 
vP‹tISRSèπFú°Task
( );

119 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

121 
SèckTy≥_t
 *
pxOrigöÆTOS
;

123 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

127 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

136 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

165 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

170 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

176 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

179 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

182 
pxT›OfSèck
--;

188 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

190  
pxT›OfSèck
;

191 
	}
}

194 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

198 
	`¥vSëupTimîI¡îru±
();

201 
	`vP‹tISRSèπFú°Task
();

205 
	}
}

208 
	$vP‹tEndScheduÀr
( )

212 
	}
}

218 
	$¥vSëupTimîI¡îru±
( )

220 
uöt32_t
 
ulCom∑ªM©ch
;

221 –
vTickISR
 )( );

225 
T0_PR
 = 
p‹tPRESCALE_VALUE
;

228 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

232 #i‡
p‹tPRESCALE_VALUE
 != 0

234 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

237 
T0_MR0
 = 
ulCom∑ªM©ch
;

240 
T0_MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

243 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

244 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

249 
VICVe˘Addr0
 = ( 
öt32_t
 ) 
vTickISR
;

250 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

254 
T0_TCR
 = 
p‹tENABLE_TIMER
;

255 
	}
}

	@portable/GCC/ARM7_LPC2000/portISR.c

93 
	~"FªeRTOS.h
"

96 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
uöt8_t
 ) 0x01 )

	)

97 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

100 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

101 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

106 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

112 
	`vP‹tISRSèπFú°Task
( );

115 
	$vP‹tISRSèπFú°Task
( )

119 
	`p‹tRESTORE_CONTEXT
();

120 
	}
}

131 
	$vP‹tYõldPro˚ss‹
( )

136 
__asm
 volatile ( "ADD LR, LR, #4" );

139 
	`p‹tSAVE_CONTEXT
();

142 
__asm
 volatile ( "bl vTaskSwitchContext" );

145 
	`p‹tRESTORE_CONTEXT
();

146 
	}
}

152 
	$vTickISR
–Ë
	`__©åibuã__
((
«ked
));

153 
	$vTickISR
( )

156 
	`p‹tSAVE_CONTEXT
();

160 
__asm
 volatile

170 
T0_IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

171 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

174 
	`p‹tRESTORE_CONTEXT
();

175 
	}
}

184 #ifde‡
THUMB_INTERWORK


186 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

187 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

189 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

191 
__asm
 volatile (

198 
	}
}

200 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

202 
__asm
 volatile (

209 
	}
}

217 
	$vP‹tE¡îCrôiˇl
( )

220 
__asm
 volatile (

230 
ulCrôiˇlNe°ög
++;

231 
	}
}

233 
	$vP‹tExôCrôiˇl
( )

235 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

238 
ulCrôiˇlNe°ög
--;

242 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

245 
__asm
 volatile (

253 
	}
}

	@portable/GCC/ARM7_LPC2000/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

107 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

108 
	#p‹tBYTE_ALIGNMENT
 8

	)

109 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûê–"NOP" );

	)

122 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

124 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

125 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

128 
__asm
 volatile ( \

154 –Ë
	gulCrôiˇlNe°ög
; \

155 –Ë
	gpxCuºítTCB
; \

159 
	#p‹tSAVE_CONTEXT
(Ë\

	)

161 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

162 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

165 
__asm
 volatile ( \

201 –Ë
	gulCrôiˇlNe°ög
; \

202 –Ë
	gpxCuºítTCB
; \

205 
vTaskSwôchC⁄ãxt
( );

206 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

207 
	#p‹tYIELD
(Ë
__asm
 vﬁ©ûê–"SWI 0" )

	)

220 #ifde‡
THUMB_INTERWORK


222 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

223 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

225 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

226 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

230 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

231 
__asm
 volatile ( \

238 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

239 
__asm
 volatile ( \

248 
vP‹tE¡îCrôiˇl
( );

249 
vP‹tExôCrôiˇl
( );

251 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

252 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

256 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

257 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

259 #ifde‡
__˝lu•lus


	@portable/GCC/ARM7_LPC23xx/port.c

77 
	~<°dlib.h
>

80 
	~"FªeRTOS.h
"

81 
	~"èsk.h
"

84 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

85 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

86 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

87 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
SèckTy≥_t
 ) 0 )

	)

90 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x01 )

	)

91 
	#p‹tPRESCALE_VALUE
 0x00

	)

92 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x01 )

	)

93 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x02 )

	)

96 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
uöt32_t
 ) 0x0004 )

	)

97 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
uöt32_t
 ) 0x0010 )

	)

98 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
uöt32_t
 ) 0x0020 )

	)

103 
¥vSëupTimîI¡îru±
( );

109 
vP‹tISRSèπFú°Task
( );

119 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

121 
SèckTy≥_t
 *
pxOrigöÆTOS
;

123 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

127 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

136 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

165 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

170 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

176 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

179 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

182 
pxT›OfSèck
--;

188 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

190  
pxT›OfSèck
;

191 
	}
}

194 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

198 
	`¥vSëupTimîI¡îru±
();

201 
	`vP‹tISRSèπFú°Task
();

205 
	}
}

208 
	$vP‹tEndScheduÀr
( )

212 
	}
}

218 
	$¥vSëupTimîI¡îru±
( )

220 
uöt32_t
 
ulCom∑ªM©ch
;

222 
PCLKSEL0
 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);

223 
T0TCR
 = 2;

224 
T0CTCR
 = 0;

228 
T0PR
 = 
p‹tPRESCALE_VALUE
;

231 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

235 #i‡
p‹tPRESCALE_VALUE
 != 0

237 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

240 
T0MR1
 = 
ulCom∑ªM©ch
;

243 
T0MCR
 = (3 << 3);

246 
VICI¡E«bÀ
 = 0x00000010;

250 #i‡
c⁄figUSE_PREEMPTION
 == 1

252 –
vPªem±iveTick
 )( );

253 
VICVe˘Addr4
 = ( 
öt32_t
 ) 
vPªem±iveTick
;

257 –
vN⁄Pªem±iveTick
 )( );

258 
VICVe˘Addr4
 = ( 
öt32_t
 ) 
vN⁄Pªem±iveTick
;

262 
VICVe˘C¡l4
 = 1;

266 
T0TCR
 = 
p‹tENABLE_TIMER
;

267 
	}
}

	@portable/GCC/ARM7_LPC23xx/portISR.c

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
uöt8_t
 ) 0x01 )

	)

79 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

82 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

83 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

88 
	$vP‹tYõldPro˚ss‹
–Ë
	`__©åibuã__
((
	`öãºu±
("SWI"), 
«ked
));

94 
	`vP‹tISRSèπFú°Task
( );

97 
	$vP‹tISRSèπFú°Task
( )

101 
	`p‹tRESTORE_CONTEXT
();

102 
	}
}

113 
	$vP‹tYõldPro˚ss‹
( )

118 
__asm
 volatile ( "ADD LR, LR, #4" );

121 
	`p‹tSAVE_CONTEXT
();

124 
__asm
 volatile( "bl vTaskSwitchContext" );

127 
	`p‹tRESTORE_CONTEXT
();

128 
	}
}

137 #i‡
c⁄figUSE_PREEMPTION
 == 0

141 
	$vN⁄Pªem±iveTick
–Ë
	`__©åibuã__
 ((
	`öãºu±
 ("IRQ")));

142 
	$vN⁄Pªem±iveTick
( )

144 
	`xTaskIn¸emítTick
();

145 
T0IR
 = 2;

146 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

147 
	}
}

153 
	$vPªem±iveTick
–Ë
	`__©åibuã__
((
«ked
));

154 
	$vPªem±iveTick
( )

157 
	`p‹tSAVE_CONTEXT
();

161 
__asm
 volatile

171 
T0IR
 = 2;

172 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

175 
	`p‹tRESTORE_CONTEXT
();

176 
	}
}

187 #ifde‡
THUMB_INTERWORK


189 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

190 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

192 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

194 
__asm
 volatile (

201 
	}
}

203 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

205 
__asm
 volatile (

212 
	}
}

220 
	$vP‹tE¡îCrôiˇl
( )

223 
__asm
 volatile (

233 
ulCrôiˇlNe°ög
++;

234 
	}
}

236 
	$vP‹tExôCrôiˇl
( )

238 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

241 
ulCrôiˇlNe°ög
--;

245 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

248 
__asm
 volatile (

256 
	}
}

	@portable/GCC/ARM7_LPC23xx/portmacro.h

89 #i‚de‡
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifde‡
__˝lu•lus


107 
	#p‹tCHAR
 

	)

108 
	#p‹tFLOAT
 

	)

109 
	#p‹tDOUBLE
 

	)

110 
	#p‹tLONG
 

	)

111 
	#p‹tSHORT
 

	)

112 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

113 
	#p‹tBASE_TYPE
 
p‹tLONG


	)

115 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

116 
	tBa£Ty≥_t
;

117 
	tUBa£Ty≥_t
;

119 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

120 
uöt16_t
 
	tTickTy≥_t
;

121 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

123 
uöt32_t
 
	tTickTy≥_t
;

124 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

129 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

130 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

131 
	#p‹tBYTE_ALIGNMENT
 8

	)

132 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûê–"NOP" );

	)

145 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

147 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

148 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

151 
__asm
 volatile ( \

177 –Ë
	gulCrôiˇlNe°ög
; \

178 –Ë
	gpxCuºítTCB
; \

182 
	#p‹tSAVE_CONTEXT
(Ë\

	)

184 vﬁ©ûê* vﬁ©ûê
pxCuºítTCB
; \

185 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

188 
__asm
 volatile ( \

224 –Ë
	gulCrôiˇlNe°ög
; \

225 –Ë
	gpxCuºítTCB
; \

229 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

230 
	#p‹tYIELD
(Ë
__asm
 vﬁ©ûê–"SWI 0" )

	)

243 #ifde‡
THUMB_INTERWORK


245 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

246 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

248 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

249 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

253 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

254 
__asm
 volatile ( \

261 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

262 
__asm
 volatile ( \

271 
vP‹tE¡îCrôiˇl
( );

272 
vP‹tExôCrôiˇl
( );

274 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

275 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

279 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

280 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

282 #ifde‡
__˝lu•lus


	@portable/GCC/ARM_CA9/port.c

67 
	~<°dlib.h
>

70 
	~"FªeRTOS.h
"

71 
	~"èsk.h
"

73 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS


74 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

77 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


78 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

81 #i‚de‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES


82 #îr‹ 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

85 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


86 #îr‹ 
c⁄figSETUP_TICK_INTERRUPT
(Ë
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

89 #i‚de‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY


90 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

93 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

94 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0

97 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 > 
c⁄figUNIQUE_INTERRUPT_PRIORITIES


98 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
Àss
 
th™
 
‹
 
equÆ
 
to
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
lowî
Åhê
numîic
 
¥i‹ôy
 
vÆue
Åhê
highî
Åhê
logiˇl
 
öãºu±
Öriority

101 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

103 #if–
c⁄figMAX_PRIORITIES
 > 32 )

104 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

109 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 <–
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

110 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
gª©î
 
th™
 ( 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #i‚de‡
c⁄figCLEAR_TICK_INTERRUPT


114 
	#c⁄figCLEAR_TICK_INTERRUPT
()

	)

119 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

123 
	#p‹tUNMASK_VALUE
 ( 0xFF )

	)

130 
	#p‹tNO_FLOATING_POINT_CONTEXT
 ( ( 
SèckTy≥_t
 ) 0 )

	)

133 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

134 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

135 
	#p‹tINTERRUPT_ENABLE_BIT
 ( 0x80UL )

	)

136 
	#p‹tTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

140 
	#p‹tBINARY_POINT_BITS
 ( ( 
uöt8_t
 ) 0x03 )

	)

143 
	#p‹tAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

147 
	#p‹tAPSR_USER_MODE
 ( 0x10 )

	)

152 
	#p‹tCPU_IRQ_DISABLE
(Ë\

	)

153 
__asm
 volatile ( "CPSID i" ); \

154 
__asm
 volatile ( "DSB" ); \

155 
__asm
 volatile ( "ISB" );

157 
	#p‹tCPU_IRQ_ENABLE
(Ë\

	)

158 
__asm
 volatile ( "CPSIE i" ); \

159 
__asm
 volatile ( "DSB" ); \

160 
__asm
 volatile ( "ISB" );

164 
	#p‹tCLEAR_INTERRUPT_MASK
(Ë\

	)

166 
p‹tCPU_IRQ_DISABLE
(); \

167 
	gp‹tICCPMR_PRIORITY_MASK_REGISTER
 = 
p‹tUNMASK_VALUE
; \

168 
__asm
( "DSB \n" \

170 
p‹tCPU_IRQ_ENABLE
(); \

173 
	#p‹tINTERRUPT_PRIORITY_REGISTER_OFFSET
 0x400UL

	)

174 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

175 
	#p‹tBIT_0_SET
 ( ( 
uöt8_t
 ) 0x01 )

	)

183 
vP‹tRe°‹eTaskC⁄ãxt
( );

192 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

196 
uöt32_t
 
	gulP‹tTaskHasFPUC⁄ãxt
 = 
pdFALSE
;

199 
uöt32_t
 
	gulP‹tYõldRequúed
 = 
pdFALSE
;

203 
uöt32_t
 
	gulP‹tI¡îru±Ne°ög
 = 0UL;

205 
__©åibuã__
(–
u£d
 )Ëc⁄° 
uöt32_t
 
	gulICCIAR
 = 
p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
;

206 
__©åibuã__
(–
u£d
 )Ëc⁄° 
uöt32_t
 
	gulICCEOIR
 = 
p‹tICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
;

207 
__©åibuã__
(–
u£d
 )Ëc⁄° 
uöt32_t
 
	gulICCPMR
 = 
p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
;

208 
__©åibuã__
(–
u£d
 )Ëc⁄° 
uöt32_t
 
	gulMaxAPIPri‹ôyMask
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

215 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

223 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
NULL
;

224 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
NULL
;

226 
pxT›OfSèck
--;

227 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
NULL
;

228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

231 if–––
uöt32_t
 ) 
pxCode
 & 
p‹tTHUMB_MODE_ADDRESS
 ) != 0x00UL )

234 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

237 
pxT›OfSèck
--;

240 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

241 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

245 
pxT›OfSèck
--;

246 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

247 
pxT›OfSèck
--;

248 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

249 
pxT›OfSèck
--;

250 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

251 
pxT›OfSèck
--;

252 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

253 
pxT›OfSèck
--;

254 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

255 
pxT›OfSèck
--;

256 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

257 
pxT›OfSèck
--;

258 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

259 
pxT›OfSèck
--;

260 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

261 
pxT›OfSèck
--;

262 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

263 
pxT›OfSèck
--;

264 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

265 
pxT›OfSèck
--;

266 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

267 
pxT›OfSèck
--;

268 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

269 
pxT›OfSèck
--;

270 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

271 
pxT›OfSèck
--;

275 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

276 
pxT›OfSèck
--;

281 *
pxT›OfSèck
 = 
p‹tNO_FLOATING_POINT_CONTEXT
;

283  
pxT›OfSèck
;

284 
	}
}

287 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

289 
uöt32_t
 
ulAPSR
;

291 #if–
c⁄figASSERT_DEFINED
 == 1 )

293 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

294 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( vﬁ©ûêuöt8_à* c⁄° ) ( 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
p‹tINTERRUPT_PRIORITY_REGISTER_OFFSET
 );

295 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

300 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

304 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

307 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

310  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tBIT_0_SET
 ) !=ÖortBIT_0_SET )

312 
ucMaxPri‹ôyVÆue
 >>–
uöt8_t
 ) 0x01;

317 
	`c⁄figASSERT
–
ucMaxPri‹ôyVÆue
 =
p‹tLOWEST_INTERRUPT_PRIORITY
 );

321 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

328 
__asm
 vﬁ©ûê–"MRS %0, APSR" : "Ù" ( 
ulAPSR
 ) );

329 
ulAPSR
 &
p‹tAPSR_MODE_BITS_MASK
;

330 
	`c⁄figASSERT
–
ulAPSR
 !
p‹tAPSR_USER_MODE
 );

332 if–
ulAPSR
 !
p‹tAPSR_USER_MODE
 )

337 
	`c⁄figASSERT
––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 );

339 if––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 )

345 
	`p‹tCPU_IRQ_DISABLE
();

348 
	`c⁄figSETUP_TICK_INTERRUPT
();

351 
	`vP‹tRe°‹eTaskC⁄ãxt
();

359 
	}
}

362 
	$vP‹tEndScheduÀr
( )

366 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == 1000UL );

367 
	}
}

370 
	$vP‹tE¡îCrôiˇl
( )

373 
	`ulP‹tSëI¡îru±Mask
();

378 
ulCrôiˇlNe°ög
++;

379 
	}
}

382 
	$vP‹tExôCrôiˇl
( )

384 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

388 
ulCrôiˇlNe°ög
--;

392 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

396 
	`p‹tCLEAR_INTERRUPT_MASK
();

399 
	}
}

402 
	$FªeRTOS_Tick_H™dÀr
( )

409 
	`p‹tCPU_IRQ_DISABLE
();

410 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

411 
	`__asm
( "dsb \n"

413 
	`p‹tCPU_IRQ_ENABLE
();

416 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

418 
ulP‹tYõldRequúed
 = 
pdTRUE
;

422 
	`p‹tCLEAR_INTERRUPT_MASK
();

423 
	`c⁄figCLEAR_TICK_INTERRUPT
();

424 
	}
}

427 
	$vP‹tTaskU£sFPU
( )

429 
uöt32_t
 
ulInôülFPSCR
 = 0;

433 
ulP‹tTaskHasFPUC⁄ãxt
 = 
pdTRUE
;

436 
	`__asm
–"FMXR FPSCR, %0" :: "r" (
ulInôülFPSCR
) );

437 
	}
}

440 
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 )

442 if–
ulNewMaskVÆue
 =
pdFALSE
 )

444 
	`p‹tCLEAR_INTERRUPT_MASK
();

446 
	}
}

449 
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

451 
uöt32_t
 
ulRëu∫
;

455 
	`p‹tCPU_IRQ_DISABLE
();

456 if–
p‹tICCPMR_PRIORITY_MASK_REGISTER
 =–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) )

459 
ulRëu∫
 = 
pdTRUE
;

463 
ulRëu∫
 = 
pdFALSE
;

464 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

465 
	`__asm
( "dsb \n"

468 
	`p‹tCPU_IRQ_ENABLE
();

470  
ulRëu∫
;

471 
	}
}

474 #if–
c⁄figASSERT_DEFINED
 == 1 )

476 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

496 
	`c⁄figASSERT
–
p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 >–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) );

508 
	`c⁄figASSERT
––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 );

509 
	}
}

	@portable/GCC/ARM_CA9/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 
uöt32_t
 
	tTickTy≥_t
;

97 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

102 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

103 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

104 
	#p‹tBYTE_ALIGNMENT
 8

	)

111 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 )\

	)

113 
uöt32_t
 
ulP‹tYõldRequúed
; \

115 if–
	gxSwôchRequúed
 !
pdFALSE
 ) \

117 
ulP‹tYõldRequúed
 = 
pdTRUE
; \

121 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

122 
	#p‹tYIELD
(Ë
	`__asm
–"SWI 0" );

	)

129 
vP‹tE¡îCrôiˇl
( );

130 
vP‹tExôCrôiˇl
( );

131 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

132 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 );

136 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

137 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

138 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

139 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

140 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

141 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

148 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

149 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

153 
FªeRTOS_Tick_H™dÀr
( );

157 
vP‹tTaskU£sFPU
( );

158 
	#p‹tTASK_USES_FLOATING_POINT
(Ë
	`vP‹tTaskU£sFPU
()

	)

160 
	#p‹tLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
uöt32_t
 ) 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

161 
	#p‹tLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
p‹tLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

164 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

167 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

168 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

172 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__buûtö_˛z
–uxRódyPri‹ôõ†Ë)

	)

176 #ifde‡
c⁄figASSERT


177 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

178 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

181 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûe–"NOP" )

	)

184 #ifde‡
__˝lu•lus


191 #i‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 16

192 
	#p‹tPRIORITY_SHIFT
 4

	)

193 
	#p‹tMAX_BINARY_POINT_VALUE
 3

	)

194 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 32

195 
	#p‹tPRIORITY_SHIFT
 3

	)

196 
	#p‹tMAX_BINARY_POINT_VALUE
 2

	)

197 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 64

198 
	#p‹tPRIORITY_SHIFT
 2

	)

199 
	#p‹tMAX_BINARY_POINT_VALUE
 1

	)

200 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 128

201 
	#p‹tPRIORITY_SHIFT
 1

	)

202 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

203 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 256

204 
	#p‹tPRIORITY_SHIFT
 0

	)

205 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

207 #îr‹ 
InvÆid
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
£âög
. c⁄figUNIQUE_INTERRUPT_PRIORITIES 
mu°
 
be
 
£t
 
to
 
the
 
numbî
 
of
 
unique
 
¥i‹ôõs
 
im∂emíãd
 
by
Åhê
èrgë
 
h¨dw¨e


211 
	#p‹tICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

212 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

213 
	#p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

214 
	#p‹tICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

215 
	#p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

217 
	#p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

218 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER
 ( *––vﬁ©ûê
uöt8_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

219 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

220 
	#p‹tICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

221 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 )

	)

222 
	#p‹tICCBPR_BINARY_POINT_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt32_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

223 
	#p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt8_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

	@portable/GCC/ARM_CM0/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e010 )

	)

76 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e014 )

	)

77 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed04 )

	)

78 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed20 )

	)

79 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

80 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

81 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

82 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

83 
	#p‹tMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

84 
	#p‹tNVIC_PENDSV_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

85 
	#p‹tNVIC_SYSTICK_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

88 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

93 #ifde‡
c⁄figTASK_RETURN_ADDRESS


94 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

96 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

101 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

106 
¥vSëupTimîI¡îru±
( );

111 
	$xP‹tPídSVH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

112 
	`xP‹tSysTickH™dÀr
( );

113 
	`vP‹tSVCH™dÀr
( );

118 
	$vP‹tSèπFú°Task
–Ë
	`__©åibuã__
 (–
«ked
 ));

123 
	`¥vTaskExôEº‹
( );

130 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tTASK_RETURN_ADDRESS
;

140 
pxT›OfSèck
 -= 5;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

142 
pxT›OfSèck
 -= 8;

144  
pxT›OfSèck
;

145 
	}
}

148 
	$¥vTaskExôEº‹
( )

156 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

157 
	`p‹tDISABLE_INTERRUPTS
();

159 
	}
}

162 
	$vP‹tSVCH™dÀr
( )

166 
	}
}

169 
	$vP‹tSèπFú°Task
( )

174 
__asm
 volatile(

190 
	}
}

196 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

199 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

200 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

204 
	`¥vSëupTimîI¡îru±
();

207 
uxCrôiˇlNe°ög
 = 0;

210 
	`vP‹tSèπFú°Task
();

216 
	`¥vTaskExôEº‹
();

220 
	}
}

223 
	$vP‹tEndScheduÀr
( )

227 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

228 
	}
}

231 
	$vP‹tYõld
( )

234 *–
p‹tNVIC_INT_CTRL
 ) = 
p‹tNVIC_PENDSVSET
;

238 
__asm
 volatile( "dsb" );

239 
__asm
 volatile( "isb" );

240 
	}
}

243 
	$vP‹tE¡îCrôiˇl
( )

245 
	`p‹tDISABLE_INTERRUPTS
();

246 
uxCrôiˇlNe°ög
++;

247 
__asm
 volatile( "dsb" );

248 
__asm
 volatile( "isb" );

249 
	}
}

252 
	$vP‹tExôCrôiˇl
( )

254 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

255 
uxCrôiˇlNe°ög
--;

256 if–
uxCrôiˇlNe°ög
 == 0 )

258 
	`p‹tENABLE_INTERRUPTS
();

260 
	}
}

263 
uöt32_t
 
	$ulSëI¡îru±MaskFromISR
( )

265 
__asm
 volatile(

273 
	}
}

276 
	$vCÀ¨I¡îru±MaskFromISR
–
uöt32_t
 
ulMask
 )

278 
__asm
 volatile(

284 –Ë
ulMask
;

285 
	}
}

288 
	$xP‹tPídSVH™dÀr
( )

292 
__asm
 volatile

333 
	}
}

336 
	$xP‹tSysTickH™dÀr
( )

338 
uöt32_t
 
ulPªviousMask
;

340 
ulPªviousMask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

343 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

346 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

349 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulPªviousMask
 );

350 
	}
}

357 
	$¥vSëupTimîI¡îru±
( )

360 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

361 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

362 
	}
}

	@portable/GCC/ARM_CM0/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

114 
vP‹tYõld
( );

115 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

118 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

119 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

124 
vP‹tE¡îCrôiˇl
( );

125 
vP‹tExôCrôiˇl
( );

126 
uöt32_t
 
ulSëI¡îru±MaskFromISR
–Ë
__©åibuã__
((
«ked
));

127 
vCÀ¨I¡îru±MaskFromISR
–
uöt32_t
 
ulMask
 ) 
__©åibuã__
((
«ked
));

129 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulSëI¡îru±MaskFromISR
()

	)

130 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vCÀ¨I¡îru±MaskFromISR
–x )

	)

131 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–" cpsid i " )

	)

132 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–" cpsõ i " )

	)

133 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

134 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

139 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

140 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tNOP
()

	)

144 #ifde‡
__˝lu•lus


	@portable/GCC/ARM_CM3/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

77 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


78 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

81 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


82 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

84 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

88 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

92 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

93 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

94 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

95 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

97 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

98 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

99 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

100 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

101 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

103 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

104 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

107 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

108 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

109 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

110 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

111 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

112 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

113 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

114 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

117 
	#p‹tINITIAL_XPSR
 ( 0x01000000UL )

	)

120 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

125 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

130 #ifde‡
c⁄figTASK_RETURN_ADDRESS


131 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

133 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

138 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

145 
vP‹tSëupTimîI¡îru±
( );

150 
	$xP‹tPídSVH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

151 
	`xP‹tSysTickH™dÀr
( );

152 
	$vP‹tSVCH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

157 
	$¥vP‹tSèπFú°Task
–Ë
	`__©åibuã__
 (–
«ked
 ));

162 
	`¥vTaskExôEº‹
( );

169 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

170 
uöt32_t
 
ulTimîCou¡sF‹O√Tick
 = 0;

177 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

178 
uöt32_t
 
xMaximumPossibÀSuµªs£dTicks
 = 0;

185 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

186 
uöt32_t
 
ulSt›≥dTimîCom≥nßti⁄
 = 0;

194 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

195 
uöt8_t
 
ucMaxSysCÆlPri‹ôy
 = 0;

196 
uöt32_t
 
ulMaxPRIGROUPVÆue
 = 0;

197 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
pcI¡îru±Pri‹ôyRegi°îs
 = ( c⁄° vﬁ©ûêuöt8_à* c⁄° ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

205 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

209 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

211 
pxT›OfSèck
--;

212 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

213 
pxT›OfSèck
--;

214 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tTASK_RETURN_ADDRESS
;

215 
pxT›OfSèck
 -= 5;

216 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

217 
pxT›OfSèck
 -= 8;

219  
pxT›OfSèck
;

220 
	}
}

223 
	$¥vTaskExôEº‹
( )

231 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

232 
	`p‹tDISABLE_INTERRUPTS
();

234 
	}
}

237 
	$vP‹tSVCH™dÀr
( )

239 
__asm
 volatile (

254 
	}
}

257 
	$¥vP‹tSèπFú°Task
( )

259 
__asm
 volatile(

270 
	}
}

276 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

280 
	`c⁄figASSERT
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

282 #if–
c⁄figASSERT_DEFINED
 == 1 )

284 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

285 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( vﬁ©ûêuöt8_à* c⁄° ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

286 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

294 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

298 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

301 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

304 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

308 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

309  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

311 
ulMaxPRIGROUPVÆue
--;

312 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

317 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

318 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

322 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

327 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

328 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

332 
	`vP‹tSëupTimîI¡îru±
();

335 
uxCrôiˇlNe°ög
 = 0;

338 
	`¥vP‹tSèπFú°Task
();

344 
	`¥vTaskExôEº‹
();

348 
	}
}

351 
	$vP‹tEndScheduÀr
( )

355 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

356 
	}
}

359 
	$vP‹tYõld
( )

362 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

366 
__asm
 volatile( "dsb" );

367 
__asm
 volatile( "isb" );

368 
	}
}

371 
	$vP‹tE¡îCrôiˇl
( )

373 
	`p‹tDISABLE_INTERRUPTS
();

374 
uxCrôiˇlNe°ög
++;

375 
__asm
 volatile( "dsb" );

376 
__asm
 volatile( "isb" );

377 
	}
}

380 
	$vP‹tExôCrôiˇl
( )

382 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

383 
uxCrôiˇlNe°ög
--;

384 if–
uxCrôiˇlNe°ög
 == 0 )

386 
	`p‹tENABLE_INTERRUPTS
();

388 
	}
}

391 
__©åibuã__
(–
«ked
 )Ë
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

393 
__asm
 volatile \

399 :: "i" ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "r0", "r1" \

405 
	}
}

408 
__©åibuã__
(–
«ked
 )Ë
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 )

410 
__asm
 volatile \

418 –Ë
ulNewMaskVÆue
;

419 
	}
}

422 
	$xP‹tPídSVH™dÀr
( )

426 
__asm
 volatile

454 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
)

456 
	}
}

459 
	$xP‹tSysTickH™dÀr
( )

465 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

468 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

472 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

475 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

476 
	}
}

479 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

481 
__©åibuã__
((
wók
)Ë
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

483 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

484 
TickTy≥_t
 
xModifübÀIdÀTime
;

487 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

489 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

496 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

501 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

502 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

504 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

509 
__asm
 volatile( "cpsid i" );

513 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

517 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

520 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

524 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

528 
__asm
 volatile( "cpsie i" );

533 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

537 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

540 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

547 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

548 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

549 if–
xModifübÀIdÀTime
 > 0 )

551 
__asm
 volatile( "dsb" );

552 
__asm
 volatile( "wfi" );

553 
__asm
 volatile( "isb" );

555 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

561 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

562 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

566 
__asm
 volatile( "cpsie i" );

568 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

570 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

576 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

581 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

583 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

586 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

593 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

601 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

605 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

609 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

617 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

618 
	`p‹tENTER_CRITICAL
();

620 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

621 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

622 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

624 
	`p‹tEXIT_CRITICAL
();

626 
	}
}

635 
__©åibuã__
(–
wók
 )Ë
	$vP‹tSëupTimîI¡îru±
( )

638 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

640 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

641 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

642 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

647 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

648 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

649 
	}
}

652 #if–
c⁄figASSERT_DEFINED
 == 1 )

654 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

656 
uöt32_t
 
ulCuºítI¡îru±
;

657 
uöt8_t
 
ucCuºítPri‹ôy
;

660 
__asm
 vﬁ©ûe–"mr†%0, ip§" : "Ù"–
ulCuºítI¡îru±
 ) );

663 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

666 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

691 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

707 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

708 
	}
}

	@portable/GCC/ARM_CM3/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

114 
vP‹tYõld
( );

115 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

118 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

119 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

123 
vP‹tE¡îCrôiˇl
( );

124 
vP‹tExôCrôiˇl
( );

125 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

126 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 );

127 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

128 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

129 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

130 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
(0)

	)

131 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

132 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

138 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

139 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

143 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


144 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

145 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

150 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

153 
__©åibuã__
––
Æways_ölöe
 ) ) 
ölöe
 
uöt8_t
 
ucP‹tCou¡LódögZîos
–
uöt32_t
 
ulBôm≠
 )

155 
uöt8_t
 
	gucRëu∫
;

157 
__asm
 vﬁ©ûê–"˛z %0, %1" : "Ù" ( 
ucRëu∫
 ) : "r" ( 
ulBôm≠
 ) );

158  
	gucRëu∫
;

162 #if–
c⁄figMAX_PRIORITIES
 > 32 )

163 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

167 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

168 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

172 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`ucP‹tCou¡LódögZîos
––uxRódyPri‹ôõ†ËË)

	)

178 #ifde‡
c⁄figASSERT


179 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

180 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

184 
	#p‹tNOP
()

	)

186 #ifde‡
__˝lu•lus


	@portable/GCC/ARM_CM3_MPU/port.c

73 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

76 
	~"FªeRTOS.h
"

77 
	~"èsk.h
"

78 
	~"queue.h
"

80 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


83 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 )

	)

84 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 )

	)

85 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 )

	)

86 
	#p‹tNVIC_SYSPRI1
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed1¯)

	)

87 
	#p‹tNVIC_SYS_CTRL_STATE
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed24 )

	)

88 
	#p‹tNVIC_MEM_FAULT_ENABLE
 ( 1UL << 16UL )

	)

91 
	#p‹tMPU_TYPE
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed90 )

	)

92 
	#p‹tMPU_REGION_BASE_ADDRESS
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed9C )

	)

93 
	#p‹tMPU_REGION_ATTRIBUTE
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000edA0 )

	)

94 
	#p‹tMPU_CTRL
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed94 )

	)

95 
	#p‹tEXPECTED_MPU_TYPE_VALUE
 ( 8UL << 8UL )

	)

96 
	#p‹tMPU_ENABLE
 ( 0x01UL )

	)

97 
	#p‹tMPU_BACKGROUND_ENABLE
 ( 1UL << 2UL )

	)

98 
	#p‹tPRIVILEGED_EXECUTION_START_ADDRESS
 ( 0UL )

	)

99 
	#p‹tMPU_REGION_VALID
 ( 0x10UL )

	)

100 
	#p‹tMPU_REGION_ENABLE
 ( 0x01UL )

	)

101 
	#p‹tPERIPHERALS_START_ADDRESS
 0x40000000UL

	)

102 
	#p‹tPERIPHERALS_END_ADDRESS
 0x5FFFFFFFUL

	)

105 
	#p‹tNVIC_SYSTICK_CLK
 ( 0x00000004UL )

	)

106 
	#p‹tNVIC_SYSTICK_INT
 ( 0x00000002UL )

	)

107 
	#p‹tNVIC_SYSTICK_ENABLE
 ( 0x00000001UL )

	)

108 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

109 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

110 
	#p‹tNVIC_SVC_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

113 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

114 
	#p‹tINITIAL_CONTROL_IF_UNPRIVILEGED
 ( 0x03 )

	)

115 
	#p‹tINITIAL_CONTROL_IF_PRIVILEGED
 ( 0x02 )

	)

118 
	#p‹tOFFSET_TO_PC
 ( 6 )

	)

121 
	#p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 ) if–xRu¬ögPrivûeged !
pdTRUE
 ) 
__asm
 vﬁ©ûê–" mr†r0, c⁄åﬁ \¿‹∏r0, #1 \¿m§ c⁄åﬁ,Ñ0" :::"r0" )

	)

126 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

131 
	$¥vSëupTimîI¡îru±
–Ë
PRIVILEGED_FUNCTION
;

136 
	$¥vSëupMPU
–Ë
PRIVILEGED_FUNCTION
;

143 
uöt32_t
 
	$¥vGëMPURegi⁄SizeSëtög
–
uöt32_t
 
ulA˘uÆSizeInByãs
 ) 
PRIVILEGED_FUNCTION
;

150 
Ba£Ty≥_t
 
	$¥vRai£Privûege
–Ë
	`__©åibuã__
(–
«ked
 ));

155 
	$xP‹tPídSVH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 )Ë
PRIVILEGED_FUNCTION
;

156 
	$xP‹tSysTickH™dÀr
–Ë
	`__©åibuã__
 ((
	`›timize
("3"))Ë
PRIVILEGED_FUNCTION
;

157 
	$vP‹tSVCH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 )Ë
PRIVILEGED_FUNCTION
;

162 
	$¥vRe°‹eC⁄ãxtOfFú°Task
–Ë
	`__©åibuã__
(–
«ked
 )Ë
PRIVILEGED_FUNCTION
;

168 
	$¥vSVCH™dÀr
–
uöt32_t
 *
pulRegi°îs
 ) 
	`__©åibuã__
(–
noölöe
 )Ë
PRIVILEGED_FUNCTION
;

173 
Ba£Ty≥_t
 
	`MPU_xTaskGíîicCª©e
–
TaskFun˘i⁄_t
 
pvTaskCode
, c⁄° * c⁄° 
pcName
, 
uöt16_t
 
usSèckDïth
, *
pvP¨amëîs
, 
UBa£Ty≥_t
 
uxPri‹ôy
, 
TaskH™dÀ_t
 *
pxCª©edTask
, 
SèckTy≥_t
 *
puxSèckBuf„r
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 );

174 
	`MPU_vTaskAŒoˇãMPURegi⁄s
–
TaskH™dÀ_t
 
xTask
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 );

175 
	`MPU_vTaskDñëe
–
TaskH™dÀ_t
 
pxTaskToDñëe
 );

176 
	`MPU_vTaskDñayU¡û
–
TickTy≥_t
 * c⁄° 
pxPªviousWakeTime
, TickTy≥_à
xTimeIn¸emít
 );

177 
	`MPU_vTaskDñay
–
TickTy≥_t
 
xTicksToDñay
 );

178 
UBa£Ty≥_t
 
	`MPU_uxTaskPri‹ôyGë
–
TaskH™dÀ_t
 
pxTask
 );

179 
	`MPU_vTaskPri‹ôySë
–
TaskH™dÀ_t
 
pxTask
, 
UBa£Ty≥_t
 
uxNewPri‹ôy
 );

180 
eTaskSèã
 
	`MPU_eTaskGëSèã
–
TaskH™dÀ_t
 
pxTask
 );

181 
	`MPU_vTaskSu•íd
–
TaskH™dÀ_t
 
pxTaskToSu•íd
 );

182 
	`MPU_vTaskResume
–
TaskH™dÀ_t
 
pxTaskToResume
 );

183 
	`MPU_vTaskSu•ídAŒ
( );

184 
Ba£Ty≥_t
 
	`MPU_xTaskResumeAŒ
( );

185 
TickTy≥_t
 
	`MPU_xTaskGëTickCou¡
( );

186 
UBa£Ty≥_t
 
	`MPU_uxTaskGëNumbîOfTasks
( );

187 
	`MPU_vTaskLi°
–*
pcWrôeBuf„r
 );

188 
	`MPU_vTaskGëRunTimeSèts
–*
pcWrôeBuf„r
 );

189 
	`MPU_vTaskSëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
, 
TaskHookFun˘i⁄_t
 
pxTagVÆue
 );

190 
TaskHookFun˘i⁄_t
 
	`MPU_xTaskGëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
 );

191 
Ba£Ty≥_t
 
	`MPU_xTaskCÆlAµliˇti⁄TaskHook
–
TaskH™dÀ_t
 
xTask
, *
pvP¨amëî
 );

192 
UBa£Ty≥_t
 
	`MPU_uxTaskGëSèckHighW©îM¨k
–
TaskH™dÀ_t
 
xTask
 );

193 
TaskH™dÀ_t
 
	`MPU_xTaskGëCuºítTaskH™dÀ
( );

194 
Ba£Ty≥_t
 
	`MPU_xTaskGëScheduÀrSèã
( );

195 
TaskH™dÀ_t
 
	`MPU_xTaskGëIdÀTaskH™dÀ
( );

196 
UBa£Ty≥_t
 
	`MPU_uxTaskGëSy°emSèã
–
TaskSètus_t
 *
pxTaskSètusAºay
, UBa£Ty≥_à
uxAºaySize
, 
uöt32_t
 *
pulTŸÆRunTime
 );

197 
QueueH™dÀ_t
 
	`MPU_xQueueGíîicCª©e
–
UBa£Ty≥_t
 
uxQueueLígth
, UBa£Ty≥_à
uxIãmSize
, 
uöt8_t
 
ucQueueTy≥
 );

198 
Ba£Ty≥_t
 
	`MPU_xQueueGíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xC›yPosôi⁄
 );

199 
Ba£Ty≥_t
 
	`MPU_xQueueGíîicRe£t
–
QueueH™dÀ_t
 
pxQueue
, Ba£Ty≥_à
xNewQueue
 );

200 
UBa£Ty≥_t
 
	`MPU_uxQueueMesßgesWaôög
–c⁄° 
QueueH™dÀ_t
 
pxQueue
 );

201 
Ba£Ty≥_t
 
	`MPU_xQueueGíîicRe˚ive
–
QueueH™dÀ_t
 
pxQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xJu°Pìkög
 );

202 
QueueH™dÀ_t
 
	`MPU_xQueueCª©eMuãx
( );

203 
QueueH™dÀ_t
 
	`MPU_xQueueCª©eCou¡ögSem≠h‹e
–
UBa£Ty≥_t
 
uxCou¡VÆue
, UBa£Ty≥_à
uxInôülCou¡
 );

204 
Ba£Ty≥_t
 
	`MPU_xQueueTakeMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
, 
TickTy≥_t
 
xBlockTime
 );

205 
Ba£Ty≥_t
 
	`MPU_xQueueGiveMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
 );

206 
Ba£Ty≥_t
 
	`MPU_xQueueA…GíîicSíd
–
QueueH™dÀ_t
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xC›yPosôi⁄
 );

207 
Ba£Ty≥_t
 
	`MPU_xQueueA…GíîicRe˚ive
–
QueueH™dÀ_t
 
pxQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, Ba£Ty≥_à
xJu°Pìkög
 );

208 
	`MPU_vQueueAddToRegi°ry
–
QueueH™dÀ_t
 
xQueue
, *
pcName
 );

209 
	`MPU_vQueueDñëe
–
QueueH™dÀ_t
 
xQueue
 );

210 *
	`MPU_pvP‹tMÆloc
–
size_t
 
xSize
 );

211 
	`MPU_vP‹tFªe
–*
pv
 );

212 
	`MPU_vP‹tInôüli£Blocks
( );

213 
size_t
 
	`MPU_xP‹tGëFªeHópSize
( );

214 
QueueSëH™dÀ_t
 
	`MPU_xQueueCª©eSë
–
UBa£Ty≥_t
 
uxEvítQueueLígth
 );

215 
QueueSëMembîH™dÀ_t
 
	`MPU_xQueueSñe˘FromSë
–
QueueSëH™dÀ_t
 
xQueueSë
, 
TickTy≥_t
 
xBlockTimeTicks
 );

216 
Ba£Ty≥_t
 
	`MPU_xQueueAddToSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 );

217 
Ba£Ty≥_t
 
	`MPU_xQueueRemoveFromSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 );

218 
Ba£Ty≥_t
 
	`MPU_xQueuePìkFromISR
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
 );

225 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
, 
Ba£Ty≥_t
 
xRunPrivûeged
 )

229 
pxT›OfSèck
--;

230 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

231 
pxT›OfSèck
--;

232 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

233 
pxT›OfSèck
--;

234 *
pxT›OfSèck
 = 0;

235 
pxT›OfSèck
 -= 5;

236 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

237 
pxT›OfSèck
 -= 9;

239 if–
xRunPrivûeged
 =
pdTRUE
 )

241 *
pxT›OfSèck
 = 
p‹tINITIAL_CONTROL_IF_PRIVILEGED
;

245 *
pxT›OfSèck
 = 
p‹tINITIAL_CONTROL_IF_UNPRIVILEGED
;

248  
pxT›OfSèck
;

249 
	}
}

252 
	$vP‹tSVCH™dÀr
( )

255 
__asm
 volatile

257 #i‚de‡
USE_PROCESS_STACK


266 ::"i"(
¥vSVCH™dÀr
):"r0"

268 
	}
}

271 
	$¥vSVCH™dÀr
–
uöt32_t
 *
pulP¨am
 )

273 
uöt8_t
 
ucSVCNumbî
;

277 
ucSVCNumbî
 = ( ( 
uöt8_t
 * ) 
pulP¨am
[ 
p‹tOFFSET_TO_PC
 ] )[ -2 ];

278  
ucSVCNumbî
 )

280 
p‹tSVC_START_SCHEDULER
 : *(
p‹tNVIC_SYSPRI1
Ë|
p‹tNVIC_SVC_PRI
;

281 
	`¥vRe°‹eC⁄ãxtOfFú°Task
();

284 
p‹tSVC_YIELD
 : *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

289 
__asm
 volatile( "dsb" );

290 
__asm
 volatile( "isb" );

294 
p‹tSVC_RAISE_PRIVILEGE
 : 
__asm
 volatile

306 
	}
}

309 
	$¥vRe°‹eC⁄ãxtOfFú°Task
( )

311 
__asm
 volatile

335 
	}
}

341 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

345 
	`c⁄figASSERT
––
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

348 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

349 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

352 
	`¥vSëupMPU
();

356 
	`¥vSëupTimîI¡îru±
();

359 
uxCrôiˇlNe°ög
 = 0;

362 
__asm
 volatile( " svc %0 \n"

363 :: "i" (
p‹tSVC_START_SCHEDULER
) );

367 
	}
}

370 
	$vP‹tEndScheduÀr
( )

374 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

375 
	}
}

378 
	$vP‹tE¡îCrôiˇl
( )

380 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

382 
	`p‹tDISABLE_INTERRUPTS
();

383 
uxCrôiˇlNe°ög
++;

385 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

386 
	}
}

389 
	$vP‹tExôCrôiˇl
( )

391 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

393 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

394 
uxCrôiˇlNe°ög
--;

395 if–
uxCrôiˇlNe°ög
 == 0 )

397 
	`p‹tENABLE_INTERRUPTS
();

399 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

400 
	}
}

403 
	$xP‹tPídSVH™dÀr
( )

407 
__asm
 volatile

440 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
)

442 
	}
}

445 
	$xP‹tSysTickH™dÀr
( )

447 
uöt32_t
 
ulDummy
;

449 
ulDummy
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

452 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

455 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

458 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulDummy
 );

459 
	}
}

466 
	$¥vSëupTimîI¡îru±
( )

469 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

470 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

471 
	}
}

474 
	$¥vSëupMPU
( )

476 
uöt32_t
 
__¥ivûeged_fun˘i⁄s_íd__
[];

477 
uöt32_t
 
__FLASH_£gmít_°¨t__
[];

478 
uöt32_t
 
__FLASH_£gmít_íd__
[];

479 
uöt32_t
 
__¥ivûeged_d©a_°¨t__
[];

480 
uöt32_t
 
__¥ivûeged_d©a_íd__
[];

483 if–*
p‹tMPU_TYPE
 =
p‹tEXPECTED_MPU_TYPE_VALUE
 )

486 *
p‹tMPU_REGION_BASE_ADDRESS
 = ( ( 
uöt32_t
 ) 
__FLASH_£gmít_°¨t__
 ) |

487 –
p‹tMPU_REGION_VALID
 ) |

488 –
p‹tUNPRIVILEGED_FLASH_REGION
 );

490 *
p‹tMPU_REGION_ATTRIBUTE
 = ( 
p‹tMPU_REGION_READ_ONLY
 ) |

491 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

492 –
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
__FLASH_£gmít_íd__
 - ( uöt32_àË
__FLASH_£gmít_°¨t__
 ) ) |

493 –
p‹tMPU_REGION_ENABLE
 );

498 *
p‹tMPU_REGION_BASE_ADDRESS
 = ( ( 
uöt32_t
 ) 
__FLASH_£gmít_°¨t__
 ) |

499 –
p‹tMPU_REGION_VALID
 ) |

500 –
p‹tPRIVILEGED_FLASH_REGION
 );

502 *
p‹tMPU_REGION_ATTRIBUTE
 = ( 
p‹tMPU_REGION_PRIVILEGED_READ_ONLY
 ) |

503 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

504 –
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
__¥ivûeged_fun˘i⁄s_íd__
 - ( uöt32_àË
__FLASH_£gmít_°¨t__
 ) ) |

505 –
p‹tMPU_REGION_ENABLE
 );

509 *
p‹tMPU_REGION_BASE_ADDRESS
 = ( ( 
uöt32_t
 ) 
__¥ivûeged_d©a_°¨t__
 ) |

510 –
p‹tMPU_REGION_VALID
 ) |

511 –
p‹tPRIVILEGED_RAM_REGION
 );

513 *
p‹tMPU_REGION_ATTRIBUTE
 = ( 
p‹tMPU_REGION_PRIVILEGED_READ_WRITE
 ) |

514 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

515 
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
__¥ivûeged_d©a_íd__
 - ( uöt32_àË
__¥ivûeged_d©a_°¨t__
 ) |

516 –
p‹tMPU_REGION_ENABLE
 );

520 *
p‹tMPU_REGION_BASE_ADDRESS
 = ( 
p‹tPERIPHERALS_START_ADDRESS
 ) |

521 –
p‹tMPU_REGION_VALID
 ) |

522 –
p‹tGENERAL_PERIPHERALS_REGION
 );

524 *
p‹tMPU_REGION_ATTRIBUTE
 = ( 
p‹tMPU_REGION_READ_WRITE
 | 
p‹tMPU_REGION_EXECUTE_NEVER
 ) |

525 –
	`¥vGëMPURegi⁄SizeSëtög
–
p‹tPERIPHERALS_END_ADDRESS
 - 
p‹tPERIPHERALS_START_ADDRESS
 ) ) |

526 –
p‹tMPU_REGION_ENABLE
 );

529 *
p‹tNVIC_SYS_CTRL_STATE
 |
p‹tNVIC_MEM_FAULT_ENABLE
;

532 *
p‹tMPU_CTRL
 |–
p‹tMPU_ENABLE
 | 
p‹tMPU_BACKGROUND_ENABLE
 );

534 
	}
}

537 
uöt32_t
 
	$¥vGëMPURegi⁄SizeSëtög
–
uöt32_t
 
ulA˘uÆSizeInByãs
 )

539 
uöt32_t
 
ulRegi⁄Size
, 
ulRëu∫VÆue
 = 4;

543  
ulRegi⁄Size
 = 32UL; 
ulRëu∫VÆue
 < 31UL; ( ulRegionSize <<= 1UL ) )

545 if–
ulA˘uÆSizeInByãs
 <
ulRegi⁄Size
 )

551 
ulRëu∫VÆue
++;

557  ( 
ulRëu∫VÆue
 << 1UL );

558 
	}
}

561 
Ba£Ty≥_t
 
	$¥vRai£Privûege
( )

563 
__asm
 volatile

572 :: "i" (
p‹tSVC_RAISE_PRIVILEGE
) : "r0"

576 
	}
}

579 
	$vP‹tSt‹eTaskMPUSëtögs
–
xMPU_SETTINGS
 *
xMPUSëtögs
, c⁄° 
xMEMORY_REGION
 * c⁄° 
xRegi⁄s
, 
SèckTy≥_t
 *
pxBŸtomOfSèck
, 
uöt16_t
 
usSèckDïth
 )

581 
uöt32_t
 
__SRAM_£gmít_°¨t__
[];

582 
uöt32_t
 
__SRAM_£gmít_íd__
[];

583 
uöt32_t
 
__¥ivûeged_d©a_°¨t__
[];

584 
uöt32_t
 
__¥ivûeged_d©a_íd__
[];

585 
öt32_t
 
lIndex
;

586 
uöt32_t
 
ul
;

588 if–
xRegi⁄s
 =
NULL
 )

591 
xMPUSëtögs
->
xRegi⁄
[ 0 ].
ulRegi⁄Ba£Addªss
 =

592 ––
uöt32_t
 ) 
__SRAM_£gmít_°¨t__
 ) |

593 –
p‹tMPU_REGION_VALID
 ) |

594 –
p‹tSTACK_REGION
 );

596 
xMPUSëtögs
->
xRegi⁄
[ 0 ].
ulRegi⁄Aâribuã
 =

597 –
p‹tMPU_REGION_READ_WRITE
 ) |

598 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

599 –
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
__SRAM_£gmít_íd__
 - ( uöt32_àË
__SRAM_£gmít_°¨t__
 ) ) |

600 –
p‹tMPU_REGION_ENABLE
 );

604 
xMPUSëtögs
->
xRegi⁄
[ 1 ].
ulRegi⁄Ba£Addªss
 =

605 ––
uöt32_t
 ) 
__¥ivûeged_d©a_°¨t__
 ) |

606 –
p‹tMPU_REGION_VALID
 ) |

607 –
p‹tSTACK_REGION
 + 1 );

609 
xMPUSëtögs
->
xRegi⁄
[ 1 ].
ulRegi⁄Aâribuã
 =

610 –
p‹tMPU_REGION_PRIVILEGED_READ_WRITE
 ) |

611 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

612 
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
__¥ivûeged_d©a_íd__
 - ( uöt32_àË
__¥ivûeged_d©a_°¨t__
 ) |

613 –
p‹tMPU_REGION_ENABLE
 );

616  
ul
 = 2; u»<
p‹tNUM_CONFIGURABLE_REGIONS
; ul++ )

618 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Ba£Addªss
 = ( 
p‹tSTACK_REGION
 + u»Ë| 
p‹tMPU_REGION_VALID
;

619 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Aâribuã
 = 0UL;

628 if–
usSèckDïth
 > 0 )

631 
xMPUSëtögs
->
xRegi⁄
[ 0 ].
ulRegi⁄Ba£Addªss
 =

632 ––
uöt32_t
 ) 
pxBŸtomOfSèck
 ) |

633 –
p‹tMPU_REGION_VALID
 ) |

634 –
p‹tSTACK_REGION
 );

636 
xMPUSëtögs
->
xRegi⁄
[ 0 ].
ulRegi⁄Aâribuã
 =

637 –
p‹tMPU_REGION_READ_WRITE
 ) |

638 –
	`¥vGëMPURegi⁄SizeSëtög
––
uöt32_t
 ) 
usSèckDïth
 * ( uöt32_àË–
SèckTy≥_t
 ) ) ) |

639 –
p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

640 –
p‹tMPU_REGION_ENABLE
 );

643 
lIndex
 = 0;

645  
ul
 = 1; u»<
p‹tNUM_CONFIGURABLE_REGIONS
; ul++ )

647 if––
xRegi⁄s
[ 
lIndex
 ] ).
ulLígthInByãs
 > 0UL )

652 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Ba£Addªss
 =

653 ––
uöt32_t
 ) 
xRegi⁄s
[ 
lIndex
 ].
pvBa£Addªss
 ) |

654 –
p‹tMPU_REGION_VALID
 ) |

655 –
p‹tSTACK_REGION
 + 
ul
 );

657 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Aâribuã
 =

658 –
	`¥vGëMPURegi⁄SizeSëtög
–
xRegi⁄s
[ 
lIndex
 ].
ulLígthInByãs
 ) ) |

659 –
xRegi⁄s
[ 
lIndex
 ].
ulP¨amëîs
 ) |

660 –
p‹tMPU_REGION_ENABLE
 );

665 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Ba£Addªss
 = ( 
p‹tSTACK_REGION
 + u»Ë| 
p‹tMPU_REGION_VALID
;

666 
xMPUSëtögs
->
xRegi⁄
[ 
ul
 ].
ulRegi⁄Aâribuã
 = 0UL;

669 
lIndex
++;

672 
	}
}

675 
Ba£Ty≥_t
 
	$MPU_xTaskGíîicCª©e
–
TaskFun˘i⁄_t
 
pvTaskCode
, c⁄° * c⁄° 
pcName
, 
uöt16_t
 
usSèckDïth
, *
pvP¨amëîs
, 
UBa£Ty≥_t
 
uxPri‹ôy
, 
TaskH™dÀ_t
 *
pxCª©edTask
, 
SèckTy≥_t
 *
puxSèckBuf„r
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 )

677 
Ba£Ty≥_t
 
xRëu∫
;

678 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

680 
xRëu∫
 = 
	`xTaskGíîicCª©e
–
pvTaskCode
, 
pcName
, 
usSèckDïth
, 
pvP¨amëîs
, 
uxPri‹ôy
, 
pxCª©edTask
, 
puxSèckBuf„r
, 
xRegi⁄s
 );

681 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

682  
xRëu∫
;

683 
	}
}

686 
	$MPU_vTaskAŒoˇãMPURegi⁄s
–
TaskH™dÀ_t
 
xTask
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 )

688 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

690 
	`vTaskAŒoˇãMPURegi⁄s
–
xTask
, 
xRegi⁄s
 );

691 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

692 
	}
}

695 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

696 
	$MPU_vTaskDñëe
–
TaskH™dÀ_t
 
pxTaskToDñëe
 )

698 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

700 
	`vTaskDñëe
–
pxTaskToDñëe
 );

701 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

702 
	}
}

706 #i‡–
INCLUDE_vTaskDñayU¡û
 == 1 )

707 
	$MPU_vTaskDñayU¡û
–
TickTy≥_t
 * c⁄° 
pxPªviousWakeTime
, TickTy≥_à
xTimeIn¸emít
 )

709 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

711 
	`vTaskDñayU¡û
–
pxPªviousWakeTime
, 
xTimeIn¸emít
 );

712 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

713 
	}
}

717 #i‡–
INCLUDE_vTaskDñay
 == 1 )

718 
	$MPU_vTaskDñay
–
TickTy≥_t
 
xTicksToDñay
 )

720 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

722 
	`vTaskDñay
–
xTicksToDñay
 );

723 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

724 
	}
}

728 #i‡–
INCLUDE_uxTaskPri‹ôyGë
 == 1 )

729 
UBa£Ty≥_t
 
	$MPU_uxTaskPri‹ôyGë
–
TaskH™dÀ_t
 
pxTask
 )

731 
UBa£Ty≥_t
 
uxRëu∫
;

732 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

734 
uxRëu∫
 = 
	`uxTaskPri‹ôyGë
–
pxTask
 );

735 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

736  
uxRëu∫
;

737 
	}
}

741 #i‡–
INCLUDE_vTaskPri‹ôySë
 == 1 )

742 
	$MPU_vTaskPri‹ôySë
–
TaskH™dÀ_t
 
pxTask
, 
UBa£Ty≥_t
 
uxNewPri‹ôy
 )

744 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

746 
	`vTaskPri‹ôySë
–
pxTask
, 
uxNewPri‹ôy
 );

747 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

748 
	}
}

752 #i‡–
INCLUDE_eTaskGëSèã
 == 1 )

753 
eTaskSèã
 
	$MPU_eTaskGëSèã
–
TaskH™dÀ_t
 
pxTask
 )

755 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

756 
eTaskSèã
 
eRëu∫
;

758 
eRëu∫
 = 
	`eTaskGëSèã
–
pxTask
 );

759 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

760  
eRëu∫
;

761 
	}
}

765 #i‡–
INCLUDE_xTaskGëIdÀTaskH™dÀ
 == 1 )

766 
TaskH™dÀ_t
 
	$MPU_xTaskGëIdÀTaskH™dÀ
( )

768 
TaskH™dÀ_t
 
xRëu∫
;

769 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

771 
xRëu∫
 = 
	`xTaskGëIdÀTaskH™dÀ
();

772 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

773  
eRëu∫
;

774 
	}
}

778 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

779 
	$MPU_vTaskSu•íd
–
TaskH™dÀ_t
 
pxTaskToSu•íd
 )

781 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

783 
	`vTaskSu•íd
–
pxTaskToSu•íd
 );

784 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

785 
	}
}

789 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

790 
	$MPU_vTaskResume
–
TaskH™dÀ_t
 
pxTaskToResume
 )

792 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

794 
	`vTaskResume
–
pxTaskToResume
 );

795 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

796 
	}
}

800 
	$MPU_vTaskSu•ídAŒ
( )

802 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

804 
	`vTaskSu•ídAŒ
();

805 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

806 
	}
}

809 
Ba£Ty≥_t
 
	$MPU_xTaskResumeAŒ
( )

811 
Ba£Ty≥_t
 
xRëu∫
;

812 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

814 
xRëu∫
 = 
	`xTaskResumeAŒ
();

815 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

816  
xRëu∫
;

817 
	}
}

820 
TickTy≥_t
 
	$MPU_xTaskGëTickCou¡
( )

822 
TickTy≥_t
 
xRëu∫
;

823 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

825 
xRëu∫
 = 
	`xTaskGëTickCou¡
();

826 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

827  
xRëu∫
;

828 
	}
}

831 
UBa£Ty≥_t
 
	$MPU_uxTaskGëNumbîOfTasks
( )

833 
UBa£Ty≥_t
 
uxRëu∫
;

834 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

836 
uxRëu∫
 = 
	`uxTaskGëNumbîOfTasks
();

837 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

838  
uxRëu∫
;

839 
	}
}

842 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

843 
	$MPU_vTaskLi°
–*
pcWrôeBuf„r
 )

845 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

847 
	`vTaskLi°
–
pcWrôeBuf„r
 );

848 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

849 
	}
}

853 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

854 
	$MPU_vTaskGëRunTimeSèts
–*
pcWrôeBuf„r
 )

856 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

858 
	`vTaskGëRunTimeSèts
–
pcWrôeBuf„r
 );

859 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

860 
	}
}

864 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

865 
	$MPU_vTaskSëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
, 
TaskHookFun˘i⁄_t
 
pxTagVÆue
 )

867 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

869 
	`vTaskSëAµliˇti⁄TaskTag
–
xTask
, 
pxTagVÆue
 );

870 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

871 
	}
}

875 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

876 
TaskHookFun˘i⁄_t
 
	$MPU_xTaskGëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
 )

878 
TaskHookFun˘i⁄_t
 
xRëu∫
;

879 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

881 
xRëu∫
 = 
	`xTaskGëAµliˇti⁄TaskTag
–
xTask
 );

882 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

883  
xRëu∫
;

884 
	}
}

888 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

889 
Ba£Ty≥_t
 
	$MPU_xTaskCÆlAµliˇti⁄TaskHook
–
TaskH™dÀ_t
 
xTask
, *
pvP¨amëî
 )

891 
Ba£Ty≥_t
 
xRëu∫
;

892 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

894 
xRëu∫
 = 
	`xTaskCÆlAµliˇti⁄TaskHook
–
xTask
, 
pvP¨amëî
 );

895 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

896  
xRëu∫
;

897 
	}
}

901 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

902 
UBa£Ty≥_t
 
	$MPU_uxTaskGëSy°emSèã
–
TaskSètus_t
 *
pxTaskSètusAºay
, 
UBa£Ty≥_t
 
uxAºaySize
, 
uöt32_t
 *
pulTŸÆRunTime
 )

904 
UBa£Ty≥_t
 
uxRëu∫
;

905 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

907 
uxRëu∫
 = 
	`uxTaskGëSy°emSèã
–
pxTaskSètusAºay
, 
uxAºaySize
, 
pulTŸÆRunTime
 );

908 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

909  
xRëu∫
;

910 
	}
}

914 #i‡–
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 )

915 
UBa£Ty≥_t
 
	$MPU_uxTaskGëSèckHighW©îM¨k
–
TaskH™dÀ_t
 
xTask
 )

917 
UBa£Ty≥_t
 
uxRëu∫
;

918 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

920 
uxRëu∫
 = 
	`uxTaskGëSèckHighW©îM¨k
–
xTask
 );

921 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

922  
uxRëu∫
;

923 
	}
}

927 #i‡–
INCLUDE_xTaskGëCuºítTaskH™dÀ
 == 1 )

928 
TaskH™dÀ_t
 
	$MPU_xTaskGëCuºítTaskH™dÀ
( )

930 
TaskH™dÀ_t
 
xRëu∫
;

931 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

933 
xRëu∫
 = 
	`xTaskGëCuºítTaskH™dÀ
();

934 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

935  
xRëu∫
;

936 
	}
}

940 #i‡–
INCLUDE_xTaskGëScheduÀrSèã
 == 1 )

941 
Ba£Ty≥_t
 
	$MPU_xTaskGëScheduÀrSèã
( )

943 
Ba£Ty≥_t
 
xRëu∫
;

944 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

946 
xRëu∫
 = 
	`xTaskGëScheduÀrSèã
();

947 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

948  
xRëu∫
;

949 
	}
}

953 
QueueH™dÀ_t
 
	$MPU_xQueueGíîicCª©e
–
UBa£Ty≥_t
 
uxQueueLígth
, UBa£Ty≥_à
uxIãmSize
, 
uöt8_t
 
ucQueueTy≥
 )

955 
QueueH™dÀ_t
 
xRëu∫
;

956 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

958 
xRëu∫
 = 
	`xQueueGíîicCª©e
–
uxQueueLígth
, 
uxIãmSize
, 
ucQueueTy≥
 );

959 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

960  
xRëu∫
;

961 
	}
}

964 
Ba£Ty≥_t
 
	$MPU_xQueueGíîicRe£t
–
QueueH™dÀ_t
 
pxQueue
, 
Ba£Ty≥_t
 
xNewQueue
 )

966 
Ba£Ty≥_t
 
xRëu∫
;

967 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

969 
xRëu∫
 = 
	`xQueueGíîicRe£t
–
pxQueue
, 
xNewQueue
 );

970 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

971  
xRëu∫
;

972 
	}
}

975 
Ba£Ty≥_t
 
	$MPU_xQueueGíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xC›yPosôi⁄
 )

977 
Ba£Ty≥_t
 
xRëu∫
;

978 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

980 
xRëu∫
 = 
	`xQueueGíîicSíd
–
xQueue
, 
pvIãmToQueue
, 
xTicksToWaô
, 
xC›yPosôi⁄
 );

981 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

982  
xRëu∫
;

983 
	}
}

986 
UBa£Ty≥_t
 
	$MPU_uxQueueMesßgesWaôög
–c⁄° 
QueueH™dÀ_t
 
pxQueue
 )

988 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

989 
UBa£Ty≥_t
 
uxRëu∫
;

991 
uxRëu∫
 = 
	`uxQueueMesßgesWaôög
–
pxQueue
 );

992 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

993  
uxRëu∫
;

994 
	}
}

997 
Ba£Ty≥_t
 
	$MPU_xQueueGíîicRe˚ive
–
QueueH™dÀ_t
 
pxQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xJu°Pìkög
 )

999 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1000 
Ba£Ty≥_t
 
xRëu∫
;

1002 
xRëu∫
 = 
	`xQueueGíîicRe˚ive
–
pxQueue
, 
pvBuf„r
, 
xTicksToWaô
, 
xJu°Pìkög
 );

1003 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1004  
xRëu∫
;

1005 
	}
}

1008 
Ba£Ty≥_t
 
	$MPU_xQueuePìkFromISR
–
QueueH™dÀ_t
 
pxQueue
, * c⁄° 
pvBuf„r
 )

1010 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1011 
Ba£Ty≥_t
 
xRëu∫
;

1013 
xRëu∫
 = 
	`xQueuePìkFromISR
–
pxQueue
, 
pvBuf„r
 );

1014 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1015  
xRëu∫
;

1016 
	}
}

1019 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1020 
QueueH™dÀ_t
 
	$MPU_xQueueCª©eMuãx
( )

1022 
QueueH™dÀ_t
 
xRëu∫
;

1023 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1025 
xRëu∫
 = 
	`xQueueCª©eMuãx
–
queueQUEUE_TYPE_MUTEX
 );

1026 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1027  
xRëu∫
;

1028 
	}
}

1032 #i‡
c⁄figUSE_COUNTING_SEMAPHORES
 == 1

1033 
QueueH™dÀ_t
 
	$MPU_xQueueCª©eCou¡ögSem≠h‹e
–
UBa£Ty≥_t
 
uxCou¡VÆue
, UBa£Ty≥_à
uxInôülCou¡
 )

1035 
QueueH™dÀ_t
 
xRëu∫
;

1036 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1038 
xRëu∫
 = 
	`xQueueCª©eCou¡ögSem≠h‹e
–
uxCou¡VÆue
, 
uxInôülCou¡
 );

1039 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1040  
xRëu∫
;

1041 
	}
}

1045 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1046 
Ba£Ty≥_t
 
	$MPU_xQueueTakeMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
, 
TickTy≥_t
 
xBlockTime
 )

1048 
Ba£Ty≥_t
 
xRëu∫
;

1049 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1051 
xRëu∫
 = 
	`xQueueTakeMuãxRecursive
–
xMuãx
, 
xBlockTime
 );

1052 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1053  
xRëu∫
;

1054 
	}
}

1058 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1059 
Ba£Ty≥_t
 
	$MPU_xQueueGiveMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
 )

1061 
Ba£Ty≥_t
 
xRëu∫
;

1062 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1064 
xRëu∫
 = 
	`xQueueGiveMuãxRecursive
–
xMuãx
 );

1065 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1066  
xRëu∫
;

1067 
	}
}

1071 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1072 
QueueSëH™dÀ_t
 
	$MPU_xQueueCª©eSë
–
UBa£Ty≥_t
 
uxEvítQueueLígth
 )

1074 
QueueSëH™dÀ_t
 
xRëu∫
;

1075 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1077 
xRëu∫
 = 
	`xQueueCª©eSë
–
uxEvítQueueLígth
 );

1078 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1079  
xRëu∫
;

1080 
	}
}

1084 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1085 
QueueSëMembîH™dÀ_t
 
	$MPU_xQueueSñe˘FromSë
–
QueueSëH™dÀ_t
 
xQueueSë
, 
TickTy≥_t
 
xBlockTimeTicks
 )

1087 
QueueSëMembîH™dÀ_t
 
xRëu∫
;

1088 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1090 
xRëu∫
 = 
	`xQueueSñe˘FromSë
–
xQueueSë
, 
xBlockTimeTicks
 );

1091 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1092  
xRëu∫
;

1093 
	}
}

1097 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1098 
Ba£Ty≥_t
 
	$MPU_xQueueAddToSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 )

1100 
Ba£Ty≥_t
 
xRëu∫
;

1101 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1103 
xRëu∫
 = 
	`xQueueAddToSë
–
xQueueOrSem≠h‹e
, 
xQueueSë
 );

1104 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1105  
xRëu∫
;

1106 
	}
}

1110 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1111 
Ba£Ty≥_t
 
	$MPU_xQueueRemoveFromSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 )

1113 
Ba£Ty≥_t
 
xRëu∫
;

1114 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1116 
xRëu∫
 = 
	`xQueueRemoveFromSë
–
xQueueOrSem≠h‹e
, 
xQueueSë
 );

1117 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1118  
xRëu∫
;

1119 
	}
}

1123 #i‡
c⁄figUSE_ALTERNATIVE_API
 == 1

1124 
Ba£Ty≥_t
 
	$MPU_xQueueA…GíîicSíd
–
QueueH™dÀ_t
 
pxQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xC›yPosôi⁄
 )

1126 
Ba£Ty≥_t
 
xRëu∫
;

1127 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1129 
xRëu∫
 = 
Ba£Ty≥_t
 
	`xQueueA…GíîicSíd
–
pxQueue
, 
pvIãmToQueue
, 
xTicksToWaô
, 
xC›yPosôi⁄
 );

1130 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1131  
xRëu∫
;

1132 
	}
}

1136 #i‡
c⁄figUSE_ALTERNATIVE_API
 == 1

1137 
Ba£Ty≥_t
 
	$MPU_xQueueA…GíîicRe˚ive
–
QueueH™dÀ_t
 
pxQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xJu°Pìkög
 )

1139 
Ba£Ty≥_t
 
xRëu∫
;

1140 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1142 
xRëu∫
 = 
	`xQueueA…GíîicRe˚ive
–
pxQueue
, 
pvBuf„r
, 
xTicksToWaô
, 
xJu°Pìkög
 );

1143 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1144  
xRëu∫
;

1145 
	}
}

1149 #i‡
c⁄figQUEUE_REGISTRY_SIZE
 > 0

1150 
	$MPU_vQueueAddToRegi°ry
–
QueueH™dÀ_t
 
xQueue
, *
pcName
 )

1152 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1154 
	`vQueueAddToRegi°ry
–
xQueue
, 
pcName
 );

1156 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1157 
	}
}

1161 
	$MPU_vQueueDñëe
–
QueueH™dÀ_t
 
xQueue
 )

1163 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1165 
	`vQueueDñëe
–
xQueue
 );

1167 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1168 
	}
}

1171 *
	$MPU_pvP‹tMÆloc
–
size_t
 
xSize
 )

1173 *
pvRëu∫
;

1174 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1176 
pvRëu∫
 = 
	`pvP‹tMÆloc
–
xSize
 );

1178 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1180  
pvRëu∫
;

1181 
	}
}

1184 
	$MPU_vP‹tFªe
–*
pv
 )

1186 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1188 
	`vP‹tFªe
–
pv
 );

1190 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1191 
	}
}

1194 
	$MPU_vP‹tInôüli£Blocks
( )

1196 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1198 
	`vP‹tInôüli£Blocks
();

1200 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1201 
	}
}

1204 
size_t
 
	$MPU_xP‹tGëFªeHópSize
( )

1206 
size_t
 
xRëu∫
;

1207 
Ba£Ty≥_t
 
xRu¬ögPrivûeged
 = 
	`¥vRai£Privûege
();

1209 
xRëu∫
 = 
	`xP‹tGëFªeHópSize
();

1211 
	`p‹tRESET_PRIVILEGE
–
xRu¬ögPrivûeged
 );

1213  
xRëu∫
;

1214 
	}
}

1231 #i‡
c⁄figINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 == 1

1232 
	~"≠∂iˇti⁄_deföed_¥ivûeged_fun˘i⁄s.h
"

	@portable/GCC/ARM_CM3_MPU/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tUSING_MPU_WRAPPERS
 1

	)

108 
	#p‹tPRIVILEGE_BIT
 ( 0x80000000UL )

	)

110 
	#p‹tMPU_REGION_READ_WRITE
 ( 0x03UL << 24UL )

	)

111 
	#p‹tMPU_REGION_PRIVILEGED_READ_ONLY
 ( 0x05UL << 24UL )

	)

112 
	#p‹tMPU_REGION_READ_ONLY
 ( 0x06UL << 24UL )

	)

113 
	#p‹tMPU_REGION_PRIVILEGED_READ_WRITE
 ( 0x01UL << 24UL )

	)

114 
	#p‹tMPU_REGION_CACHEABLE_BUFFERABLE
 ( 0x07UL << 16UL )

	)

115 
	#p‹tMPU_REGION_EXECUTE_NEVER
 ( 0x01UL << 28UL )

	)

117 
	#p‹tUNPRIVILEGED_FLASH_REGION
 ( 0UL )

	)

118 
	#p‹tPRIVILEGED_FLASH_REGION
 ( 1UL )

	)

119 
	#p‹tPRIVILEGED_RAM_REGION
 ( 2UL )

	)

120 
	#p‹tGENERAL_PERIPHERALS_REGION
 ( 3UL )

	)

121 
	#p‹tSTACK_REGION
 ( 4UL )

	)

122 
	#p‹tFIRST_CONFIGURABLE_REGION
 ( 5UL )

	)

123 
	#p‹tLAST_CONFIGURABLE_REGION
 ( 7UL )

	)

124 
	#p‹tNUM_CONFIGURABLE_REGIONS
 ( ( 
p‹tLAST_CONFIGURABLE_REGION
 - 
p‹tFIRST_CONFIGURABLE_REGION
 ) + 1 )

	)

125 
	#p‹tTOTAL_NUM_REGIONS
 ( 
p‹tNUM_CONFIGURABLE_REGIONS
 + 1 )

	)

127 
	#p‹tSWITCH_TO_USER_MODE
(Ë
__asm
 vﬁ©ûê–" mr†r0, c⁄åﬁ \¿‹∏r0, #1 \¿m§ c⁄åﬁ,Ñ0 " :::"r0" )

	)

129 
	sMPU_REGION_REGISTERS


131 
uöt32_t
 
	gulRegi⁄Ba£Addªss
;

132 
uöt32_t
 
	gulRegi⁄Aâribuã
;

133 } 
	txMPU_REGION_REGISTERS
;

136 
	sMPU_SETTINGS


138 
xMPU_REGION_REGISTERS
 
	gxRegi⁄
[ 
p‹tTOTAL_NUM_REGIONS
 ];

139 } 
	txMPU_SETTINGS
;

142 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

143 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

144 
	#p‹tBYTE_ALIGNMENT
 8

	)

148 
	#p‹tSVC_START_SCHEDULER
 0

	)

149 
	#p‹tSVC_YIELD
 1

	)

150 
	#p‹tSVC_RAISE_PRIVILEGE
 2

	)

154 
	#p‹tYIELD
(Ë
__asm
 vﬁ©ûê–" SVC %0 \n" :: "i" (
p‹tSVC_YIELD
Ë)

	)

155 
	#p‹tYIELD_WITHIN_API
(Ë*(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET


	)

157 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed04 )

	)

158 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

159 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET


	)

160 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

170 
	#p‹tSET_INTERRUPT_MASK
(Ë\

	)

171 
__asm
 volatile \

175 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
):"r0" \

183 
	#p‹tCLEAR_INTERRUPT_MASK
(Ë\

	)

184 
__asm
 volatile \

193 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë0;
	`p‹tSET_INTERRUPT_MASK
()

	)

194 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`p‹tCLEAR_INTERRUPT_MASK
();()
	)
x

197 
vP‹tE¡îCrôiˇl
( );

198 
vP‹tExôCrôiˇl
( );

200 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`p‹tSET_INTERRUPT_MASK
()

	)

201 
	#p‹tENABLE_INTERRUPTS
(Ë
	`p‹tCLEAR_INTERRUPT_MASK
()

	)

202 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

203 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

207 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

208 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

210 
	#p‹tNOP
()

	)

213 #ifde‡
__˝lu•lus


	@portable/GCC/ARM_CM4F/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

74 #i‚de‡
__VFP_FP__


75 #îr‹ 
This
 
p‹t
 
ˇn
 
⁄ly
 
be
 
u£d
 
whí
 
the
 
¥oje˘
 
›ti⁄s
 
¨e
 
c⁄figuªd
 
to
 
íabÀ
 
h¨dw¨e
 
Êﬂtög
 
poöt
 
suµ‹t
.

78 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


79 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

81 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

85 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

89 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

90 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

91 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

92 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

94 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

95 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

96 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

97 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

98 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

100 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

101 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

104 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

105 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

106 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

107 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

108 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

109 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

110 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

111 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

114 
	#p‹tFPCCR
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ef34 )

	)

115 
	#p‹tASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

118 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

119 
	#p‹tINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

122 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

127 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

132 #ifde‡
c⁄figTASK_RETURN_ADDRESS


133 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

135 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

140 
uöt32_t
 
Sy°emC‹eClock
;

144 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

151 
vP‹tSëupTimîI¡îru±
( );

156 
	$xP‹tPídSVH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

157 
	`xP‹tSysTickH™dÀr
( );

158 
	$vP‹tSVCH™dÀr
–Ë
	`__©åibuã__
 (–
«ked
 ));

163 
	$¥vP‹tSèπFú°Task
–Ë
	`__©åibuã__
 (–
«ked
 ));

168 
	$vP‹tE«bÀVFP
–Ë
	`__©åibuã__
 (–
«ked
 ));

173 
	`¥vTaskExôEº‹
( );

180 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

181 
uöt32_t
 
ulTimîCou¡sF‹O√Tick
 = 0;

188 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

189 
uöt32_t
 
xMaximumPossibÀSuµªs£dTicks
 = 0;

196 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

197 
uöt32_t
 
ulSt›≥dTimîCom≥nßti⁄
 = 0;

205 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

206 
uöt8_t
 
ucMaxSysCÆlPri‹ôy
 = 0;

207 
uöt32_t
 
ulMaxPRIGROUPVÆue
 = 0;

208 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
pcI¡îru±Pri‹ôyRegi°îs
 = ( c⁄° vﬁ©ûêuöt8_à* c⁄° ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

216 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

223 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

226 
pxT›OfSèck
--;

227 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tTASK_RETURN_ADDRESS
;

232 
pxT›OfSèck
 -= 5;

233 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

237 
pxT›OfSèck
--;

238 *
pxT›OfSèck
 = 
p‹tINITIAL_EXEC_RETURN
;

240 
pxT›OfSèck
 -= 8;

242  
pxT›OfSèck
;

243 
	}
}

246 
	$¥vTaskExôEº‹
( )

254 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

255 
	`p‹tDISABLE_INTERRUPTS
();

257 
	}
}

260 
	$vP‹tSVCH™dÀr
( )

262 
__asm
 volatile (

276 
	}
}

279 
	$¥vP‹tSèπFú°Task
( )

281 
__asm
 volatile(

292 
	}
}

298 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

302 
	`c⁄figASSERT
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

304 #if–
c⁄figASSERT_DEFINED
 == 1 )

306 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

307 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( vﬁ©ûêuöt8_à* c⁄° ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

308 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

316 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

320 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

323 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

326 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

330 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

331  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

333 
ulMaxPRIGROUPVÆue
--;

334 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

339 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

340 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

344 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

349 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

350 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

354 
	`vP‹tSëupTimîI¡îru±
();

357 
uxCrôiˇlNe°ög
 = 0;

360 
	`vP‹tE«bÀVFP
();

363 *–
p‹tFPCCR
 ) |
p‹tASPEN_AND_LSPEN_BITS
;

366 
	`¥vP‹tSèπFú°Task
();

372 
	`¥vTaskExôEº‹
();

376 
	}
}

379 
	$vP‹tEndScheduÀr
( )

383 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

384 
	}
}

387 
	$vP‹tYõld
( )

390 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

394 
__asm
 volatile( "dsb" );

395 
__asm
 volatile( "isb" );

396 
	}
}

399 
	$vP‹tE¡îCrôiˇl
( )

401 
	`p‹tDISABLE_INTERRUPTS
();

402 
uxCrôiˇlNe°ög
++;

403 
__asm
 volatile( "dsb" );

404 
__asm
 volatile( "isb" );

405 
	}
}

408 
	$vP‹tExôCrôiˇl
( )

410 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

411 
uxCrôiˇlNe°ög
--;

412 if–
uxCrôiˇlNe°ög
 == 0 )

414 
	`p‹tENABLE_INTERRUPTS
();

416 
	}
}

419 
__©åibuã__
(–
«ked
 )Ë
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

421 
__asm
 volatile \

427 :: "i" ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "r0", "r1" \

433 
	}
}

436 
__©åibuã__
(–
«ked
 )Ë
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 )

438 
__asm
 volatile \

446 –Ë
ulNewMaskVÆue
;

447 
	}
}

450 
	$xP‹tPídSVH™dÀr
( )

454 
__asm
 volatile

490 #ifde‡
WORKAROUND_PMU_CM001


491 #i‡
WORKAROUND_PMU_CM001
 == 1

501 ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
)

503 
	}
}

506 
	$xP‹tSysTickH™dÀr
( )

512 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

515 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

519 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

522 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

523 
	}
}

526 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

528 
__©åibuã__
((
wók
)Ë
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

530 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

531 
TickTy≥_t
 
xModifübÀIdÀTime
;

534 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

536 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

543 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

548 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

549 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

551 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

556 
__asm
 volatile( "cpsid i" );

560 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

564 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

567 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

571 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

575 
__asm
 volatile( "cpsie i" );

580 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

584 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

587 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

594 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

595 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

596 if–
xModifübÀIdÀTime
 > 0 )

598 
__asm
 volatile( "dsb" );

599 
__asm
 volatile( "wfi" );

600 
__asm
 volatile( "isb" );

602 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

608 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

609 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

613 
__asm
 volatile( "cpsie i" );

615 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

617 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

623 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

628 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

630 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

633 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

640 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

648 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

652 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

656 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

664 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

665 
	`p‹tENTER_CRITICAL
();

667 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

668 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

669 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

671 
	`p‹tEXIT_CRITICAL
();

673 
	}
}

682 
__©åibuã__
(–
wók
 )Ë
	$vP‹tSëupTimîI¡îru±
( )

685 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

687 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

688 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

689 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

694 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

695 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

696 
	}
}

700 
	$vP‹tE«bÀVFP
( )

702 
__asm
 volatile

711 
	}
}

714 #if–
c⁄figASSERT_DEFINED
 == 1 )

716 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

718 
uöt32_t
 
ulCuºítI¡îru±
;

719 
uöt8_t
 
ucCuºítPri‹ôy
;

722 
__asm
 vﬁ©ûe–"mr†%0, ip§" : "Ù"–
ulCuºítI¡îru±
 ) );

725 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

728 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

753 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

769 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

770 
	}
}

	@portable/GCC/ARM_CM4F/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

114 
vP‹tYõld
( );

115 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

118 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

119 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

123 
vP‹tE¡îCrôiˇl
( );

124 
vP‹tExôCrôiˇl
( );

125 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

126 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 );

127 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

128 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

129 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

130 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
(0)

	)

131 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

132 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

139 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

140 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

144 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


145 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

146 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

151 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

154 
__©åibuã__
––
Æways_ölöe
 ) ) 
ölöe
 
uöt8_t
 
ucP‹tCou¡LódögZîos
–
uöt32_t
 
ulBôm≠
 )

156 
uöt8_t
 
	gucRëu∫
;

158 
__asm
 vﬁ©ûê–"˛z %0, %1" : "Ù" ( 
ucRëu∫
 ) : "r" ( 
ulBôm≠
 ) );

159  
	gucRëu∫
;

163 #if–
c⁄figMAX_PRIORITIES
 > 32 )

164 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

168 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

169 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

173 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`ucP‹tCou¡LódögZîos
––uxRódyPri‹ôõ†ËË)

	)

179 #ifde‡
c⁄figASSERT


180 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

181 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

185 
	#p‹tNOP
()

	)

187 #ifde‡
__˝lu•lus


	@portable/GCC/ATMega323/port.c

75 
	~<°dlib.h
>

76 
	~<avr/öãºu±.h
>

78 
	~"FªeRTOS.h
"

79 
	~"èsk.h
"

86 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x80 )

	)

89 
	#p‹tCLEAR_COUNTER_ON_MATCH
 ( ( 
uöt8_t
 ) 0x08 )

	)

90 
	#p‹tPRESCALE_64
 ( ( 
uöt8_t
 ) 0x03 )

	)

91 
	#p‹tCLOCK_PRESCALER
 ( ( 
uöt32_t
 ) 64 )

	)

92 
	#p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
uöt8_t
 ) 0x10 )

	)

98 
	tTCB_t
;

99 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

119 
	#p‹tSAVE_CONTEXT
(Ë\

	)

120 
asm
 volatile ( "pushÑ0 \n\t" \

169 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

170 
asm
 volatile ( "ldsÑ26,ÖxCurrentTCB \n\t" \

217 
¥vSëupTimîI¡îru±
( );

223 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

225 
uöt16_t
 
usAddªss
;

230 *
pxT›OfSèck
 = 0x11;

231 
pxT›OfSèck
--;

232 *
pxT›OfSèck
 = 0x22;

233 
pxT›OfSèck
--;

234 *
pxT›OfSèck
 = 0x33;

235 
pxT›OfSèck
--;

244 
usAddªss
 = ( 
uöt16_t
 ) 
pxCode
;

245 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

246 
pxT›OfSèck
--;

248 
usAddªss
 >>= 8;

249 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

250 
pxT›OfSèck
--;

256 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

257 
pxT›OfSèck
--;

258 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

259 
pxT›OfSèck
--;

263 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

264 
pxT›OfSèck
--;

265 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02;

266 
pxT›OfSèck
--;

267 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03;

268 
pxT›OfSèck
--;

269 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04;

270 
pxT›OfSèck
--;

271 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05;

272 
pxT›OfSèck
--;

273 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06;

274 
pxT›OfSèck
--;

275 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07;

276 
pxT›OfSèck
--;

277 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08;

278 
pxT›OfSèck
--;

279 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09;

280 
pxT›OfSèck
--;

281 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10;

282 
pxT›OfSèck
--;

283 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11;

284 
pxT›OfSèck
--;

285 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12;

286 
pxT›OfSèck
--;

287 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x13;

288 
pxT›OfSèck
--;

289 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x14;

290 
pxT›OfSèck
--;

291 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x15;

292 
pxT›OfSèck
--;

293 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x16;

294 
pxT›OfSèck
--;

295 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x17;

296 
pxT›OfSèck
--;

297 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x18;

298 
pxT›OfSèck
--;

299 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x19;

300 
pxT›OfSèck
--;

301 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x20;

302 
pxT›OfSèck
--;

303 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x21;

304 
pxT›OfSèck
--;

305 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22;

306 
pxT›OfSèck
--;

307 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x23;

308 
pxT›OfSèck
--;

311 
usAddªss
 = ( 
uöt16_t
 ) 
pvP¨amëîs
;

312 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

313 
pxT›OfSèck
--;

315 
usAddªss
 >>= 8;

316 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

317 
pxT›OfSèck
--;

319 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x26;

320 
pxT›OfSèck
--;

321 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x27;

322 
pxT›OfSèck
--;

323 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x28;

324 
pxT›OfSèck
--;

325 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x29;

326 
pxT›OfSèck
--;

327 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x30;

328 
pxT›OfSèck
--;

329 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x031;

330 
pxT›OfSèck
--;

334  
pxT›OfSèck
;

335 
	}
}

338 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

341 
	`¥vSëupTimîI¡îru±
();

344 
	`p‹tRESTORE_CONTEXT
();

348 
asm
 volatile ( "ret" );

351  
pdTRUE
;

352 
	}
}

355 
	$vP‹tEndScheduÀr
( )

359 
	}
}

366 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

367 
	$vP‹tYõld
( )

369 
	`p‹tSAVE_CONTEXT
();

370 
	`vTaskSwôchC⁄ãxt
();

371 
	`p‹tRESTORE_CONTEXT
();

373 
asm
 volatile ( "ret" );

374 
	}
}

383 
	$vP‹tYõldFromTick
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

384 
	$vP‹tYõldFromTick
( )

386 
	`p‹tSAVE_CONTEXT
();

387 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

389 
	`vTaskSwôchC⁄ãxt
();

391 
	`p‹tRESTORE_CONTEXT
();

393 
asm
 volatile ( "ret" );

394 
	}
}

400 
	$¥vSëupTimîI¡îru±
( )

402 
uöt32_t
 
ulCom∑ªM©ch
;

403 
uöt8_t
 
ucHighByã
, 
ucLowByã
;

408 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

411 
ulCom∑ªM©ch
 /
p‹tCLOCK_PRESCALER
;

414 
ulCom∑ªM©ch
 -–
uöt32_t
 ) 1;

418 
ucLowByã
 = ( 
uöt8_t
 ) ( 
ulCom∑ªM©ch
 & ( 
uöt32_t
 ) 0xff );

419 
ulCom∑ªM©ch
 >>= 8;

420 
ucHighByã
 = ( 
uöt8_t
 ) ( 
ulCom∑ªM©ch
 & ( 
uöt32_t
 ) 0xff );

421 
OCR1AH
 = 
ucHighByã
;

422 
OCR1AL
 = 
ucLowByã
;

425 
ucLowByã
 = 
p‹tCLEAR_COUNTER_ON_MATCH
 | 
p‹tPRESCALE_64
;

426 
TCCR1B
 = 
ucLowByã
;

430 
ucLowByã
 = 
TIMSK
;

431 
ucLowByã
 |
p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

432 
TIMSK
 = 
ucLowByã
;

433 
	}
}

436 #i‡
c⁄figUSE_PREEMPTION
 == 1

443 
	$SIG_OUTPUT_COMPARE1A
–Ë
	`__©åibuã__
 ( ( 
sig«l
, 
«ked
 ) );

444 
	$SIG_OUTPUT_COMPARE1A
( )

446 
	`vP‹tYõldFromTick
();

447 
asm
 volatile ( "reti" );

448 
	}
}

456 
	$SIG_OUTPUT_COMPARE1A
–Ë
	`__©åibuã__
 ( ( 
sig«l
 ) );

457 
	$SIG_OUTPUT_COMPARE1A
( )

459 
	`xTaskIn¸emítTick
();

460 
	}
}

	@portable/GCC/ATMega323/portmacro.h

73 #i‚de‡
PORTMACRO_H


74 
	#PORTMACRO_H


	)

76 #ifde‡
__˝lu•lus


91 
	#p‹tCHAR
 

	)

92 
	#p‹tFLOAT
 

	)

93 
	#p‹tDOUBLE
 

	)

94 
	#p‹tLONG
 

	)

95 
	#p‹tSHORT
 

	)

96 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

97 
	#p‹tBASE_TYPE
 

	)

99 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

100 sig√d 
	tBa£Ty≥_t
;

101 
	tUBa£Ty≥_t
;

103 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

104 
uöt16_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

107 
uöt32_t
 
	tTickTy≥_t
;

108 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

113 
	#p‹tENTER_CRITICAL
(Ë
asm
 vﬁ©ûê–"ö __tmp_ªg__, __SREG__" :: ); \

	)

114 
asm
 volatile ( "cli" :: ); \

115 
asm
 volatile ( "push __tmp_reg__" :: )

117 
	#p‹tEXIT_CRITICAL
(Ë
asm
 vﬁ©ûê–"p› __tmp_ªg__" :: ); \

	)

118 
asm
 volatile ( "out __SREG__, __tmp_reg__" :: )

120 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"˛i" :: );

	)

121 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"£i" :: );

	)

125 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

126 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

127 
	#p‹tBYTE_ALIGNMENT
 1

	)

128 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" );

	)

132 
vP‹tYõld
–Ë
__©åibuã__
 ( ( 
«ked
 ) );

133 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

137 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

138 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

140 #ifde‡
__˝lu•lus


	@portable/GCC/AVR32_UC3/port.c

82 
	~<sys/˝u.h
>

83 
	~<sys/ußπ.h
>

84 
	~<mÆloc.h
>

87 
	~"FªeRTOS.h
"

88 
	~"èsk.h
"

91 
	~<avr32/io.h
>

92 
	~"gpio.h
"

93 #if–
c⁄figTICK_USE_TC
==1 )

94 
	~"tc.h
"

99 
	#p‹tINITIAL_SR
 ( ( 
SèckTy≥_t
 ) 0x00400000 )

	)

100 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 0 )

	)

103 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

104 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

106 #if–
c⁄figTICK_USE_TC
==0 )

107 
¥vScheduÀNextTick
( );

109 
¥vCÀ¨TcI¡
( );

113 
¥vSëupTimîI¡îru±
( );

125 
	$_öô_°¨tup
()

128 
_evba
;

130 #i‡
c⁄figHEAP_INIT


131 
__hóp_°¨t__
;

132 
__hóp_íd__
;

133 
Ba£Ty≥_t
 *
pxMem
;

137 
	`Së_sy°em_ªgi°î
–
AVR32_EVBA
, ( Ë&
_evba
 );

140 
	`ENABLE_ALL_EXCEPTIONS
();

143 
	`INTC_öô_öãºu±s
();

145 #i‡
c⁄figHEAP_INIT


148  
pxMem
 = &
__hóp_°¨t__
;ÖxMem < ( 
Ba£Ty≥_t
 * )&
__hóp_íd__
; )

150 *
pxMem
++ = 0xA5A5A5A5;

156 
	`£t_˝u_hz
–
c⁄figCPU_CLOCK_HZ
 );

159 #i‡
c⁄figDBG


161 c⁄° 
gpio_m≠_t
 
DBG_USART_GPIO_MAP
 =

163 { 
c⁄figDBG_USART_RX_PIN
, 
c⁄figDBG_USART_RX_FUNCTION
 },

164 { 
c⁄figDBG_USART_TX_PIN
, 
c⁄figDBG_USART_TX_FUNCTION
 }

168 
	`£t_ußπ_ba£
––* ) 
c⁄figDBG_USART
 );

169 
	`gpio_íabÀ_moduÀ
–
DBG_USART_GPIO_MAP
,

170 –
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

171 
	`ußπ_öô
–
c⁄figDBG_USART_BAUDRATE
 );

174 
	}
}

196 
	$__mÆloc_lock
(
_ªít
 *
±r
)

198 
	`vTaskSu•ídAŒ
();

199 
	}
}

206 
	$__mÆloc_u∆ock
(
_ªít
 *
±r
)

208 
	`xTaskResumeAŒ
();

209 
	}
}

213 *
	$pvP‹tRóŒoc
–*
pv
, 
size_t
 
xW™ãdSize
 )

215 *
pvRëu∫
;

217 
	`vTaskSu•ídAŒ
();

219 
pvRëu∫
 = 
	`ªÆloc
–
pv
, 
xW™ãdSize
 );

221 
	`xTaskResumeAŒ
();

223  
pvRëu∫
;

224 
	}
}

231 
__©åibuã__
((
__«ked__
)Ë
	$vTick
( )

234 
	`p‹tSAVE_CONTEXT_OS_INT
();

236 #if–
c⁄figTICK_USE_TC
==1 )

238 
	`¥vCÀ¨TcI¡
();

242 
	`¥vScheduÀNextTick
();

247 
	`p‹tENTER_CRITICAL
();

248 
	`xTaskIn¸emítTick
();

249 
	`p‹tEXIT_CRITICAL
();

252 
	`p‹tRESTORE_CONTEXT_OS_INT
();

253 
	}
}

256 
__©åibuã__
((
__«ked__
)Ë
	$SCALLYõld
( )

259 
	`p‹tSAVE_CONTEXT_SCALL
();

260 
	`vTaskSwôchC⁄ãxt
();

261 
	`p‹tRESTORE_CONTEXT_SCALL
();

262 
	}
}

269 
__©åibuã__
((
__noölöe__
)Ë
	$vP‹tE¡îCrôiˇl
( )

272 
	`p‹tDISABLE_INTERRUPTS
();

277 
ulCrôiˇlNe°ög
++;

278 
	}
}

281 
__©åibuã__
((
__noölöe__
)Ë
	$vP‹tExôCrôiˇl
( )

283 if(
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
)

285 
ulCrôiˇlNe°ög
--;

286 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

289 
	`p‹tENABLE_INTERRUPTS
();

292 
	}
}

301 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

307 
pxT›OfSèck
--;

308 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x08080808;

309 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x09090909;

310 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x0A0A0A0A;

311 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x0B0B0B0B;

312 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

313 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xDEADBEEF;

314 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

315 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SR
;

316 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xFF0000FF;

317 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x01010101;

318 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x02020202;

319 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x03030303;

320 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x04040404;

321 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x05050505;

322 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x06060606;

323 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x07070707;

324 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_NESTING
;

326  
pxT›OfSèck
;

327 
	}
}

330 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

334 
	`¥vSëupTimîI¡îru±
();

337 
	`p‹tRESTORE_CONTEXT
();

341 
	}
}

344 
	$vP‹tEndScheduÀr
( )

348 
	}
}

353 #if–
c⁄figTICK_USE_TC
==0 )

354 
	$¥vScheduÀFú°Tick
()

356 
uöt32_t
 
lCy˛es
;

358 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

359 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

362 if(0 =
lCy˛es
)

364 
lCy˛es
++;

366 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

367 
	}
}

369 
__©åibuã__
((
__noölöe__
)Ë
	$¥vScheduÀNextTick
()

371 
uöt32_t
 
lCy˛es
, 
lCou¡
;

373 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COMPARE
);

374 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

377 if(0 =
lCy˛es
)

379 
lCy˛es
++;

381 
lCou¡
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

382 if–
lCy˛es
 < 
lCou¡
 )

384 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

386 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

387 
	}
}

389 
__©åibuã__
((
__noölöe__
)Ë
	$¥vCÀ¨TcI¡
()

391 
AVR32_TC
.
ch™√l
[
c⁄figTICK_TC_CHANNEL
].
§
;

392 
	}
}

397 
	$¥vSëupTimîI¡îru±
()

399 #if–
c⁄figTICK_USE_TC
==1 )

401 vﬁ©ûê
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

404 
tc_wavef‹m_›t_t
 
wavef‹m_›t
 =

406 .
ch™√l
 = 
c⁄figTICK_TC_CHANNEL
,

408 .
bswåg
 = 
TC_EVT_EFFECT_NOOP
,

409 .
bìvt
 = 
TC_EVT_EFFECT_NOOP
,

410 .
b˝c
 = 
TC_EVT_EFFECT_NOOP
,

411 .
b˝b
 = 
TC_EVT_EFFECT_NOOP
,

413 .
aswåg
 = 
TC_EVT_EFFECT_NOOP
,

414 .
´evt
 = 
TC_EVT_EFFECT_NOOP
,

415 .
a˝c
 = 
TC_EVT_EFFECT_NOOP
,

416 .
a˝a
 = 
TC_EVT_EFFECT_NOOP
,

418 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

419 .
íërg
 = 
FALSE
,

420 .
ìvt
 = 0,

421 .
ìvãdg
 = 
TC_SEL_NO_EDGE
,

422 .
˝cdis
 = 
FALSE
,

423 .
˝c°›
 = 
FALSE
,

425 .
bur°
 = 
FALSE
,

426 .
˛ki
 = 
FALSE
,

427 .
tc˛ks
 = 
TC_CLOCK_SOURCE_TC2


430 
tc_öãºu±_t
 
tc_öãºu±
 =

432 .
ërgs
=0,

433 .
ldrbs
=0,

434 .
ldøs
=0,

435 .
˝cs
 =1,

436 .
˝bs
 =0,

437 .
˝as
 =0,

438 .
lovrs
=0,

439 .
covfs
=0,

445 
	`p‹tDISABLE_INTERRUPTS
();

450 #if–
c⁄figTICK_USE_TC
==1 )

452 
	`INTC_ªgi°î_öãºu±
(&
vTick
, 
c⁄figTICK_TC_IRQ
, 
INT0
);

455 
	`tc_öô_wavef‹m
(
tc
, &
wavef‹m_›t
);

460 
	`tc_wrôe_rc
–
tc
, 
c⁄figTICK_TC_CHANNEL
, ( 
c⁄figPBA_CLOCK_HZ
 / 4Ë/ 
c⁄figTICK_RATE_HZ
 );

462 
	`tc_c⁄figuª_öãºu±s
–
tc
, 
c⁄figTICK_TC_CHANNEL
, &
tc_öãºu±
 );

465 
	`tc_°¨t
(
tc
, 
c⁄figTICK_TC_CHANNEL
);

469 
	`INTC_ªgi°î_öãºu±
(&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

470 
	`¥vScheduÀFú°Tick
();

473 
	}
}

	@portable/GCC/AVR32_UC3/portmacro.h

81 #i‚de‡
PORTMACRO_H


82 
	#PORTMACRO_H


	)

93 
	~<avr32/io.h
>

94 
	~"ötc.h
"

95 
	~"compûî.h
"

97 #ifde‡
__˝lu•lus


103 
	#p‹tCHAR
 

	)

104 
	#p‹tFLOAT
 

	)

105 
	#p‹tDOUBLE
 

	)

106 
	#p‹tLONG
 

	)

107 
	#p‹tSHORT
 

	)

108 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

109 
	#p‹tBASE_TYPE
 

	)

111 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

112 
	tBa£Ty≥_t
;

113 
	tUBa£Ty≥_t
;

115 
	#TASK_DELAY_MS
(
x
Ë–(xË/
p‹tTICK_PERIOD_MS
 )

	)

116 
	#TASK_DELAY_S
(
x
Ë–(x)*1000 /
p‹tTICK_PERIOD_MS
 )

	)

117 
	#TASK_DELAY_MIN
(
x
Ë–(x)*60*1000/
p‹tTICK_PERIOD_MS
 )

	)

119 
	#c⁄figTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
c⁄figTICK_TC_CHANNEL
)

	)

121 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

122 
uöt16_t
 
	tTickTy≥_t
;

123 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

125 
uöt32_t
 
	tTickTy≥_t
;

126 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

131 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

132 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

133 
	#p‹tBYTE_ALIGNMENT
 4

	)

134 
	#p‹tNOP
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("n›");}

	)

141 
	#DISABLE_ALL_EXCEPTIONS
(Ë
	`DißbÀ_globÆ_ex˚±i⁄
()

	)

142 
	#ENABLE_ALL_EXCEPTIONS
(Ë
	`E«bÀ_globÆ_ex˚±i⁄
()

	)

144 
	#DISABLE_ALL_INTERRUPTS
(Ë
	`DißbÀ_globÆ_öãºu±
()

	)

145 
	#ENABLE_ALL_INTERRUPTS
(Ë
	`E«bÀ_globÆ_öãºu±
()

	)

147 
	#DISABLE_INT_LEVEL
(
öt_Àv
Ë
	`DißbÀ_öãºu±_Àvñ
(öt_Àv)

	)

148 
	#ENABLE_INT_LEVEL
(
öt_Àv
Ë
	`E«bÀ_öãºu±_Àvñ
(öt_Àv)

	)

164 #i‡
c⁄figDBG


165 
	#p‹tDBG_TRACE
(...Ë\

	)

167 
Âuts
(
__FILE__
 ":" 
ASTRINGZ
(
__LINE__
Ë": ", 
°dout
);\

168 
¥ötf
(
__VA_ARGS__
);\

169 
Âuts
("\r\n", 
°dout
);\

172 
	#p‹tDBG_TRACE
(...)

	)

177 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`DISABLE_ALL_INTERRUPTS
()

	)

178 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ENABLE_ALL_INTERRUPTS
()

	)

181 
vP‹tE¡îCrôiˇl
( );

182 
vP‹tExôCrôiˇl
( );

184 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

185 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

189 *
pvP‹tRóŒoc
–*
pv
, 
size_t
 
xSize
 );

198 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

200 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

201 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

203 
__asm__
 
__vﬁ©ûe__
 ( \

231 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

232 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

233 [
SR
] "i" (
AVR32_SR
) \

270 #i‡
c⁄figUSE_PREEMPTION
 == 0

275 
	#p‹tSAVE_CONTEXT_OS_INT
(Ë\

	)

278 
__asm__
 
__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

287 
	#p‹tRESTORE_CONTEXT_OS_INT
(Ë\

	)

289 
__asm__
 
__vﬁ©ûe__
 ( \

304 
	#p‹tSAVE_CONTEXT_OS_INT
(Ë\

	)

306 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

307 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

312 
__asm__
 
__vﬁ©ûe__
 ( \

347 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

348 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

349 [
LINE
] "i" (
__LINE__
) \

356 
	#p‹tRESTORE_CONTEXT_OS_INT
(Ë\

	)

358 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

359 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

368 
__asm__
 
__vﬁ©ûe__
 ( \

374 : [
LINE
] "i" (
__LINE__
) \

380 
p‹tENTER_CRITICAL
(); \

381 
vTaskSwôchC⁄ãxt
(); \

382 
p‹tEXIT_CRITICAL
(); \

386 
__asm__
 
__vﬁ©ûe__
 ( \

407 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

408 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

409 [
LINE
] "i" (
__LINE__
) \

422 
	#p‹tSAVE_CONTEXT_SCALL
(Ë\

	)

424 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

425 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

437 
__asm__
 
__vﬁ©ûe__
 ( \

466 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting) \

473 
p‹tENTER_CRITICAL
(); \

476 
__asm__
 
__vﬁ©ûe__
 ( \

482 : [
pxCuºítTCB
] "i" (&pxCurrentTCB) \

489 
	#p‹tRESTORE_CONTEXT_SCALL
(Ë\

	)

491 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

492 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

497 
__asm__
 
__vﬁ©ûe__
 ( \

503 : [
pxCuºítTCB
] "i" (&pxCurrentTCB) \

507 
p‹tEXIT_CRITICAL
(); \

509 
__asm__
 
__vﬁ©ûe__
 ( \

536 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting) \

545 #i‡
c⁄figUSE_PREEMPTION
 == 0

551 
	#p‹tENTER_SWITCHING_ISR
(Ë\

	)

554 
__asm__
 
__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

563 
	#p‹tEXIT_SWITCHING_ISR
(Ë\

	)

565 
__asm__
 
__vﬁ©ûe__
 ( \

581 
	#p‹tENTER_SWITCHING_ISR
(Ë\

	)

583 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

584 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

589 
__asm__
 
__vﬁ©ûe__
 ( \

620 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

621 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

622 [
LINE
] "i" (
__LINE__
) \

629 
	#p‹tEXIT_SWITCHING_ISR
(Ë\

	)

631 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

632 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

634 
__asm__
 
__vﬁ©ûe__
 ( \

651 : [
LINE
] "i" (
__LINE__
) \

655 
p‹tENTER_CRITICAL
(); \

656 
vTaskSwôchC⁄ãxt
(); \

657 
p‹tEXIT_CRITICAL
(); \

659 
__asm__
 
__vﬁ©ûe__
 ( \

686 : [
ulCrôiˇlNe°ög
] "i" (&ulCriticalNesting), \

687 [
pxCuºítTCB
] "i" (&pxCurrentTCB), \

688 [
LINE
] "i" (
__LINE__
) \

695 
	#p‹tYIELD
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("sˇŒ");}

	)

698 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

699 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

701 #ifde‡
__˝lu•lus


	@portable/GCC/CORTUS_APS3/port.c

67 
	~<°dlib.h
>

70 
	~"FªeRTOS.h
"

71 
	~"èsk.h
"

74 
	~<machöe/cou¡î.h
>

75 
	~<machöe/ic.h
>

79 
	#p‹tINITIAL_PSR
 ( 0x00020000 )

	)

86 
¥vSëupTimîI¡îru±
( );

89 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

93 
pxT›OfSèck
 -= 20;

96 
pxT›OfSèck
[ 16 ] = 0;

97 
pxT›OfSèck
[ 15 ] = 
p‹tINITIAL_PSR
;

98 
pxT›OfSèck
[ 14 ] = ( 
uöt32_t
 ) 
pxCode
;

99 
pxT›OfSèck
[ 13 ] = 0x00000000UL;

100 
pxT›OfSèck
[ 12 ] = 0x00000000UL;

101 
pxT›OfSèck
[ 11 ] = 0x0d0d0d0dUL;

102 
pxT›OfSèck
[ 10 ] = 0x0c0c0c0cUL;

103 
pxT›OfSèck
[ 9 ] = 0x0b0b0b0bUL;

104 
pxT›OfSèck
[ 8 ] = 0x0a0a0a0aUL;

105 
pxT›OfSèck
[ 7 ] = 0x09090909UL;

106 
pxT›OfSèck
[ 6 ] = 0x08080808UL;

107 
pxT›OfSèck
[ 5 ] = 0x07070707UL;

108 
pxT›OfSèck
[ 4 ] = 0x06060606UL;

109 
pxT›OfSèck
[ 3 ] = 0x05050505UL;

110 
pxT›OfSèck
[ 2 ] = 0x04040404UL;

111 
pxT›OfSèck
[ 1 ] = 0x03030303UL;

112 
pxT›OfSèck
[ 0 ] = ( 
uöt32_t
 ) 
pvP¨amëîs
;

114  
pxT›OfSèck
;

115 
	}
}

118 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

121 
	`¥vSëupTimîI¡îru±
();

124 
ic
->
õn
 = 1;

127 
	`p‹tRESTORE_CONTEXT
();

131 
	}
}

134 
	$¥vSëupTimîI¡îru±
( )

137 
cou¡î1
->
ªlﬂd
 = ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1;

138 
cou¡î1
->
vÆue
 = cou¡î1->
ªlﬂd
;

139 
cou¡î1
->
mask
 = 1;

142 
úq
[ 
IRQ_COUNTER1
 ].
õn
 = 1;

143 
	}
}

147 
	$öãºu±31_h™dÀr
–Ë
	`__©åibuã__
((
«ked
));

148 
	$öãºu±31_h™dÀr
( )

150 
	`p‹tSAVE_CONTEXT
();

151 
__asm
 volatile ( "call vTaskSwitchContext" );

152 
	`p‹tRESTORE_CONTEXT
();

153 
	}
}

156 
	$¥vPro˚ssTick
–Ë
	`__©åibuã__
((
noölöe
));

157 
	$¥vPro˚ssTick
( )

159 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

161 
	`vTaskSwôchC⁄ãxt
();

165 
cou¡î1
->
expúed
 = 0;

166 
	}
}

170 
	$öãºu±7_h™dÀr
–Ë
	`__©åibuã__
((
«ked
));

171 
	$öãºu±7_h™dÀr
( )

173 
	`p‹tSAVE_CONTEXT
();

174 
	`¥vPro˚ssTick
();

175 
	`p‹tRESTORE_CONTEXT
();

176 
	}
}

179 
	$vP‹tEndScheduÀr
( )

182 
	}
}

	@portable/GCC/CORTUS_APS3/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


73 
	~<machöe/˝u.h
>

86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tBYTE_ALIGNMENT
 4

	)

111 
	#p‹tNOP
(Ë
__asm__
 vﬁ©ûê–"movÑ0,Ñ0" )

	)

112 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

113 
	#p‹tIRQ_TRAP_YIELD
 31

	)

118 
vP‹tYõld
( );

122 
	#p‹tYIELD
(Ë
asm
 
	`__vﬁ©ûe__
–"Åø∞#%0 "::"i"(
p‹tIRQ_TRAP_YIELD
):"mem‹y")

	)

125 
vTaskE¡îCrôiˇl
( );

126 
vTaskExôCrôiˇl
( );

127 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

128 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

132 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`˝u_öt_dißbÀ
()

	)

133 
	#p‹tENABLE_INTERRUPTS
(Ë
	`˝u_öt_íabÀ
()

	)

137 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí !
pdFALSE
 ) 
	`vTaskSwôchC⁄ãxt
()

	)

141 
	#p‹tSAVE_CONTEXT
(Ë\

	)

142 
asm
 
	g__vﬁ©ûe__
 \

161 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

162 
asm
 
__vﬁ©ûe__
( \

182 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

183 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

186 #ifde‡
__˝lu•lus


	@portable/GCC/ColdFire_V2/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

70 
	#p‹tINITIAL_FORMAT_VECTOR
 ( ( 
SèckTy≥_t
 ) 0x4000 )

	)

73 
	#p‹tINITIAL_STATUS_REGISTER
 ( ( 
SèckTy≥_t
 ) 0x2000)

	)

77 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 0x9999UL;

81 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

83 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

84 
pxT›OfSèck
--;

86 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0xDEADBEEF;

87 
pxT›OfSèck
--;

90 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

91 
pxT›OfSèck
--;

93 *
pxT›OfSèck
 = ( 
p‹tINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
p‹tINITIAL_STATUS_REGISTER
 );

94 
pxT›OfSèck
--;

96 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0;

97 
pxT›OfSèck
 -= 14;

99  
pxT›OfSèck
;

100 
	}
}

103 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

105 
	`vP‹tSèπFú°Task
( );

107 
ulCrôiˇlNe°ög
 = 0UL;

110 
	`vAµliˇti⁄SëupI¡îru±s
();

113 
	`vP‹tSèπFú°Task
();

115  
pdFALSE
;

116 
	}
}

119 
	$vP‹tEndScheduÀr
( )

122 
	}
}

125 
	$vP‹tE¡îCrôiˇl
( )

127 if–
ulCrôiˇlNe°ög
 == 0UL )

133 
	`p‹tDISABLE_INTERRUPTS
();

134 if–
MCF_INTC0_INTFRCL
 == 0UL )

139 
	`p‹tENABLE_INTERRUPTS
();

143 
ulCrôiˇlNe°ög
++;

144 
	}
}

147 
	$vP‹tExôCrôiˇl
( )

149 
ulCrôiˇlNe°ög
--;

150 if–
ulCrôiˇlNe°ög
 == 0 )

152 
	`p‹tENABLE_INTERRUPTS
();

154 
	}
}

157 
	$vP‹tYõldH™dÀr
( )

159 
uöt32_t
 
ulSavedI¡îru±Mask
;

161 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

163 
MCF_INTC0_INTFRCL
 = 0;

164 
	`vTaskSwôchC⁄ãxt
();

165 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

166 
	}
}

	@portable/GCC/ColdFire_V2/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
	#p‹tBYTE_ALIGNMENT
 4

	)

107 
	#p‹tSTACK_GROWTH
 -1

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
uöt32_t
 
ulP‹tSëIPL
( uint32_t );

111 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

112 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ulP‹tSëIPL
–0 )

	)

115 
vP‹tE¡îCrôiˇl
( );

116 
vP‹tExôCrôiˇl
( );

117 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

118 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

120 
UBa£Ty≥_t
 
uxP‹tSëI¡îru±MaskFromISR
( );

121 
vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 );

122 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëIPL
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

123 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`ulP‹tSëIPL
–uxSavedSètusRegi°î )

	)

129 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"n›" )

	)

132 
	#p‹tYIELD
(Ë
MCF_INTC0_INTFRCL
 = ( 1UL << 
c⁄figYIELD_INTERRUPT_VECTOR
 ); 
	`p‹tNOP
();Ö‹tNOP()

	)

137 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

138 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed !
pdFALSE
 ) \

	)

143 
p‹tYIELD
(); \

147 #ifde‡
__˝lu•lus


	@portable/GCC/H8S2329/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

79 
	#p‹tINITIAL_CCR
 ( ( 
SèckTy≥_t
 ) 0x00 )

	)

82 
	#p‹tCLEAR_ON_TGRA_COMPARE_MATCH
 ( ( 
uöt8_t
 ) 0x20 )

	)

83 
	#p‹tCLOCK_DIV_64
 ( ( 
uöt8_t
 ) 0x03 )

	)

84 
	#p‹tCLOCK_DIV
 ( ( 
uöt32_t
 ) 64 )

	)

85 
	#p‹tTGRA_INTERRUPT_ENABLE
 ( ( 
uöt8_t
 ) 0x01 )

	)

86 
	#p‹tTIMER_CHANNEL
 ( ( 
uöt8_t
 ) 0x02 )

	)

87 
	#p‹tMSTP13
 ( ( 
uöt16_t
 ) 0x2000 )

	)

92 
¥vSëupTimîI¡îru±
( );

97 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
ßvóŒ
, 
öãºu±_h™dÀr
 ) );

104 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

106 
uöt32_t
 
ulVÆue
;

109 
ulVÆue
 = ( 
uöt32_t
 ) 
pxT›OfSèck
;

110 if–
ulVÆue
 & 1UL )

112 
pxT›OfSèck
 =ÖxTopOfStack - 1;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = 0xaa;

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = 0xbb;

121 
pxT›OfSèck
--;

122 *
pxT›OfSèck
 = 0xcc;

123 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = 0xdd;

128 
ulVÆue
 = ( 
uöt32_t
 ) 
pxCode
;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

132 
pxT›OfSèck
--;

133 
ulVÆue
 >>= 8UL;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

135 
pxT›OfSèck
--;

136 
ulVÆue
 >>= 8UL;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = 
p‹tINITIAL_CCR
;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = 0x66;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = 0x66;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 0x66;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = 0x66;

158 
ulVÆue
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

162 
pxT›OfSèck
--;

163 
ulVÆue
 >>= 8UL;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

165 
pxT›OfSèck
--;

166 
ulVÆue
 >>= 8UL;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

168 
pxT›OfSèck
--;

169 
ulVÆue
 >>= 8UL;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulVÆue
 & 0xff );

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 0x11;

175 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = 0x11;

177 
pxT›OfSèck
--;

178 *
pxT›OfSèck
 = 0x11;

179 
pxT›OfSèck
--;

180 *
pxT›OfSèck
 = 0x11;

183 
pxT›OfSèck
--;

184 *
pxT›OfSèck
 = 0x22;

185 
pxT›OfSèck
--;

186 *
pxT›OfSèck
 = 0x22;

187 
pxT›OfSèck
--;

188 *
pxT›OfSèck
 = 0x22;

189 
pxT›OfSèck
--;

190 *
pxT›OfSèck
 = 0x22;

193 
pxT›OfSèck
--;

194 *
pxT›OfSèck
 = 0x33;

195 
pxT›OfSèck
--;

196 *
pxT›OfSèck
 = 0x33;

197 
pxT›OfSèck
--;

198 *
pxT›OfSèck
 = 0x33;

199 
pxT›OfSèck
--;

200 *
pxT›OfSèck
 = 0x33;

203 
pxT›OfSèck
--;

204 *
pxT›OfSèck
 = 0x44;

205 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = 0x44;

207 
pxT›OfSèck
--;

208 *
pxT›OfSèck
 = 0x44;

209 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = 0x44;

213 
pxT›OfSèck
--;

214 *
pxT›OfSèck
 = 0x55;

215 
pxT›OfSèck
--;

216 *
pxT›OfSèck
 = 0x55;

217 
pxT›OfSèck
--;

218 *
pxT›OfSèck
 = 0x55;

219 
pxT›OfSèck
--;

220 *
pxT›OfSèck
 = 0x55;

222  
pxT›OfSèck
;

223 
	}
}

226 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

228 * 
pxCuºítTCB
;

231 
	`¥vSëupTimîI¡îru±
();

236 
asm
 volatile (

245 –Ë
pxCuºítTCB
;

248  
pdTRUE
;

249 
	}
}

252 
	$vP‹tEndScheduÀr
( )

255 
	}
}

263 
	$vP‹tYõld
( )

265 
	`p‹tSAVE_STACK_POINTER
();

266 
	`vTaskSwôchC⁄ãxt
();

267 
	`p‹tRESTORE_STACK_POINTER
();

268 
	}
}

275 #if–
c⁄figUSE_PREEMPTION
 == 1 )

282 
	$vTickISR
–Ë
	`__©åibuã__
 ( ( 
ßvóŒ
, 
öãºu±_h™dÀr
 ) );

283 
	$vTickISR
( )

285 
	`p‹tSAVE_STACK_POINTER
();

287 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

289 
	`vTaskSwôchC⁄ãxt
();

293 
TSR1
 &= ~0x01;

295 
	`p‹tRESTORE_STACK_POINTER
();

296 
	}
}

305 
	$vTickISR
–Ë
	`__©åibuã__
 ( ( 
öãºu±_h™dÀr
 ) );

306 
	$vTickISR
( )

308 
	`xTaskIn¸emítTick
();

311 
TSR1
 &= ~0x01;

312 
	}
}

320 
	$¥vSëupTimîI¡îru±
( )

322 c⁄° 
uöt32_t
 
ulCom∑ªM©ch
 = ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 
p‹tCLOCK_DIV
;

325 
MSTPCR
 &~
p‹tMSTP13
;

328 
TCR1
 = 
p‹tCLEAR_ON_TGRA_COMPARE_MATCH
 | 
p‹tCLOCK_DIV_64
;

331 
TGR1A
 = 
ulCom∑ªM©ch
;

335 
TIER1
 |
p‹tTGRA_INTERRUPT_ENABLE
;

336 
TSTR
 |
p‹tTIMER_CHANNEL
;

337 
	}
}

	@portable/GCC/H8S2329/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 sig√d 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tBYTE_ALIGNMENT
 2

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûe–"TRAPA #0" )

	)

111 
	#p‹tNOP
(Ë
asm
 vﬁ©ûe–"NOP" )

	)

115 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûe–"ANDC #0x7F, CCR" );

	)

116 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûe–"ORC #0x80, CCR" );

	)

119 
	#p‹tENTER_CRITICAL
(Ë
asm
 vﬁ©ûe–"STC CCR, @-ER7" ); \

	)

120 
p‹tDISABLE_INTERRUPTS
();

123 
	#p‹tEXIT_CRITICAL
(Ë
asm
 vﬁ©ûe–"LDC @ER7+, CCR" );

	)

133 
	#p‹tSAVE_STACK_POINTER
(Ë\

	)

134 * 
pxCuºítTCB
; \

136 
asm
 volatile( \

140 –Ë
	gpxCuºítTCB
;

143 
	#p‹tRESTORE_STACK_POINTER
(Ë\

	)

144 * 
pxCuºítTCB
; \

146 
asm
 volatile( \

150 –Ë
	gpxCuºítTCB
;

156 
	#p‹tENTER_SWITCHING_ISR
(Ë
	`p‹tSAVE_STACK_POINTER
(); {

	)

158 
	#p‹tEXIT_SWITCHING_ISR
–
x
 ) \

	)

159 if–
	gx
 ) \

161 
vTaskSwôchC⁄ãxt
( ); \

162 
vTaskSwôchC⁄ãxt
(); \

164 } 
p‹tRESTORE_STACK_POINTER
();

168 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

169 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

171 #ifde‡
__˝lu•lus


	@portable/GCC/HCS12/port.c

69 
	~"FªeRTOS.h
"

70 
	~"èsk.h
"

73 
	~<sys/p‹ts_def.h
>

84 
¥vSëupTimîI¡îru±
( );

88 
	#ATTR_NEAR
 
	`__©åibuã__
((
√¨
))

	)

92 
ATTR_NEAR
 
vP‹tYõld
( );

96 
ATTR_NEAR
 
vP‹tTickI¡îru±
( );

99 
Ba£Ty≥_t
 
ATTR_NEAR
 
xSèπScheduÀrNór
( );

107 vﬁ©ûê
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0x80;

114 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

124 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pxCode
) ) + 1 );

125 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pxCode
) ) + 0 );

130 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xff;

131 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xee;

134 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdd;

135 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcc;

138 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pvP¨amëîs
) ) + 0 );

141 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) *–((SèckTy≥_à*Ë(&
pvP¨amëîs
) ) + 1 );

145 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x80;

148 
	`__asm
("\n\

149 
movw
 
_
.
‰ame
, 2,-%0 \
n
\

150 
movw
 
_
.
tmp
, 2,-%0 \
n
\

151 
movw
 
_
.
z
, 2,-%0 \
n
\

152 
movw
 
_
.
xy
, 2,-%0 \
n
\

153 ;
movw
 
_
.
d2
, 2,-%0 \
n
\

154 ;
movw
 
_
.
d1
, 2,-%0 \
n
\

155 ": "=
A
"(pxTopOfStack) : "0"(pxTopOfStack) );

157 #ifde‡
BANKED_MODEL


159 *--
pxT›OfSèck
 = 0x30;

164 *--
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

167  
pxT›OfSèck
;

168 
	}
}

171 
	$vP‹tEndScheduÀr
( )

174 
	}
}

177 
	$¥vSëupTimîI¡îru±
( )

181 
RTICTL
 = 0x50;

182 
CRGINT
 |= 0x80;

183 
	}
}

186 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

194 
öt16_t
 
d
;

195 
	`__asm
 ("jm∞ xSèπScheduÀrNór ; wû»√vîÑëu∫": "=d"(
d
));

196  
d
;

197 
	}
}

200 
Ba£Ty≥_t
 
	$xSèπScheduÀrNór
( )

204 
	`¥vSëupTimîI¡îru±
();

207 
	`p‹tRESTORE_CONTEXT
();

209 
	`p‹tISR_TAIL
();

212  
pdFALSE
;

213 
	}
}

224 
	$vP‹tYõld
( )

226 
	`p‹tISR_HEAD
();

231 
	`p‹tSAVE_CONTEXT
();

232 
	`vTaskSwôchC⁄ãxt
();

233 
	`p‹tRESTORE_CONTEXT
();

235 
	`p‹tISR_TAIL
();

236 
	}
}

244 
	$vP‹tTickI¡îru±
( )

246 
	`p‹tISR_HEAD
();

249 
CRGFLG
 = 0x80;

251 #i‡
c⁄figUSE_PREEMPTION
 == 1

254 
	`p‹tSAVE_CONTEXT
();

257 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

260 
	`vTaskSwôchC⁄ãxt
();

265 
	`p‹tRESTORE_CONTEXT
();

269 
	`xTaskIn¸emítTick
();

273 
	`p‹tISR_TAIL
();

274 
	}
}

	@portable/GCC/HCS12/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 sig√d 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tBYTE_ALIGNMENT
 1

	)

109 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

110 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

111 
	#p‹tYIELD
(Ë
	`__asm
–"swi" );

	)

115 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
–"˛i" )

	)

116 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
–"£i" )

	)

124 
	#p‹tENTER_CRITICAL
(Ë\

	)

126 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

128 
p‹tDISABLE_INTERRUPTS
(); \

129 
	guxCrôiˇlNe°ög
++; \

137 
	#p‹tEXIT_CRITICAL
(Ë\

	)

139 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

141 
	guxCrôiˇlNe°ög
--; \

142 if–
	guxCrôiˇlNe°ög
 == 0 ) \

144 
p‹tENABLE_INTERRUPTS
(); \

161 #ifde‡
BANKED_MODEL


167 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

169 
__asm
( " \n\

170 .
globl
 
pxCuºítTCB
 ; * \
n
\

171 .
globl
 
uxCrôiˇlNe°ög
 ; \
n
\

172 \
n
\

173 
ldx
 
pxCuºítTCB
 \
n
\

174 
lds
 0,
x
 ; 
Sèck
 \
n
\

175 \
n
\

176 
movb
 1,
•
+,
uxCrôiˇlNe°ög
 \
n
\

177 
movb
 1,
•
+,0x30 ; 
PPAGE
 \
n
\

186 
	#p‹tSAVE_CONTEXT
(Ë\

	)

188 
__asm
( " \n\

189 .
globl
 
pxCuºítTCB
 ; * \
n
\

190 .
globl
 
uxCrôiˇlNe°ög
 ; \
n
\

191 \
n
\

192 
movb
 0x30, 1,-
•
 ; 
PPAGE
 \
n
\

193 
movb
 
uxCrôiˇlNe°ög
, 1,-
•
 \
n
\

194 \
n
\

195 
ldx
 
pxCuºítTCB
 \
n
\

196 
°s
 0,
x
 ; 
Sèck
 \
n
\

206 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

208 
__asm
( " \n\

209 .
globl
 
pxCuºítTCB
 ; * \
n
\

210 .
globl
 
uxCrôiˇlNe°ög
 ; \
n
\

211 \
n
\

212 
ldx
 
pxCuºítTCB
 \
n
\

213 
lds
 0,
x
 ; 
Sèck
 \
n
\

214 \
n
\

215 
movb
 1,
•
+,
uxCrôiˇlNe°ög
 \
n
\

219 
	#p‹tSAVE_CONTEXT
(Ë\

	)

221 
__asm
( " \n\

222 .
globl
 
pxCuºítTCB
 ; * \
n
\

223 .
globl
 
uxCrôiˇlNe°ög
 ; \
n
\

224 \
n
\

225 
movb
 
uxCrôiˇlNe°ög
, 1,-
•
 \
n
\

226 \
n
\

227 
ldx
 
pxCuºítTCB
 \
n
\

228 
°s
 0,
x
 ; 
Sèck
 \
n
\

237 
	#p‹tISR_HEAD
(Ë\

	)

239 
__asm
(" \n\

240 
movw
 
_
.
‰ame
, 2,-
•
 \
n
\

241 
movw
 
_
.
tmp
, 2,-
•
 \
n
\

242 
movw
 
_
.
z
, 2,-
•
 \
n
\

243 
movw
 
_
.
xy
, 2,-
•
 \
n
\

244 ;
movw
 
_
.
d2
, 2,-
•
 \
n
\

245 ;
movw
 
_
.
d1
, 2,-
•
 \
n
\

249 
	#p‹tISR_TAIL
(Ë\

	)

251 
__asm
(" \n\

252 
movw
 2,
•
+, 
_
.
xy
 \
n
\

253 
movw
 2,
•
+, 
_
.
z
 \
n
\

254 
movw
 2,
•
+, 
_
.
tmp
 \
n
\

255 
movw
 2,
•
+, 
_
.
‰ame
 \
n
\

256 ;
movw
 2,
•
+, 
_
.
d1
 \
n
\

257 ;
movw
 2,
•
+, 
_
.
d2
 \
n
\

258 
πi
 \
n
\

269 
	#p‹tTASK_SWITCH_FROM_ISR
(Ë\

	)

270 
p‹tSAVE_CONTEXT
(); \

271 
vTaskSwôchC⁄ãxt
(); \

272 
p‹tRESTORE_CONTEXT
();

276 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

277 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

279 #ifde‡
__˝lu•lus


	@portable/GCC/MCF5235/port.c

54 
	~<°dlib.h
>

56 
	~"FªeRTOS.h
"

57 
	~"FªeRTOSC⁄fig.h
"

58 
	~"èsk.h
"

61 vﬁ©ûê
	tuöt32_t
 
	tvuöt32
;

62 vﬁ©ûê
	tuöt16_t
 
	tvuöt16
;

63 vﬁ©ûê
	tuöt8_t
 
	tvuöt8
;

66 
	#p‹tVECTOR_TABLE
 
__RAMVEC


	)

67 
	#p‹tVECTOR_SYSCALL
 ( 32 + 
p‹tTRAP_YIELD
 )

	)

68 
	#p‹tVECTOR_TIMER
 ( 64 + 36 )

	)

70 
	#MCF_PIT_PRESCALER
 512UL

	)

71 
	#MCF_PIT_TIMER_TICKS
 ( 
FSYS_2
 / 
MCF_PIT_PRESCALER
 )

	)

72 
	#MCF_PIT_MODULUS_REGISTER
(
‰eq
Ë–
MCF_PIT_TIMER_TICKS
 / ( fªq ) - 1UL)

	)

74 
	#MCF_PIT_PMR0
 ( *–
vuöt16
 * )–* )–&
__IPSBAR
[ 0x150002 ] ) )

	)

75 
	#MCF_PIT_PCSR0
 ( *–
vuöt16
 * )–* )–&
__IPSBAR
[ 0x150000 ] ) )

	)

76 
	#MCF_PIT_PCSR_PRE
(
x
Ë–––x ) & 0x000F ) << 8 )

	)

77 
	#MCF_PIT_PCSR_EN
 ( 0x0001 )

	)

78 
	#MCF_PIT_PCSR_RLD
 ( 0x0002 )

	)

79 
	#MCF_PIT_PCSR_PIF
 ( 0x0004 )

	)

80 
	#MCF_PIT_PCSR_PIE
 ( 0x0008 )

	)

81 
	#MCF_PIT_PCSR_OVW
 ( 0x0010 )

	)

82 
	#MCF_INTC0_ICR36
 ( *–
vuöt8
 * )–* )–&
__IPSBAR
[ 0x000C64 ] ) )

	)

83 
	#MCF_INTC0_IMRH
 ( *–
vuöt32
 * )–* )–&
__IPSBAR
[ 0x000C08 ] ) )

	)

84 
	#MCF_INTC0_IMRH_INT_MASK36
 ( 0x00000010 )

	)

85 
	#MCF_INTC0_IMRH_MASKALL
 ( 0x00000001 )

	)

86 
	#MCF_INTC0_ICRn_IP
(
x
Ë–––x ) & 0x07 ) << 0 )

	)

87 
	#MCF_INTC0_ICRn_IL
(
x
Ë–––x ) & 0x07 ) << 3 )

	)

89 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

90 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 10 )

	)

93 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

96 #i‡
c⁄figUSE_PREEMPTION
 == 0

97 
	$¥vP‹tPªem±iveTick
 ( Ë
	`__©åibuã__
 ((
öãºu±_h™dÀr
));

99 
	`¥vP‹tPªem±iveTick
 ( );

104 
SèckTy≥_t
 *

105 
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
,

106 *
pvP¨amëîs
 )

109 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

110 
pxT›OfSèck
--;

114 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0;

115 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

120 
pxT›OfSèck
--;

124 *
pxT›OfSèck
 = 0x40002000UL | ( 
p‹tVECTOR_SYSCALL
 + 32 ) << 18;

125 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = 0;

130 *
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA6;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA5;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA4;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA3;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA2;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA1;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xA0;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD7;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD6;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD5;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD4;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD3;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD2;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD1;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xD0;

162  
pxT›OfSèck
;

163 
	}
}

169 
	$¥vP‹tYõld
( )

171 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

172 #i‡
_GCC_USES_FP
 == 1

173 
asm
 volatile ( "unlk %fp\n\t" );

176 
	`p‹tSAVE_CONTEXT
( );

179 
	`vTaskSwôchC⁄ãxt
( );

182 
	`p‹tRESTORE_CONTEXT
( );

183 
	}
}

185 #i‡
c⁄figUSE_PREEMPTION
 == 0

191 
	$¥vP‹tPªem±iveTick
 ( )

197 
	`xTaskIn¸emítTick
();

198 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIF
;

199 
	}
}

204 
	$¥vP‹tPªem±iveTick
( )

206 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

207 #i‡
_GCC_USES_FP
 == 1

208 
asm
 volatile ( "unlk %fp\n\t" );

210 
	`p‹tSAVE_CONTEXT
( );

211 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIF
;

212 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

214 
	`vTaskSwôchC⁄ãxt
( );

216 
	`p‹tRESTORE_CONTEXT
( );

217 
	}
}

221 
	$vP‹tE¡îCrôiˇl
()

226 –)
	`p‹tSET_IPL
–
p‹tIPL_MAX
 );

231 
ulCrôiˇlNe°ög
++;

232 
	}
}

235 
	$vP‹tExôCrôiˇl
()

237 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

240 
ulCrôiˇlNe°ög
--;

244 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

246 –)
	`p‹tSET_IPL
( 0 );

249 
	}
}

251 
Ba£Ty≥_t


252 
	$xP‹tSèπScheduÀr
( )

254 –*
p‹tVECTOR_TABLE
[ ] ) ( );

257 
p‹tVECTOR_TABLE
[ 
p‹tVECTOR_SYSCALL
 ] = 
¥vP‹tYõld
;

259 
p‹tVECTOR_TABLE
[ 
p‹tVECTOR_TIMER
 ] = 
¥vP‹tPªem±iveTick
;

262 i‡–
c⁄figTICK_RATE_HZ
 > 0)

265 
MCF_PIT_PCSR0
 = 
	`MCF_PIT_PCSR_PRE
–0x9 ) | 
MCF_PIT_PCSR_RLD
 | 
MCF_PIT_PCSR_OVW
;

267 
MCF_PIT_PMR0
 = 
	`MCF_PIT_MODULUS_REGISTER
–
c⁄figTICK_RATE_HZ
 );

269 
MCF_INTC0_ICR36
 = 
	`MCF_INTC0_ICRn_IL
–0x1 ) | 
	`MCF_INTC0_ICRn_IP
( 0x1 );

270 
MCF_INTC0_IMRH
 &~–
MCF_INTC0_IMRH_INT_MASK36
 | 
MCF_INTC0_IMRH_MASKALL
 );

272 
MCF_PIT_PCSR0
 |
MCF_PIT_PCSR_PIE
 | 
MCF_PIT_PCSR_EN
 | 
MCF_PIT_PCSR_PIF
;

276 
	`p‹tRESTORE_CONTEXT
( );

279  
pdTRUE
;

280 
	}
}

283 
	$vP‹tEndScheduÀr
( )

285 
	}
}

	@portable/GCC/MCF5235/portmacro.h

54 #i‚de‡
PORTMACRO_H


55 
	#PORTMACRO_H


	)

57 #ifde‡
__˝lu•lus


62 
	#p‹tCHAR
 

	)

63 
	#p‹tFLOAT
 

	)

64 
	#p‹tDOUBLE
 

	)

65 
	#p‹tLONG
 

	)

66 
	#p‹tSHORT
 

	)

67 
	#p‹tSTACK_TYPE
 

	)

68 
	#p‹tBASE_TYPE
 

	)

70 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

71 
	tBa£Ty≥_t
;

72 
	tUBa£Ty≥_t
;

74 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

75 
uöt16_t
 
	tTickTy≥_t
;

76 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

78 
uöt32_t
 
	tTickTy≥_t
;

79 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

83 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

84 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

85 
	#p‹tBYTE_ALIGNMENT
 4

	)

87 
	#p‹tTRAP_YIELD
 0

	)

88 
	#p‹tIPL_MAX
 7

	)

100 
	#p‹tSAVE_CONTEXT
(Ë\

	)

101 
asm
 volatile ( \

118 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

119 
asm
 volatile ( "move.lÖxCurrentTCB, %sp\n\t" \

129 
	#p‹tENTER_CRITICAL
(Ë\

	)

130 
vP‹tE¡îCrôiˇl
();

132 
	#p‹tEXIT_CRITICAL
(Ë\

	)

133 
vP‹tExôCrôiˇl
();

135 
	#p‹tSET_IPL
–
xIPL
 ) \

	)

136 
asm_£t_ùl
–
xIPL
 )

138 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

139 dÿ{ ( )
p‹tSET_IPL
–
p‹tIPL_MAX
 ); }  0 )

140 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

141 dÿ{ ( )
p‹tSET_IPL
( 0 ); }  0 )

143 
	#p‹tYIELD
(Ë\

	)

144 
asm
 vﬁ©ûê–"Åø∞ %0\n\t" : : "i"(
p‹tTRAP_YIELD
) )

146 
	#p‹tNOP
(Ë\

	)

147 
asm
 volatile ( "nop\n\t" )

149 
	#p‹tENTER_SWITCHING_ISR
(Ë\

	)

150 
asm
 volatile ( "move.w #0x2700, %sr" ); \

152 
p‹tSAVE_CONTEXT
( ); \

155 
	#p‹tEXIT_SWITCHING_ISR
–
SwôchRequúed
 ) \

	)

157 if–
	gSwôchRequúed
 ) \

159 
vTaskSwôchC⁄ãxt
( ); \

162 
p‹tRESTORE_CONTEXT
( );

165 
vP‹tE¡îCrôiˇl
( );

166 
vP‹tExôCrôiˇl
( );

167 
asm_£t_ùl
–
uöt32_t
 
uiNewIPL
 );

170 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) \

	)

171 
vFun˘i⁄
–*
pvP¨amëîs
 )

173 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) \

	)

174 
vFun˘i⁄
–*
pvP¨amëîs
 )

176 #ifde‡
__˝lu•lus


	@portable/GCC/MSP430F449/port.c

73 
	~<°dlib.h
>

74 
	~<sig«l.h
>

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

86 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
TickTy≥_t
 ) 32768 )

	)

87 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

88 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x08 )

	)

92 
	tTCB_t
;

93 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

107 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

117 
	#p‹tSAVE_CONTEXT
(Ë\

	)

118 
asm
 volatile ( "pushÑ4 \n\t" \

146 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

147 
asm
 volatile ( "mov.wÖxCurrentTCB,Ñ12 \n\t" \

172 
¥vSëupTimîI¡îru±
( );

181 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

202 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

210 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x7777;

212 
pxT›OfSèck
--;

213 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

214 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

216 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaa;

218 
pxT›OfSèck
--;

219 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbbbb;

220 
pxT›OfSèck
--;

221 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcccc;

222 
pxT›OfSèck
--;

223 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdddd;

224 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xeeee;

226 
pxT›OfSèck
--;

230 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

231 
pxT›OfSèck
--;

238 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

242  
pxT›OfSèck
;

243 
	}
}

246 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

250 
	`¥vSëupTimîI¡îru±
();

253 
	`p‹tRESTORE_CONTEXT
();

256  
pdTRUE
;

257 
	}
}

260 
	$vP‹tEndScheduÀr
( )

264 
	}
}

272 
	$vP‹tYõld
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

273 
	$vP‹tYõld
( )

279 
asm
 volatile ( "pushÑ2" );

280 
	`_DINT
();

283 
	`p‹tSAVE_CONTEXT
();

286 
	`vTaskSwôchC⁄ãxt
();

289 
	`p‹tRESTORE_CONTEXT
();

290 
	}
}

297 
	$¥vSëupTimîI¡îru±
( )

300 
TACTL
 = 0;

303 
TACTL
 = 
TASSEL_1
;

306 
TACTL
 |
TACLR
;

309 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

312 
TACCTL0
 = 
CCIE
;

315 
TACTL
 |
TACLR
;

318 
TACTL
 |
MC_1
;

319 
	}
}

327 #i‡
c⁄figUSE_PREEMPTION
 == 1

334 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
–Ë
	`__©åibuã__
 ( ( 
«ked
 ) );

335 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
( )

338 
	`p‹tSAVE_CONTEXT
();

342 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

344 
	`vTaskSwôchC⁄ãxt
();

348 
	`p‹tRESTORE_CONTEXT
();

349 
	}
}

358 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	`¥vTickISR
( );

359 
	$öãºu±
 (
TIMERA0_VECTOR
Ë
	$¥vTickISR
( )

361 
	`xTaskIn¸emítTick
();

362 
	}
}

	@portable/GCC/MSP430F449/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
	#p‹tDISABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"DINT" );ásm vﬁ©ûê–"NOP" )

	)

107 
	#p‹tENABLE_INTERRUPTS
(Ë
asm
 vﬁ©ûê–"EINT" );ásm vﬁ©ûê–"NOP" )

	)

111 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

113 
	#p‹tENTER_CRITICAL
(Ë\

	)

115 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

117 
p‹tDISABLE_INTERRUPTS
(); \

122 
	gusCrôiˇlNe°ög
++; \

125 
	#p‹tEXIT_CRITICAL
(Ë\

	)

127 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

129 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

132 
	gusCrôiˇlNe°ög
--; \

136 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

138 
p‹tENABLE_INTERRUPTS
(); \

145 
vP‹tYõld
–Ë
__©åibuã__
 ( ( 
«ked
 ) );

146 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

147 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

151 
	#p‹tBYTE_ALIGNMENT
 2

	)

152 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

153 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

157 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

158 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 #ifde‡
__˝lu•lus


	@portable/GCC/MicroBlaze/port.c

72 
	~"FªeRTOS.h
"

73 
	~"èsk.h
"

76 
	~<°rög.h
>

79 
	~<xötc.h
>

80 
	~<xötc_i.h
>

81 
	~<xtmr˘r.h
>

84 
	#p‹tINITIAL_MSR_STATE
 ( ( 
SèckTy≥_t
 ) 0x02 )

	)

89 
	#p‹tINITIAL_NESTING_VALUE
 ( 0xf‡)

	)

92 
	#p‹tCOUNTER_0
 0

	)

96 
	#p‹tISR_STACK_FILL_VALUE
 0x55555555

	)

101 vﬁ©ûê
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 
p‹tINITIAL_NESTING_VALUE
;

105 
uöt32_t
 *
	gpulISRSèck
;

113 
¥vSëupTimîI¡îru±
( );

122 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

124 *
_SDA2_BASE_
, *
_SDA_BASE_
;

125 c⁄° 
uöt32_t
 
ulR2
 = ( uöt32_àË&
_SDA2_BASE_
;

126 c⁄° 
uöt32_t
 
ulR13
 = ( uöt32_àË&
_SDA_BASE_
;

132 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22222222;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x33333333;

137 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulR2
;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0a;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0b;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0c;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulR13
;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0f;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x13;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x14;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x15;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x16;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x17;

188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x18;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x19;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1a;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1b;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1c;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1d;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1e;

202 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = 
p‹tINITIAL_MSR_STATE
;

206 
pxT›OfSèck
--;

208 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1f;

209 
pxT›OfSèck
--;

213  
pxT›OfSèck
;

214 
	}
}

217 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

219 –
__FªeRTOS_öãºu±_H™dÀr
 )( );

220 –
vSèπFú°Task
 )( );

224 
asm
 volatile ( "laÑ6,Ñ0, __FreeRTOS_interrupt_handler \n\t" \

232 
	`¥vSëupTimîI¡îru±
();

235 
pulISRSèck
 = ( 
uöt32_t
 * ) 
	`pvP‹tMÆloc
–
c⁄figMINIMAL_STACK_SIZE
 * –
SèckTy≥_t
 ) );

238 if–
pulISRSèck
 !
NULL
 )

241 
	`mem£t
–
pulISRSèck
, 
p‹tISR_STACK_FILL_VALUE
, 
c⁄figMINIMAL_STACK_SIZE
 * –
SèckTy≥_t
 ) );

242 
pulISRSèck
 +–
c⁄figMINIMAL_STACK_SIZE
 - 1 );

245 
	`vSèπFú°Task
();

249  
pdFALSE
;

250 
	}
}

253 
	$vP‹tEndScheduÀr
( )

256 
	}
}

262 
	$vP‹tYõld
( )

264 
	`VP‹tYõldASM
( );

269 
	`p‹tENTER_CRITICAL
();

272 
asm
 volatile ( "bralidÑ14, VPortYieldASM \n\t" \

274 
	`p‹tEXIT_CRITICAL
();

275 
	}
}

281 
	$¥vSëupTimîI¡îru±
( )

283 
XTmrCå
 
xTimî
;

284 c⁄° 
uöt32_t
 
ulCou¡îVÆue
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

285 
UBa£Ty≥_t
 
uxMask
;

289 
	`XTmrCå_mDißbÀ
–
XPAR_OPB_TIMER_1_BASEADDR
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

290 
	`XTmrCå_Inôülize
–&
xTimî
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

291 
	`XTmrCå_mSëLﬂdReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
ulCou¡îVÆue
 );

292 
	`XTmrCå_mSëC⁄åﬁSètusReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
XTC_CSR_LOAD_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

296 
uxMask
 = 
	`XI¡c_In32
––
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ) );

297 
uxMask
 |
XPAR_OPB_TIMER_1_INTERRUPT_MASK
;

298 
	`XI¡c_Out32
––
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ), ( 
uxMask
 ) );

300 
	`XTmrCå_Sèπ
–&
xTimî
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

301 
	`XTmrCå_mSëC⁄åﬁSètusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
XTC_CSR_ENABLE_TMR_MASK
 | 
XTC_CSR_ENABLE_INT_MASK
 | 
XTC_CSR_AUTO_RELOAD_MASK
 | 
XTC_CSR_DOWN_COUNT_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

302 
	`XI¡c_mAckI¡r
–
XPAR_INTC_SINGLE_BASEADDR
, 1 );

303 
	}
}

312 
	$vTaskISRH™dÀr
( )

314 
uöt32_t
 
ulPídög
;

317 
ulPídög
 = 
	`XI¡c_In32
––
XPAR_INTC_SINGLE_BASEADDR
 + 
XIN_IVR_OFFSET
 ) );

319 if–
ulPídög
 < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
 )

321 
XI¡c_Ve˘‹TabÀE¡ry
 *
pxTabÀPå
;

322 
XI¡c_C⁄fig
 *
pxC⁄fig
;

323 
uöt32_t
 
ulI¡îru±Mask
;

325 
ulI¡îru±Mask
 = ( 
uöt32_t
 ) 1 << 
ulPídög
;

328 
pxC⁄fig
 = &
XI¡c_C⁄figTabÀ
[ ( 
uöt32_t
 ) 
XPAR_INTC_SINGLE_DEVICE_ID
 ];

330 
pxTabÀPå
 = &–
pxC⁄fig
->
H™dÀrTabÀ
[ 
ulPídög
 ] );

331 if–
pxC⁄fig
->
AckBef‹eSîvi˚
 & ( 
ulI¡îru±Mask
 ) )

333 
	`XI¡c_mAckI¡r
–
pxC⁄fig
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

334 
pxTabÀPå
->
	`H™dÀr
–pxTabÀPå->
CÆlBackRef
 );

338 
pxTabÀPå
->
	`H™dÀr
–pxTabÀPå->
CÆlBackRef
 );

339 
	`XI¡c_mAckI¡r
–
pxC⁄fig
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

342 
	}
}

348 
	$vTickISR
–*
pvBa£Addªss
 )

350 
uöt32_t
 
ulCSR
;

353 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

355 
	`vTaskSwôchC⁄ãxt
();

359 
ulCSR
 = 
	`XTmrCå_mGëC⁄åﬁSètusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 0);

360 
	`XTmrCå_mSëC⁄åﬁSètusReg
–
XPAR_OPB_TIMER_1_BASEADDR
, 
p‹tCOUNTER_0
, 
ulCSR
 );

361 
	}
}

	@portable/GCC/MicroBlaze/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
mi¸obœze_dißbÀ_öãºu±s
( );

107 
mi¸obœze_íabÀ_öãºu±s
( );

108 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`mi¸obœze_dißbÀ_öãºu±s
()

	)

109 
	#p‹tENABLE_INTERRUPTS
(Ë
	`mi¸obœze_íabÀ_öãºu±s
()

	)

113 
vP‹tE¡îCrôiˇl
( );

114 
vP‹tExôCrôiˇl
( );

115 
	#p‹tENTER_CRITICAL
(Ë{ \

	)

116 
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

117 
mi¸obœze_dißbÀ_öãºu±s
(); \

118 
	guxCrôiˇlNe°ög
++; \

121 
	#p‹tEXIT_CRITICAL
(Ë{ \

	)

122 
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

125 
	guxCrôiˇlNe°ög
--; \

126 if–
	guxCrôiˇlNe°ög
 == 0 ) \

130 
p‹tENABLE_INTERRUPTS
(); \

137 
vP‹tYõld
( );

138 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

140 
vTaskSwôchC⁄ãxt
();

141 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

145 
	#p‹tBYTE_ALIGNMENT
 4

	)

146 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

147 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

148 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

152 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

153 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

155 #ifde‡
__˝lu•lus


	@portable/GCC/MicroBlazeV8/port.c

72 
	~"FªeRTOS.h
"

73 
	~"èsk.h
"

76 
	~<°rög.h
>

79 
	~<xötc_i.h
>

80 
	~<xû_ex˚±i⁄.h
>

81 
	~<mi¸obœze_ex˚±i⁄s_g.h
>

86 
	#p‹tINITIAL_NESTING_VALUE
 ( 0xf‡)

	)

89 
	#p‹tMSR_IE
 ( 0x02U )

	)

95 
	#p‹tINITIAL_FSR
 ( 0U )

	)

101 
öt32_t
 
¥vInôüli£I¡îru±C⁄åﬁÀr
( );

106 
öt32_t
 
¥vEnsuªI¡îru±C⁄åﬁÀrIsInôüli£d
( );

113 vﬁ©ûê
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 
p‹tINITIAL_NESTING_VALUE
;

118 
uöt32_t
 *
	gpulISRSèck
;

128 vﬁ©ûê
uöt32_t
 
	gulTaskSwôchReque°ed
 = 0UL;

132 
XI¡c
 
	gxI¡îru±C⁄åﬁÀrIn°™˚
;

142 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

144 *
_SDA2_BASE_
, *
_SDA_BASE_
;

145 c⁄° 
uöt32_t
 
ulR2
 = ( uöt32_àË&
_SDA2_BASE_
;

146 c⁄° 
uöt32_t
 
ulR13
 = ( uöt32_àË&
_SDA_BASE_
;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

156 
pxT›OfSèck
--;

158 #i‡
XPAR_MICROBLAZE_0_USE_FPU
 == 1

160 *
pxT›OfSèck
 = 
p‹tINITIAL_FSR
;

161 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = 
	`mfm§
(Ë& ~
p‹tMSR_IE
;

168 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulR2
;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

187 #ifde‡
p‹tPRE_LOAD_STACK_FOR_DEBUGGING


188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0a;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0b;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0c;

202 
pxT›OfSèck
--;

204 
pxT›OfSèck
-= 8;

207 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulR13
;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

210 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
NULL
;

213 #ifde‡
p‹tPRE_LOAD_STACK_FOR_DEBUGGING


214 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10;

216 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11;

218 
pxT›OfSèck
--;

219 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12;

220 
pxT›OfSèck
--;

222 
pxT›OfSèck
 -= 4;

225 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

227 #ifde‡
p‹tPRE_LOAD_STACK_FOR_DEBUGGING


228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x14;

230 
pxT›OfSèck
--;

231 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x15;

232 
pxT›OfSèck
--;

233 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x16;

234 
pxT›OfSèck
--;

235 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x17;

236 
pxT›OfSèck
--;

237 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x18;

238 
pxT›OfSèck
--;

239 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x19;

240 
pxT›OfSèck
--;

241 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1a;

242 
pxT›OfSèck
--;

243 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1b;

244 
pxT›OfSèck
--;

245 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1c;

246 
pxT›OfSèck
--;

247 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1d;

248 
pxT›OfSèck
--;

249 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1e;

250 
pxT›OfSèck
--;

251 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1f;

252 
pxT›OfSèck
--;

254 
pxT›OfSèck
 -= 13;

259  
pxT›OfSèck
;

260 
	}
}

263 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

265 –
vP‹tSèπFú°Task
 )( );

266 
uöt32_t
 
_°ack
[];

277 
	`vAµliˇti⁄SëupTimîI¡îru±
();

280 
pulISRSèck
 = ( 
uöt32_t
 * ) 
_°ack
;

284 
pulISRSèck
 -= 2;

288 
	`vP‹tSèπFú°Task
();

291  
pdFALSE
;

292 
	}
}

295 
	$vP‹tEndScheduÀr
( )

299 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

300 
	}
}

306 
	$vP‹tYõld
( )

308 
	`VP‹tYõldASM
( );

313 
	`p‹tENTER_CRITICAL
();

317 
asm
 volatile ( "bralidÑ14, VPortYieldASM \n\t" \

320 
	`p‹tEXIT_CRITICAL
();

321 
	}
}

324 
	$vP‹tE«bÀI¡îru±
–
uöt8_t
 
ucI¡îru±ID
 )

326 
öt32_t
 
lRëu∫
;

331 
lRëu∫
 = 
	`¥vEnsuªI¡îru±C⁄åﬁÀrIsInôüli£d
();

332 if–
lRëu∫
 =
pdPASS
 )

334 
	`XI¡c_E«bÀ
–&
xI¡îru±C⁄åﬁÀrIn°™˚
, 
ucI¡îru±ID
 );

337 
	`c⁄figASSERT
–
lRëu∫
 );

338 
	}
}

341 
	$vP‹tDißbÀI¡îru±
–
uöt8_t
 
ucI¡îru±ID
 )

343 
öt32_t
 
lRëu∫
;

348 
lRëu∫
 = 
	`¥vEnsuªI¡îru±C⁄åﬁÀrIsInôüli£d
();

350 if–
lRëu∫
 =
pdPASS
 )

352 
	`XI¡c_DißbÀ
–&
xI¡îru±C⁄åﬁÀrIn°™˚
, 
ucI¡îru±ID
 );

355 
	`c⁄figASSERT
–
lRëu∫
 );

356 
	}
}

359 
Ba£Ty≥_t
 
	$xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 )

361 
öt32_t
 
lRëu∫
;

366 
lRëu∫
 = 
	`¥vEnsuªI¡îru±C⁄åﬁÀrIsInôüli£d
();

368 if–
lRëu∫
 =
pdPASS
 )

370 
lRëu∫
 = 
	`XI¡c_C⁄√˘
–&
xI¡îru±C⁄åﬁÀrIn°™˚
, 
ucI¡îru±ID
, 
pxH™dÀr
, 
pvCÆlBackRef
 );

373 if–
lRëu∫
 =
XST_SUCCESS
 )

375 
lRëu∫
 = 
pdPASS
;

378 
	`c⁄figASSERT
–
lRëu∫
 =
pdPASS
 );

380  
lRëu∫
;

381 
	}
}

384 
öt32_t
 
	$¥vEnsuªI¡îru±C⁄åﬁÀrIsInôüli£d
( )

386 
öt32_t
 
lI¡îru±C⁄åﬁÀrInôüli£d
 = 
pdFALSE
;

387 
öt32_t
 
lRëu∫
;

391 if–
lI¡îru±C⁄åﬁÀrInôüli£d
 !
pdTRUE
 )

393 
lRëu∫
 = 
	`¥vInôüli£I¡îru±C⁄åﬁÀr
();

395 if–
lRëu∫
 =
pdPASS
 )

397 
lI¡îru±C⁄åﬁÀrInôüli£d
 = 
pdTRUE
;

402 
lRëu∫
 = 
pdPASS
;

405  
lRëu∫
;

406 
	}
}

413 
	$vP‹tTickISR
–*
pvUnu£d
 )

415 
	`vAµliˇti⁄CÀ¨TimîI¡îru±
( );

418 –Ë
pvUnu£d
;

426 
	`vAµliˇti⁄CÀ¨TimîI¡îru±
();

429 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

432 
ulTaskSwôchReque°ed
 = 1;

434 
	}
}

437 
öt32_t
 
	$¥vInôüli£I¡îru±C⁄åﬁÀr
( )

439 
öt32_t
 
lSètus
;

441 
lSètus
 = 
	`XI¡c_Inôülize
–&
xI¡îru±C⁄åﬁÀrIn°™˚
, 
c⁄figINTERRUPT_CONTROLLER_TO_USE
 );

443 if–
lSètus
 =
XST_SUCCESS
 )

446 
	`Xû_Ex˚±i⁄Inô
();

449 
	`XI¡c_SëI¡rSvcO±i⁄
–
xI¡îru±C⁄åﬁÀrIn°™˚
.
Ba£Addªss
, 
XIN_SVC_ALL_ISRS_OPTION
 );

454 #i‡–
MICROBLAZE_EXCEPTIONS_ENABLED
 =1 ) && ( 
c⁄figINSTALL_EXCEPTION_HANDLERS
 == 1 )

456 
	`vP‹tEx˚±i⁄sIn°ÆlH™dÀrs
();

462 
lSètus
 = 
	`XI¡c_Sèπ
–&
xI¡îru±C⁄åﬁÀrIn°™˚
, 
XIN_REAL_MODE
 );

464 if–
lSètus
 =
XST_SUCCESS
 )

466 
lSètus
 = 
pdPASS
;

470 
lSètus
 = 
pdFAIL
;

474 
	`c⁄figASSERT
–
lSètus
 =
pdPASS
 );

476  
lSètus
;

477 
	}
}

	@portable/GCC/MicroBlazeV8/port_exceptions.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

71 
	~<mi¸obœze_ex˚±i⁄s_i.h
>

72 
	~<mi¸obœze_ex˚±i⁄s_g.h
>

77 
	#p‹ãxR3_STACK_OFFSET
 4

	)

78 
	#p‹ãxR4_STACK_OFFSET
 5

	)

79 
	#p‹ãxR5_STACK_OFFSET
 6

	)

80 
	#p‹ãxR6_STACK_OFFSET
 7

	)

81 
	#p‹ãxR7_STACK_OFFSET
 8

	)

82 
	#p‹ãxR8_STACK_OFFSET
 9

	)

83 
	#p‹ãxR9_STACK_OFFSET
 10

	)

84 
	#p‹ãxR10_STACK_OFFSET
 11

	)

85 
	#p‹ãxR11_STACK_OFFSET
 12

	)

86 
	#p‹ãxR12_STACK_OFFSET
 13

	)

87 
	#p‹ãxR15_STACK_OFFSET
 16

	)

88 
	#p‹ãxR18_STACK_OFFSET
 19

	)

89 
	#p‹ãxMSR_STACK_OFFSET
 20

	)

90 
	#p‹ãxR19_STACK_OFFSET
 -1

	)

95 
	#p‹ãxASM_HANDLER_STACK_FRAME_SIZE
 84UL

	)

98 
	#p‹ãxINSTRUCTION_SIZE
 4

	)

103 #i‡–
MICROBLAZE_EXCEPTIONS_ENABLED
 =1 ) && ( 
c⁄figINSTALL_EXCEPTION_HANDLERS
 == 1 )

107 
uöt32_t
 *
	gpulSèckPoöãrOnFun˘i⁄E¡ry
 = 
NULL
;

113 
xP‹tRegi°îDump
 
	gxRegi°îDump
;

118 
vP‹tEx˚±i⁄H™dÀr
–*
pvEx˚±i⁄ID
 );

119 
vP‹tEx˚±i⁄H™dÀrE¡ry
–*
pvEx˚±i⁄ID
 );

128 
	$vAµliˇti⁄Ex˚±i⁄Regi°îDump
–
xP‹tRegi°îDump
 *
xRegi°îDump
 ) 
	`__©åibuã__
((
wók
));

129 
	$vAµliˇti⁄Ex˚±i⁄Regi°îDump
–
xP‹tRegi°îDump
 *
xRegi°îDump
 )

131 –Ë
xRegi°îDump
;

135 
	`p‹tNOP
();

137 
	}
}

140 
	$vP‹tEx˚±i⁄H™dÀr
–*
pvEx˚±i⁄ID
 )

142 *
pxCuºítTCB
;

149 
xRegi°îDump
.
xCuºítTaskH™dÀ
 = 
pxCuºítTCB
;

150 
xRegi°îDump
.
pcCuºítTaskName
 = 
	`pcTaskGëTaskName
–
NULL
 );

152 
	`c⁄figASSERT
–
pulSèckPoöãrOnFun˘i⁄E¡ry
 );

156 
xRegi°îDump
.
ulR3
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR3_STACK_OFFSET
 ];

157 
xRegi°îDump
.
ulR4
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR4_STACK_OFFSET
 ];

158 
xRegi°îDump
.
ulR5
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR5_STACK_OFFSET
 ];

159 
xRegi°îDump
.
ulR6
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR6_STACK_OFFSET
 ];

160 
xRegi°îDump
.
ulR7
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR7_STACK_OFFSET
 ];

161 
xRegi°îDump
.
ulR8
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR8_STACK_OFFSET
 ];

162 
xRegi°îDump
.
ulR9
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR9_STACK_OFFSET
 ];

163 
xRegi°îDump
.
ulR10
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR10_STACK_OFFSET
 ];

164 
xRegi°îDump
.
ulR11
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR11_STACK_OFFSET
 ];

165 
xRegi°îDump
.
ulR12
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR12_STACK_OFFSET
 ];

166 
xRegi°îDump
.
ulR15_ªtu∫_addªss_‰om_subroutöe
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR15_STACK_OFFSET
 ];

167 
xRegi°îDump
.
ulR18
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR18_STACK_OFFSET
 ];

168 
xRegi°îDump
.
ulR19
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxR19_STACK_OFFSET
 ];

169 
xRegi°îDump
.
ulMSR
 = 
pulSèckPoöãrOnFun˘i⁄E¡ry
[ 
p‹ãxMSR_STACK_OFFSET
 ];

172 
xRegi°îDump
.
ulR2_smÆl_d©a_¨ó
 = 
	`mfg¥
–
R2
 );

173 
xRegi°îDump
.
ulR13_ªad_wrôe_smÆl_d©a_¨ó
 = 
	`mfg¥
–
R13
 );

174 
xRegi°îDump
.
ulR14_ªtu∫_addªss_‰om_öãºu±
 = 
	`mfg¥
–
R14
 );

175 
xRegi°îDump
.
ulR16_ªtu∫_addªss_‰om_å≠
 = 
	`mfg¥
–
R16
 );

176 
xRegi°îDump
.
ulR17_ªtu∫_addªss_‰om_ex˚±i⁄s
 = 
	`mfg¥
–
R17
 );

177 
xRegi°îDump
.
ulR20
 = 
	`mfg¥
–
R20
 );

178 
xRegi°îDump
.
ulR21
 = 
	`mfg¥
–
R21
 );

179 
xRegi°îDump
.
ulR22
 = 
	`mfg¥
–
R22
 );

180 
xRegi°îDump
.
ulR23
 = 
	`mfg¥
–
R23
 );

181 
xRegi°îDump
.
ulR24
 = 
	`mfg¥
–
R24
 );

182 
xRegi°îDump
.
ulR25
 = 
	`mfg¥
–
R25
 );

183 
xRegi°îDump
.
ulR26
 = 
	`mfg¥
–
R26
 );

184 
xRegi°îDump
.
ulR27
 = 
	`mfg¥
–
R27
 );

185 
xRegi°îDump
.
ulR28
 = 
	`mfg¥
–
R28
 );

186 
xRegi°îDump
.
ulR29
 = 
	`mfg¥
–
R29
 );

187 
xRegi°îDump
.
ulR30
 = 
	`mfg¥
–
R30
 );

188 
xRegi°îDump
.
ulR31
 = 
	`mfg¥
–
R31
 );

189 
xRegi°îDump
.
ulR1_SP
 = ( ( 
uöt32_t
 ) 
pulSèckPoöãrOnFun˘i⁄E¡ry
 ) + 
p‹ãxASM_HANDLER_STACK_FRAME_SIZE
;

190 
xRegi°îDump
.
ulEAR
 = 
	`m„¨
();

191 
xRegi°îDump
.
ulESR
 = 
	`m„§
();

192 
xRegi°îDump
.
ulEDR
 = 
	`m„dr
();

197 
xRegi°îDump
.
ulPC
 = xRegi°îDump.
ulR17_ªtu∫_addªss_‰om_ex˚±i⁄s
 - 
p‹ãxINSTRUCTION_SIZE
;

199 #i‡
XPAR_MICROBLAZE_0_USE_FPU
 == 1

201 
xRegi°îDump
.
ulFSR
 = 
	`mff§
();

205 
xRegi°îDump
.
ulFSR
 = 0UL;

212  ( 
uöt32_t
 ) 
pvEx˚±i⁄ID
 )

214 
XEXC_ID_FSL
 :

215 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_FSL";

218 
XEXC_ID_UNALIGNED_ACCESS
 :

219 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_UNALIGNED_ACCESS";

222 
XEXC_ID_ILLEGAL_OPCODE
 :

223 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_ILLEGAL_OPCODE";

226 
XEXC_ID_M_AXI_I_EXCEPTION
 :

227 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_M_AXI_I_EXCEPTION or XEXC_ID_IPLB_EXCEPTION";

230 
XEXC_ID_M_AXI_D_EXCEPTION
 :

231 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_M_AXI_D_EXCEPTION or XEXC_ID_DPLB_EXCEPTION";

234 
XEXC_ID_DIV_BY_ZERO
 :

235 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_DIV_BY_ZERO";

238 
XEXC_ID_STACK_VIOLATION
 :

239 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_STACK_VIOLATION or XEXC_ID_MMU";

242 #i‡
XPAR_MICROBLAZE_0_USE_FPU
 == 1

244 
XEXC_ID_FPU
 :

245 
xRegi°îDump
.
pcEx˚±i⁄Cau£
 = ( 
öt8_t
 * const ) "XEXC_ID_FPU see ulFSR value";

256 
	`vAµliˇti⁄Ex˚±i⁄Regi°îDump
–&
xRegi°îDump
 );

261 
	`p‹tNOP
();

263 
	}
}

266 
	$vP‹tEx˚±i⁄sIn°ÆlH™dÀrs
( )

268 
uöt32_t
 
ulH™dÀrsAÃódyIn°ÆÀd
 = 
pdFALSE
;

270 if–
ulH™dÀrsAÃódyIn°ÆÀd
 =
pdFALSE
 )

272 
ulH™dÀrsAÃódyIn°ÆÀd
 = 
pdTRUE
;

274 #i‡
XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS
 == 1

275 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_UNALIGNED_ACCESS
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_UNALIGNED_ACCESS );

278 #i‡
XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION
 == 1

279 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_ILLEGAL_OPCODE
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_ILLEGAL_OPCODE );

282 #i‡
XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION
 == 1

283 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_M_AXI_I_EXCEPTION
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_M_AXI_I_EXCEPTION );

286 #i‡
XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION
 == 1

287 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_M_AXI_D_EXCEPTION
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_M_AXI_D_EXCEPTION );

290 #i‡
XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION
 == 1

291 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_IPLB_EXCEPTION
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_IPLB_EXCEPTION );

294 #i‡
XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION
 == 1

295 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_DPLB_EXCEPTION
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_DPLB_EXCEPTION );

298 #i‡
XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION
 == 1

299 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_DIV_BY_ZERO
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_DIV_BY_ZERO );

302 #i‡
XPAR_MICROBLAZE_0_FPU_EXCEPTION
 == 1

303 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_FPU
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_FPU );

306 #i‡
XPAR_MICROBLAZE_0_FSL_EXCEPTION
 == 1

307 
	`mi¸obœze_ªgi°î_ex˚±i⁄_h™dÀr
–
XEXC_ID_FSL
, 
vP‹tEx˚±i⁄H™dÀrE¡ry
, ( * ) XEXC_ID_FSL );

310 
	}
}

	@portable/GCC/MicroBlazeV8/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


74 
	~<mb_öãrÁ˚.h
>

75 
	~<x∑ømëîs.h
>

88 
	#p‹tCHAR
 

	)

89 
	#p‹tFLOAT
 

	)

90 
	#p‹tDOUBLE
 

	)

91 
	#p‹tLONG
 

	)

92 
	#p‹tSHORT
 

	)

93 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tBASE_TYPE
 

	)

96 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

97 
	tBa£Ty≥_t
;

98 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
mi¸obœze_dißbÀ_öãºu±s
( );

111 
mi¸obœze_íabÀ_öãºu±s
( );

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`mi¸obœze_dißbÀ_öãºu±s
()

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`mi¸obœze_íabÀ_öãºu±s
()

	)

118 
vP‹tE¡îCrôiˇl
( );

119 
vP‹tExôCrôiˇl
( );

120 
	#p‹tENTER_CRITICAL
(Ë{ \

	)

121 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

122 
mi¸obœze_dißbÀ_öãºu±s
(); \

123 
	guxCrôiˇlNe°ög
++; \

126 
	#p‹tEXIT_CRITICAL
(Ë{ \

	)

127 vﬁ©ûê
UBa£Ty≥_t
 
uxCrôiˇlNe°ög
; \

130 
	guxCrôiˇlNe°ög
--; \

131 if–
	guxCrôiˇlNe°ög
 == 0 ) \

135 
p‹tENABLE_INTERRUPTS
(); \

142 
vP‹tYõld
( );

143 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

151 vﬁ©ûê
uöt32_t
 
ulTaskSwôchReque°ed
;

152 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) 
ulTaskSwôchReque°ed
 = 1

	)

156 
	#p‹tBYTE_ALIGNMENT
 4

	)

157 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

158 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

159 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

163 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

164 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

170 
	sPORT_REGISTER_DUMP


174 
uöt32_t
 
	gulR1_SP
;

175 
uöt32_t
 
	gulR2_smÆl_d©a_¨ó
;

176 
uöt32_t
 
	gulR3
;

177 
uöt32_t
 
	gulR4
;

178 
uöt32_t
 
	gulR5
;

179 
uöt32_t
 
	gulR6
;

180 
uöt32_t
 
	gulR7
;

181 
uöt32_t
 
	gulR8
;

182 
uöt32_t
 
	gulR9
;

183 
uöt32_t
 
	gulR10
;

184 
uöt32_t
 
	gulR11
;

185 
uöt32_t
 
	gulR12
;

186 
uöt32_t
 
	gulR13_ªad_wrôe_smÆl_d©a_¨ó
;

187 
uöt32_t
 
	gulR14_ªtu∫_addªss_‰om_öãºu±
;

188 
uöt32_t
 
	gulR15_ªtu∫_addªss_‰om_subroutöe
;

189 
uöt32_t
 
	gulR16_ªtu∫_addªss_‰om_å≠
;

190 
uöt32_t
 
	gulR17_ªtu∫_addªss_‰om_ex˚±i⁄s
;

191 
uöt32_t
 
	gulR18
;

192 
uöt32_t
 
	gulR19
;

193 
uöt32_t
 
	gulR20
;

194 
uöt32_t
 
	gulR21
;

195 
uöt32_t
 
	gulR22
;

196 
uöt32_t
 
	gulR23
;

197 
uöt32_t
 
	gulR24
;

198 
uöt32_t
 
	gulR25
;

199 
uöt32_t
 
	gulR26
;

200 
uöt32_t
 
	gulR27
;

201 
uöt32_t
 
	gulR28
;

202 
uöt32_t
 
	gulR29
;

203 
uöt32_t
 
	gulR30
;

204 
uöt32_t
 
	gulR31
;

205 
uöt32_t
 
	gulPC
;

206 
uöt32_t
 
	gulESR
;

207 
uöt32_t
 
	gulMSR
;

208 
uöt32_t
 
	gulEAR
;

209 
uöt32_t
 
	gulFSR
;

210 
uöt32_t
 
	gulEDR
;

215 
öt8_t
 *
	gpcEx˚±i⁄Cau£
;

220 
öt8_t
 *
	gpcCuºítTaskName
;

224 * 
	gxCuºítTaskH™dÀ
;

226 } 
	txP‹tRegi°îDump
;

264 
Ba£Ty≥_t
 
xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 );

285 
vP‹tE«bÀI¡îru±
–
uöt8_t
 
ucI¡îru±ID
 );

305 
vP‹tDißbÀI¡îru±
–
uöt8_t
 
ucI¡îru±ID
 );

317 
vAµliˇti⁄SëupTimîI¡îru±
( );

330 
vAµliˇti⁄CÀ¨TimîI¡îru±
( );

353 
vP‹tEx˚±i⁄sIn°ÆlH™dÀrs
( );

369 
vAµliˇti⁄Ex˚±i⁄Regi°îDump
–
xP‹tRegi°îDump
 *
xRegi°îDump
 );

372 #ifde‡
__˝lu•lus


	@portable/GCC/NiosII/port.c

71 
	~<°rög.h
>

72 
	~<î∫o.h
>

75 
	~"sys/Æt_úq.h
"

76 
	~"Æãø_avÆ⁄_timî_ªgs.h
"

77 
	~"¥iv/Æt_úq_èbÀ.h
"

80 
	~"FªeRTOS.h
"

81 
	~"èsk.h
"

84 
	#p‹tINITIAL_ESTATUS
 ( 
SèckTy≥_t
 ) 0x01

	)

91 
¥vSëupTimîI¡îru±
( );

96 
vP‹tSysTickH™dÀr
–* 
c⁄ãxt
, 
Æt_u32
 
id
 );

100 
	$¥vRódGp
–
uöt32_t
 *
ulVÆue
 )

102 
	`asm
–"°w gp, (%0)" :: "r"(
ulVÆue
) );

103 
	}
}

109 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

111 
SèckTy≥_t
 *
pxFømePoöãr
 = 
pxT›OfSèck
 - 1;

112 
SèckTy≥_t
 
xGlobÆPoöãr
;

114 
	`¥vRódGp
–&
xGlobÆPoöãr
 );

117 *
pxT›OfSèck
 = 0xdeadbeef;

118 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxFømePoöãr
;

121 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = 
xGlobÆPoöãr
;

126 
pxT›OfSèck
 -= 9;

128 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

129 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = 
p‹tINITIAL_ESTATUS
;

134 
pxT›OfSèck
 -= 12;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

139 
pxT›OfSèck
 -= 5;

141  
pxT›OfSèck
;

142 
	}
}

148 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

152 
	`¥vSëupTimîI¡îru±
();

155 
asm
 volatile ( " moviaÑ2,Ñestore_sp_from_pxCurrentTCB \n"

160 
	}
}

163 
	$vP‹tEndScheduÀr
( )

167 
	}
}

174 
	$¥vSëupTimîI¡îru±
( )

177 i‡–-
EINVAL
 =
	`Æt_úq_ªgi°î
–
SYS_CLK_IRQ
, 0x0, 
vP‹tSysTickH™dÀr
 ) )

180 
	`asm
( "break" );

185 
	`IOWR_ALTERA_AVALON_TIMER_CONTROL
–
SYS_CLK_BASE
, 
ALTERA_AVALON_TIMER_CONTROL_STOP_MSK
 );

186 
	`IOWR_ALTERA_AVALON_TIMER_PERIODL
–
SYS_CLK_BASE
, ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) & 0xFFFF );

187 
	`IOWR_ALTERA_AVALON_TIMER_PERIODH
–
SYS_CLK_BASE
, ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) >> 16 );

188 
	`IOWR_ALTERA_AVALON_TIMER_CONTROL
–
SYS_CLK_BASE
, 
ALTERA_AVALON_TIMER_CONTROL_CONT_MSK
 | 
ALTERA_AVALON_TIMER_CONTROL_START_MSK
 | 
ALTERA_AVALON_TIMER_CONTROL_ITO_MSK
 );

192 
	`IOWR_ALTERA_AVALON_TIMER_STATUS
–
SYS_CLK_BASE
, ~
ALTERA_AVALON_TIMER_STATUS_TO_MSK
 );

193 
	}
}

196 
	$vP‹tSysTickH™dÀr
–* 
c⁄ãxt
, 
Æt_u32
 
id
 )

199 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

201 
	`vTaskSwôchC⁄ãxt
();

205 
	`IOWR_ALTERA_AVALON_TIMER_STATUS
–
SYS_CLK_BASE
, ~
ALTERA_AVALON_TIMER_STATUS_TO_MSK
 );

206 
	}
}

215 
Æt_úq_ªgi°î
–
Æt_u32
 
id
, * 
c⁄ãxt
, (*
h™dÀr
)(*,ált_u32) )

217 
rc
 = -
EINVAL
;

218 
Æt_úq_c⁄ãxt
 
°©us
;

220 i‡(
id
 < 
ALT_NIRQ
)

228 
°©us
 = 
	`Æt_úq_dißbÀ_Æl
 ();

230 
Æt_úq
[
id
].
h™dÀr
 = handler;

231 
Æt_úq
[
id
].
c⁄ãxt
 = context;

233 
rc
 = (
h™dÀr
Ë? 
	`Æt_úq_íabÀ
 (
id
): 
	`Æt_úq_dißbÀ
 (id);

238  
rc
;

239 
	}
}

	@portable/GCC/NiosII/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


73 
	~"sys/Æt_úq.h
"

86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tBYTE_ALIGNMENT
 4

	)

111 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

112 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

115 
vTaskSwôchC⁄ãxt
( );

116 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"å≠" );

	)

117 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
	`vTaskSwôchC⁄ãxt
()

	)

121 
__asm__
( "\n\t.globl save_context" );

125 
vTaskE¡îCrôiˇl
( );

126 
vTaskExôCrôiˇl
( );

128 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`Æt_úq_dißbÀ_Æl
()

	)

129 
	#p‹tENABLE_INTERRUPTS
(Ë
	`Æt_úq_íabÀ_Æl
–0x01 );

	)

130 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

131 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

135 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

136 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

138 #ifde‡
__˝lu•lus


	@portable/GCC/PPC405_Xilinx/FPU_Macros.h

68 
	#åa˚TASK_SWITCHED_OUT
(Ë\

	)

69 if–
	gpxCuºítTCB
->
	gpxTaskTag
 !
NULL
 ) \

71 
vP‹tSaveFPURegi°îs
( * ); \

72 
vP‹tSaveFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

77 
	#åa˚TASK_SWITCHED_IN
(Ë\

	)

78 if–
	gpxCuºítTCB
->
	gpxTaskTag
 !
NULL
 ) \

80 
vP‹tRe°‹eFPURegi°îs
( * ); \

81 
vP‹tRe°‹eFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

	@portable/GCC/PPC405_Xilinx/port.c

72 
	~"FªeRTOS.h
"

73 
	~"èsk.h
"

76 
	~"xtime_l.h
"

77 
	~"xötc.h
"

78 
	~"xötc_i.h
"

83 
	#p‹tCRITICAL_INTERRUPT_ENABLE
 ( 1UL << 17UL )

	)

84 
	#p‹tEXTERNAL_INTERRUPT_ENABLE
 ( 1UL << 15UL )

	)

85 
	#p‹tMACHINE_CHECK_ENABLE
 ( 1UL << 12UL )

	)

87 #i‡
c⁄figUSE_FPU
 == 1

88 
	#p‹tAPU_PRESENT
 ( 1UL << 25UL )

	)

89 
	#p‹tFCM_FPU_PRESENT
 ( 1UL << 13UL )

	)

91 
	#p‹tAPU_PRESENT
 ( 0UL )

	)

92 
	#p‹tFCM_FPU_PRESENT
 ( 0UL )

	)

95 
	#p‹tINITIAL_MSR
 ( 
p‹tCRITICAL_INTERRUPT_ENABLE
 | 
p‹tEXTERNAL_INTERRUPT_ENABLE
 | 
p‹tMACHINE_CHECK_ENABLE
 | 
p‹tAPU_PRESENT
 | 
p‹tFCM_FPU_PRESENT
 )

	)

98 c⁄° 
_SDA_BASE_
;

99 c⁄° 
_SDA2_BASE_
;

106 
¥vSëupTimîI¡îru±
( );

111 
vP‹tTickISR
( );

116 
vP‹tYõld
( );

122 
vP‹tSèπFú°Task
( );

127 
XI¡c
 
	gxI¡îru±C⁄åﬁÀr
;

137 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

140 *
pxT›OfSèck
 = 0xDEADBEEF;

141 
pxT›OfSèck
--;

144 
pxT›OfSèck
 -= 20;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) &
_SDA_BASE_
;

148 
pxT›OfSèck
 -= 10;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

152 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) &
_SDA2_BASE_
;

156 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 0x10000001UL;;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 0x00000000UL;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = 0x00000000UL;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 0x00000000UL;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = 0x00000000UL;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
vP‹tEndScheduÀr
;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 
p‹tINITIAL_MSR
;

175 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
vP‹tEndScheduÀr
;

177 
pxT›OfSèck
--;

178 *
pxT›OfSèck
 = 0x00000000UL;

180  
pxT›OfSèck
;

181 
	}
}

184 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

186 
	`¥vSëupTimîI¡îru±
();

187 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_SYSTEM_CALL
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tYõld
, ( * ) 0 );

188 
	`vP‹tSèπFú°Task
();

191  
pdFALSE
;

192 
	}
}

195 
	$vP‹tEndScheduÀr
( )

199 
	}
}

205 
	$¥vSëupTimîI¡îru±
( )

207 c⁄° 
uöt32_t
 
ulI¡îvÆ
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL );

209 
	`XTime_PITCÀ¨I¡îru±
();

210 
	`XTime_FITCÀ¨I¡îru±
();

211 
	`XTime_WDTCÀ¨I¡îru±
();

212 
	`XTime_WDTDißbÀI¡îru±
();

213 
	`XTime_FITDißbÀI¡îru±
();

215 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_PIT_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tTickISR
, ( * ) 0 );

217 
	`XTime_PITE«bÀAutoRñﬂd
();

218 
	`XTime_PITSëI¡îvÆ
–
ulI¡îvÆ
 );

219 
	`XTime_PITE«bÀI¡îru±
();

220 
	}
}

223 
	$vP‹tISRH™dÀr
–*
pvNuŒDoNŸU£
 )

225 
uöt32_t
 
ulI¡îru±Sètus
, 
ulI¡îru±Mask
 = 1UL;

226 
Ba£Ty≥_t
 
xI¡îru±Numbî
;

227 
XI¡c_C⁄fig
 *
pxI¡îru±C⁄åﬁÀr
;

228 
XI¡c_Ve˘‹TabÀE¡ry
 *
pxTabÀ
;

231 –Ë
pvNuŒDoNŸU£
;

235 
pxI¡îru±C⁄åﬁÀr
 = &
XI¡c_C⁄figTabÀ
[ 
XPAR_XPS_INTC_0_DEVICE_ID
 ];

238 
ulI¡îru±Sètus
 = 
	`XI¡c_mGëI¡rSètus
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
 );

240  
xI¡îru±Numbî
 = 0; xI¡îru±Numbî < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
; xInterruptNumber++ )

242 if–
ulI¡îru±Sètus
 & 0x01UL )

245 
	`XI¡c_mAckI¡r
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

248 
pxTabÀ
 = &–
pxI¡îru±C⁄åﬁÀr
->
H™dÀrTabÀ
[ 
xI¡îru±Numbî
 ] );

249 
pxTabÀ
->
	`H™dÀr
–pxTabÀ->
CÆlBackRef
 );

253 
ulI¡îru±Mask
 <<= 0x01UL;

254 
ulI¡îru±Sètus
 >>= 0x01UL;

257 if–
ulI¡îru±Sètus
 == 0UL )

262 
	}
}

265 
	$vP‹tSëupI¡îru±C⁄åﬁÀr
( )

267 
	`vP‹tISRWøµî
( );

272 
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

273 
	`XExc_Inô
();

278 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_NON_CRITICAL_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tISRWøµî
, 
NULL
 );

279 
	`XI¡c_Inôülize
–&
xI¡îru±C⁄åﬁÀr
, 
XPAR_XPS_INTC_0_DEVICE_ID
 );

280 
	`XI¡c_Sèπ
–&
xI¡îru±C⁄åﬁÀr
, 
XIN_REAL_MODE
 );

281 
	}
}

284 
Ba£Ty≥_t
 
	$xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 )

286 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFAIL
;

291 if–
XST_SUCCESS
 =
	`XI¡c_C⁄√˘
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
, 
pxH™dÀr
, 
pvCÆlBackRef
 ) )

293 
	`XI¡c_E«bÀ
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
 );

294 
xRëu∫
 = 
pdPASS
;

297  
xRëu∫
;

298 
	}
}

	@portable/GCC/PPC405_Xilinx/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~"xex˚±i⁄_l.h
"

71 #ifde‡
__˝lu•lus


86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`XExc_mE«bÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

118 
vTaskE¡îCrôiˇl
( );

119 
vTaskExôCrôiˇl
( );

120 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

121 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

126 
vP‹tYõld
( );

127 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SC \n\àNOP" )

	)

128 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

133 
	#p‹tBYTE_ALIGNMENT
 8

	)

134 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

135 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

136 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

139 
	#p‹tNO_FLOP_REGISTERS_TO_SAVE
 ( 32 + 1 )

	)

144 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

145 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

148 
vP‹tSëupI¡îru±C⁄åﬁÀr
( );

149 
Ba£Ty≥_t
 
xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 );

151 #ifde‡
__˝lu•lus


	@portable/GCC/PPC440_Xilinx/FPU_Macros.h

68 
	#åa˚TASK_SWITCHED_OUT
(Ë\

	)

69 if–
	gpxCuºítTCB
->
	gpxTaskTag
 !
NULL
 ) \

71 
vP‹tSaveFPURegi°îs
( * ); \

72 
vP‹tSaveFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

77 
	#åa˚TASK_SWITCHED_IN
(Ë\

	)

78 if–
	gpxCuºítTCB
->
	gpxTaskTag
 !
NULL
 ) \

80 
vP‹tRe°‹eFPURegi°îs
( * ); \

81 
vP‹tRe°‹eFPURegi°îs
––* ) ( 
pxCuºítTCB
->
pxTaskTag
 ) ); \

	@portable/GCC/PPC440_Xilinx/port.c

72 
	~"FªeRTOS.h
"

73 
	~"èsk.h
"

76 
	~"xtime_l.h
"

77 
	~"xötc.h
"

78 
	~"xötc_i.h
"

83 
	#p‹tCRITICAL_INTERRUPT_ENABLE
 ( 1UL << 17UL )

	)

84 
	#p‹tEXTERNAL_INTERRUPT_ENABLE
 ( 1UL << 15UL )

	)

85 
	#p‹tMACHINE_CHECK_ENABLE
 ( 1UL << 12UL )

	)

87 #i‡
c⁄figUSE_FPU
 == 1

88 
	#p‹tAPU_PRESENT
 ( 1UL << 25UL )

	)

89 
	#p‹tFCM_FPU_PRESENT
 ( 1UL << 13UL )

	)

91 
	#p‹tAPU_PRESENT
 ( 0UL )

	)

92 
	#p‹tFCM_FPU_PRESENT
 ( 0UL )

	)

95 
	#p‹tINITIAL_MSR
 ( 
p‹tCRITICAL_INTERRUPT_ENABLE
 | 
p‹tEXTERNAL_INTERRUPT_ENABLE
 | 
p‹tMACHINE_CHECK_ENABLE
 | 
p‹tAPU_PRESENT
 | 
p‹tFCM_FPU_PRESENT
 )

	)

98 c⁄° 
_SDA_BASE_
;

99 c⁄° 
_SDA2_BASE_
;

106 
¥vSëupTimîI¡îru±
( );

111 
vP‹tTickISR
( );

116 
vP‹tYõld
( );

122 
vP‹tSèπFú°Task
( );

127 
XI¡c
 
	gxI¡îru±C⁄åﬁÀr
;

137 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

140 *
pxT›OfSèck
 = 0xDEADBEEF;

141 
pxT›OfSèck
--;

144 
pxT›OfSèck
 -= 20;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) &
_SDA_BASE_
;

148 
pxT›OfSèck
 -= 10;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

152 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) &
_SDA2_BASE_
;

156 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 0x10000001UL;;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 0x00000000UL;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = 0x00000000UL;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 0x00000000UL;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = 0x00000000UL;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
vP‹tEndScheduÀr
;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 
p‹tINITIAL_MSR
;

175 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
vP‹tEndScheduÀr
;

177 
pxT›OfSèck
--;

178 *
pxT›OfSèck
 = 0x00000000UL;

180  
pxT›OfSèck
;

181 
	}
}

184 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

186 
	`¥vSëupTimîI¡îru±
();

187 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_SYSTEM_CALL
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tYõld
, ( * ) 0 );

188 
	`vP‹tSèπFú°Task
();

191  
pdFALSE
;

192 
	}
}

195 
	$vP‹tEndScheduÀr
( )

199 
	}
}

205 
	$¥vSëupTimîI¡îru±
( )

207 c⁄° 
uöt32_t
 
ulI¡îvÆ
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL );

209 
	`XTime_DECCÀ¨I¡îru±
();

210 
	`XTime_FITCÀ¨I¡îru±
();

211 
	`XTime_WDTCÀ¨I¡îru±
();

212 
	`XTime_WDTDißbÀI¡îru±
();

213 
	`XTime_FITDißbÀI¡îru±
();

215 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_DEC_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tTickISR
, ( * ) 0 );

217 
	`XTime_DECE«bÀAutoRñﬂd
();

218 
	`XTime_DECSëI¡îvÆ
–
ulI¡îvÆ
 );

219 
	`XTime_DECE«bÀI¡îru±
();

220 
	}
}

223 
	$vP‹tISRH™dÀr
–*
pvNuŒDoNŸU£
 )

225 
uöt32_t
 
ulI¡îru±Sètus
, 
ulI¡îru±Mask
 = 1UL;

226 
Ba£Ty≥_t
 
xI¡îru±Numbî
;

227 
XI¡c_C⁄fig
 *
pxI¡îru±C⁄åﬁÀr
;

228 
XI¡c_Ve˘‹TabÀE¡ry
 *
pxTabÀ
;

231 –Ë
pvNuŒDoNŸU£
;

235 
pxI¡îru±C⁄åﬁÀr
 = &
XI¡c_C⁄figTabÀ
[ 
XPAR_XPS_INTC_0_DEVICE_ID
 ];

238 
ulI¡îru±Sètus
 = 
	`XI¡c_mGëI¡rSètus
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
 );

240  
xI¡îru±Numbî
 = 0; xI¡îru±Numbî < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
; xInterruptNumber++ )

242 if–
ulI¡îru±Sètus
 & 0x01UL )

245 
	`XI¡c_mAckI¡r
–
pxI¡îru±C⁄åﬁÀr
->
Ba£Addªss
, 
ulI¡îru±Mask
 );

248 
pxTabÀ
 = &–
pxI¡îru±C⁄åﬁÀr
->
H™dÀrTabÀ
[ 
xI¡îru±Numbî
 ] );

249 
pxTabÀ
->
	`H™dÀr
–pxTabÀ->
CÆlBackRef
 );

253 
ulI¡îru±Mask
 <<= 0x01UL;

254 
ulI¡îru±Sètus
 >>= 0x01UL;

257 if–
ulI¡îru±Sètus
 == 0UL )

262 
	}
}

265 
	$vP‹tSëupI¡îru±C⁄åﬁÀr
( )

267 
	`vP‹tISRWøµî
( );

272 
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

273 
	`XExc_Inô
();

278 
	`XExc_Regi°îH™dÀr
–
XEXC_ID_NON_CRITICAL_INT
, ( 
XEx˚±i⁄H™dÀr
 ) 
vP‹tISRWøµî
, 
NULL
 );

279 
	`XI¡c_Inôülize
–&
xI¡îru±C⁄åﬁÀr
, 
XPAR_XPS_INTC_0_DEVICE_ID
 );

280 
	`XI¡c_Sèπ
–&
xI¡îru±C⁄åﬁÀr
, 
XIN_REAL_MODE
 );

281 
	}
}

284 
Ba£Ty≥_t
 
	$xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 )

286 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFAIL
;

291 if–
XST_SUCCESS
 =
	`XI¡c_C⁄√˘
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
, 
pxH™dÀr
, 
pvCÆlBackRef
 ) )

293 
	`XI¡c_E«bÀ
–&
xI¡îru±C⁄åﬁÀr
, 
ucI¡îru±ID
 );

294 
xRëu∫
 = 
pdPASS
;

297  
xRëu∫
;

298 
	}
}

	@portable/GCC/PPC440_Xilinx/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~"xex˚±i⁄_l.h
"

71 #ifde‡
__˝lu•lus


86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`XExc_mDißbÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`XExc_mE«bÀEx˚±i⁄s
–
XEXC_NON_CRITICAL
 );

	)

118 
vTaskE¡îCrôiˇl
( );

119 
vTaskExôCrôiˇl
( );

120 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

121 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

126 
vP‹tYõld
( );

127 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SC \n\àNOP" )

	)

128 
	#p‹tYIELD_FROM_ISR
(Ë
	`vTaskSwôchC⁄ãxt
()

	)

133 
	#p‹tBYTE_ALIGNMENT
 8

	)

134 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

135 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

136 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

139 
	#p‹tNO_FLOP_REGISTERS_TO_SAVE
 ( 32 + 1 )

	)

144 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

145 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

148 
vP‹tSëupI¡îru±C⁄åﬁÀr
( );

149 
Ba£Ty≥_t
 
xP‹tIn°ÆlI¡îru±H™dÀr
–
uöt8_t
 
ucI¡îru±ID
, 
XI¡îru±H™dÀr
 
pxH™dÀr
, *
pvCÆlBackRef
 );

151 #ifde‡
__˝lu•lus


	@portable/GCC/RX100/port.c

71 
	~"limôs.h
"

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	~"°rög.h
"

81 
	~"iodeföe.h
"

87 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

91 #i‡–
c⁄figUSE_TICKLESS_IDLE
 == 0 )

93 
	#p‹tCLOCK_DIVISOR
 8UL

	)

94 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#p‹tCLOCK_DIVISOR
 512UL

	)

96 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#p‹tCLOCK_DIVISOR
 128UL

	)

98 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#p‹tCLOCK_DIVISOR
 32UL

	)

101 
	#p‹tCLOCK_DIVISOR
 8UL

	)

109 
	#p‹tDISABLE_INTERRUPTS_FROM_KERNEL_ISR
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
Ë)

	)

110 
	#p‹tENABLE_INTERRUPTS_FROM_KERNEL_ISR
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figKERNEL_INTERRUPT_PRIORITY
Ë)

	)

114 
	#p‹tUNLOCK_KEY
 0xA50B

	)

115 
	#p‹tLOCK_KEY
 0xA500

	)

123 
	$¥vSèπFú°Task
–Ë
	`__©åibuã__
((
«ked
));

130 
	$vP‹tSo·w¨eI¡îru±ISR
–Ë
	`__©åibuã__
((
«ked
));

135 
	$vP‹tTickISR
–Ë
	`__©åibuã__
((
öãºu±
));

143 
	`¥vSëupTimîI¡îru±
( );

144 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


147 
	#c⁄figSETUP_TICK_INTERRUPT
(Ë
	`¥vSëupTimîI¡îru±
()

	)

155 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

156 
	`¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

162 *
pxCuºítTCB
;

165 c⁄° 
uöt32_t
 
ulM©chVÆueF‹O√Tick
 = ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

167 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

173 c⁄° 
TickTy≥_t
 
xMaximumPossibÀSuµªs£dTicks
 = 
USHRT_MAX
 / ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

178 vﬁ©ûê
uöt32_t
 
ulTickFœg
 = 
pdFALSE
;

186 c⁄° 
uöt32_t
 
ulSt›≥dTimîCom≥nßti⁄
 = 100UL / ( 
c⁄figCPU_CLOCK_HZ
 / ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) );

195 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

198 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = 0x00;

202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = 0x00;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

212 #ifde‡
USE_FULL_REGISTER_INITIALISATION


214 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = 0x12345678;

216 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = 0xaaaabbbb;

218 
pxT›OfSèck
--;

219 *
pxT›OfSèck
 = 0xdddddddd;

220 
pxT›OfSèck
--;

221 *
pxT›OfSèck
 = 0xcccccccc;

222 
pxT›OfSèck
--;

223 *
pxT›OfSèck
 = 0xbbbbbbbb;

224 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = 0xaaaaaaaa;

226 
pxT›OfSèck
--;

227 *
pxT›OfSèck
 = 0x99999999;

228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = 0x88888888;

230 
pxT›OfSèck
--;

231 *
pxT›OfSèck
 = 0x77777777;

232 
pxT›OfSèck
--;

233 *
pxT›OfSèck
 = 0x66666666;

234 
pxT›OfSèck
--;

235 *
pxT›OfSèck
 = 0x55555555;

236 
pxT›OfSèck
--;

237 *
pxT›OfSèck
 = 0x44444444;

238 
pxT›OfSèck
--;

239 *
pxT›OfSèck
 = 0x33333333;

240 
pxT›OfSèck
--;

241 *
pxT›OfSèck
 = 0x22222222;

242 
pxT›OfSèck
--;

248 
pxT›OfSèck
 -= 15;

252 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

253 
pxT›OfSèck
--;

254 *
pxT›OfSèck
 = 0x12345678;

255 
pxT›OfSèck
--;

256 *
pxT›OfSèck
 = 0x87654321;

258  
pxT›OfSèck
;

259 
	}
}

262 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

265 if–
pxCuºítTCB
 !
NULL
 )

272 
	`c⁄figSETUP_TICK_INTERRUPT
();

275 
	`_IEN
–
_ICU_SWINT
 ) = 1;

278 
	`_IR
–
_ICU_SWINT
 ) = 0;

281 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

284 
	`¥vSèπFú°Task
();

293 
	`¥vSëupTimîI¡îru±
();

296  
pdFAIL
;

297 
	}
}

300 
	$vP‹tEndScheduÀr
( )

304 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

305 
	}
}

308 
	$¥vSèπFú°Task
( )

310 
__asm
 volatile

342 
	}
}

345 
	$vP‹tSo·w¨eI¡îru±ISR
( )

347 
__asm
 volatile

421 :: "i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
), "i"(
c⁄figKERNEL_INTERRUPT_PRIORITY
)

423 
	}
}

426 
	$vP‹tTickISR
( )

429 
__asm
 volatile( "SETPSW I" );

433 
	`p‹tDISABLE_INTERRUPTS_FROM_KERNEL_ISR
();

435 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

437 
	`èskYIELD
();

440 
	`p‹tENABLE_INTERRUPTS_FROM_KERNEL_ISR
();

442 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

445 
ulTickFœg
 = 
pdTRUE
;

449 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

452 
	}
}

455 
uöt32_t
 
	$ulP‹tGëIPL
( )

457 
__asm
 volatile

466 
	}
}

469 
	$vP‹tSëIPL
–
uöt32_t
 
ulNewIPL
 )

471 
__asm
 volatile

482 
	}
}

485 
	$¥vSëupTimîI¡îru±
( )

488 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

491 
	`MSTP
–
CMT0
 ) = 0;

494 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

497 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

500 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

503 #i‡
p‹tCLOCK_DIVISOR
 == 512

505 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

507 #ñi‡
p‹tCLOCK_DIVISOR
 == 128

509 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

511 #ñi‡
p‹tCLOCK_DIVISOR
 == 32

513 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

515 #ñi‡
p‹tCLOCK_DIVISOR
 == 8

517 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

521 #îr‹ 
InvÆid
 
p‹tCLOCK_DIVISOR
 
£âög


526 
	`_IEN
–
_CMT0_CMI0
 ) = 1;

529 
	`_IPR
–
_CMT0_CMI0
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

532 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

533 
	}
}

536 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

538 
	$¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

541 
	`c⁄figPRE_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

546 if–
xEx≥˘edIdÀTime
 > 0 )

548 
__asm
 volatile( "WAIT" );

552 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

553 
	}
}

558 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

560 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

562 
uöt32_t
 
ulM©chVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCuºítCou¡
;

563 
eSÀïModeSètus
 
eSÀïA˘i⁄
;

568 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

570 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

575 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 * 
xEx≥˘edIdÀTime
;

576 if–
ulM©chVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

580 
ulM©chVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

587 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

588  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

595 
__asm
 volatile( "CLRPSW i" );

600 
ulTickFœg
 = 
pdFALSE
;

605 
eSÀïA˘i⁄
 = 
	`eTaskC⁄fúmSÀïModeSètus
();

606 if–
eSÀïA˘i⁄
 =
eAb‹tSÀï
 )

609 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

610 
__asm
 volatile( "SETPSW i" );

612 if–
eSÀïA˘i⁄
 =
eNoTasksWaôögTimeout
 )

615 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

618 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

621 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

625 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

628 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

633 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

636 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

637 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

638 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

641 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

645 
ulM©chVÆue
 -–
uöt32_t
 ) 
CMT0
.
CMCNT
;

646 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

649 
CMT0
.
CMCNT
 = 0;

650 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

654 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

660 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

661  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

666 
ulCuºítCou¡
 = ( 
uöt32_t
 ) 
CMT0
.
CMCNT
;

668 if–
ulTickFœg
 !
pdFALSE
 )

675 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 - 
ulCuºítCou¡
;

676 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

684 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

691 
ulCom∂ëeTickPîiods
 = 
ulCuºítCou¡
 / 
ulM©chVÆueF‹O√Tick
;

695 
ulM©chVÆue
 = 
ulCuºítCou¡
 - ( 
ulCom∂ëeTickPîiods
 * 
ulM©chVÆueF‹O√Tick
 );

696 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

702 
CMT0
.
CMCNT
 = 0;

703 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

707 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

709 
	}
}

	@portable/GCC/RX100/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tBYTE_ALIGNMENT
 8

	)

109 
	#p‹tSTACK_GROWTH
 -1

	)

110 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

111 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûe–"NOP" )

	)

116 
	#p‹tYIELD
(Ë\

	)

117 
__asm
 volatile \

125 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) { 
	`p‹tYIELD
(); }

	)

136 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–"MVTIPL #0" )

	)

137 #ifde‡
c⁄figASSERT


138 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`ulP‹tGëIPL
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

139 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`ulP‹tGëIPL
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(c⁄figMAX_SYSCALL_INTERRUPT_PRIORITYË)

	)

141 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
Ë)

	)

145 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

148 
vTaskE¡îCrôiˇl
( );

149 
vTaskExôCrôiˇl
( );

150 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

151 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

154 
uöt32_t
 
ulP‹tGëIPL
–Ë
__©åibuã__
((
«ked
));

155 
vP‹tSëIPL
–
uöt32_t
 
ulNewIPL
 ) 
__©åibuã__
((
«ked
));

156 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tGëIPL
(); 
	`p‹tDISABLE_INTERRUPTS
()

	)

157 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`vP‹tSëIPL
–uxSavedI¡îru±Sètu†)

	)

160 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

161 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


162 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

163 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

170 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

171 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

173 #ifde‡
__˝lu•lus


	@portable/GCC/RX600/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"°rög.h
"

78 
	~"iodeföe.h
"

84 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

85 
	#p‹tINITIAL_FPSW
 ( ( 
SèckTy≥_t
 ) 0x00000100 )

	)

92 
	#p‹tDISABLE_INTERRUPTS_FROM_KERNEL_ISR
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
Ë)

	)

93 
	#p‹tENABLE_INTERRUPTS_FROM_KERNEL_ISR
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figKERNEL_INTERRUPT_PRIORITY
Ë)

	)

101 
	$¥vSèπFú°Task
–Ë
	`__©åibuã__
((
«ked
));

108 
	$vSo·w¨eI¡îru±ISR
–Ë
	`__©åibuã__
((
«ked
));

113 
	$vTickISR
–Ë
	`__©åibuã__
((
öãºu±
));

117 *
pxCuºítTCB
;

124 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

128 *
pxT›OfSèck
 = 0x00;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

137 #ifde‡
USE_FULL_REGISTER_INITIALISATION


139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = 0xffffffff;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = 0xeeeeeeee;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = 0xdddddddd;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = 0xcccccccc;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 0xbbbbbbbb;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = 0xaaaaaaaa;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = 0x99999999;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = 0x88888888;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = 0x77777777;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = 0x66666666;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 0x55555555;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 0x44444444;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = 0x33333333;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 0x22222222;

167 
pxT›OfSèck
--;

171 
pxT›OfSèck
 -= 15;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = 
p‹tINITIAL_FPSW
;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = 0x12345678;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = 0x87654321;

183  
pxT›OfSèck
;

184 
	}
}

187 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

189 
	`vAµliˇti⁄SëupTimîI¡îru±
( );

192 if–
pxCuºítTCB
 !
NULL
 )

197 
	`vAµliˇti⁄SëupTimîI¡îru±
();

200 
	`_IEN
–
_ICU_SWINT
 ) = 1;

203 
	`_IR
–
_ICU_SWINT
 ) = 0;

206 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

209 
	`¥vSèπFú°Task
();

213  
pdFAIL
;

214 
	}
}

217 
	$vP‹tEndScheduÀr
( )

221 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

222 
	}
}

225 
	$¥vSèπFú°Task
( )

227 
__asm
 volatile

263 
	}
}

266 
	$vSo·w¨eI¡îru±ISR
( )

268 
__asm
 volatile

346 :: "i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
), "i"(
c⁄figKERNEL_INTERRUPT_PRIORITY
)

348 
	}
}

351 
	$vTickISR
( )

354 
__asm
 volatile( "SETPSW I" );

358 
	`p‹tDISABLE_INTERRUPTS_FROM_KERNEL_ISR
();

360 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

362 
	`èskYIELD
();

365 
	`p‹tENABLE_INTERRUPTS_FROM_KERNEL_ISR
();

366 
	}
}

369 
uöt32_t
 
	$ulP‹tGëIPL
( )

371 
__asm
 volatile

380 
	}
}

383 
	$vP‹tSëIPL
–
uöt32_t
 
ulNewIPL
 )

385 
__asm
 volatile

396 
	}
}

	@portable/GCC/RX600/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tBYTE_ALIGNMENT
 8

	)

109 
	#p‹tSTACK_GROWTH
 -1

	)

110 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

111 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûe–"NOP" )

	)

117 
	#p‹tYIELD
(Ë\

	)

118 
__asm
 volatile \

127 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) 
	`p‹tYIELD
()

	)

138 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–"MVTIPL #0" )

	)

139 #ifde‡
c⁄figASSERT


140 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`ulP‹tGëIPL
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

141 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`ulP‹tGëIPL
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(c⁄figMAX_SYSCALL_INTERRUPT_PRIORITYË)

	)

143 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûê–"MVTIPL %0" ::"i"(
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
Ë)

	)

147 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

150 
vTaskE¡îCrôiˇl
( );

151 
vTaskExôCrôiˇl
( );

152 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

153 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

156 
uöt32_t
 
ulP‹tGëIPL
–Ë
__©åibuã__
((
«ked
));

157 
vP‹tSëIPL
–
uöt32_t
 
ulNewIPL
 ) 
__©åibuã__
((
«ked
));

158 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tGëIPL
(); 
	`p‹tDISABLE_INTERRUPTS
()

	)

159 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`vP‹tSëIPL
–uxSavedI¡îru±Sètu†)

	)

164 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

165 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

167 #ifde‡
__˝lu•lus


	@portable/GCC/STR75x/port.c

72 
	~"75x_tb.h
"

73 
	~"75x_eic.h
"

76 
	~"FªeRTOS.h
"

77 
	~"èsk.h
"

80 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

81 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

82 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

85 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

88 
	#p‹tPRESCALE
 20

	)

94 
¥vSëupTimîI¡îru±
( );

104 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

106 
SèckTy≥_t
 *
pxOrigöÆTOS
;

108 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

112 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

121 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

150 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

155 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

160 #ifde‡
THUMB_INTERWORK


163 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

167 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

174  
pxT›OfSèck
;

175 
	}
}

178 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

180 
	`vP‹tISRSèπFú°Task
( );

184 
	`¥vSëupTimîI¡îru±
();

187 
	`vP‹tISRSèπFú°Task
();

191 
	}
}

194 
	$vP‹tEndScheduÀr
( )

198 
	}
}

201 
	$¥vSëupTimîI¡îru±
( )

203 
EIC_IRQInôTy≥Def
 
EIC_IRQInôSåu˘uª
;

204 
TB_InôTy≥Def
 
TB_InôSåu˘uª
;

207 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lCmd
 = 
ENABLE
;

208 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√l
 = 
TB_IRQCh™√l
;

209 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lPri‹ôy
 = 1;

210 
	`EIC_IRQInô
(&
EIC_IRQInôSåu˘uª
);

213 
TB_InôSåu˘uª
.
TB_Mode
 = 
TB_Mode_Timög
;

214 
TB_InôSåu˘uª
.
TB_Cou¡îMode
 = 
TB_Cou¡îMode_Down
;

215 
TB_InôSåu˘uª
.
TB_PªsˇÀr
 = 
p‹tPRESCALE
 - 1;

216 
TB_InôSåu˘uª
.
TB_AutoRñﬂd
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPRESCALE
 ) / 
c⁄figTICK_RATE_HZ
 );

217 
	`TB_Inô
(&
TB_InôSåu˘uª
);

220 
	`TB_ITC⁄fig
(
TB_IT_Upd©e
, 
ENABLE
);

223 
	`TB_CÀ¨ITPídögBô
(
TB_IT_Upd©e
);

226 
	`TB_Cmd
(
ENABLE
);

227 
	}
}

	@portable/GCC/STR75x/portISR.c

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

81 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

83 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

91 
vP‹tISRSèπFú°Task
( );

94 
	$vP‹tISRSèπFú°Task
( )

98 
asm
 volatile ( \

124 
	}
}

127 
	$vP‹tTickISR
( )

131 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

133 
	`vTaskSwôchC⁄ãxt
();

137 
	`TB_CÀ¨ITPídögBô
–
TB_IT_Upd©e
 );

138 
	}
}

148 #ifde‡
THUMB_INTERWORK


150 
	$vP‹tDißbÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

151 
	$vP‹tE«bÀI¡îru±sFromThumb
–Ë
	`__©åibuã__
 ((
«ked
));

153 
	$vP‹tDißbÀI¡îru±sFromThumb
( )

155 
asm
 volatile (

162 
	}
}

164 
	$vP‹tE«bÀI¡îru±sFromThumb
( )

166 
asm
 volatile (

173 
	}
}

178 
	$vP‹tE¡îCrôiˇl
( )

181 
asm
 volatile (

191 
ulCrôiˇlNe°ög
++;

192 
	}
}

195 
	$vP‹tExôCrôiˇl
( )

197 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

200 
ulCrôiˇlNe°ög
--;

204 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

207 
asm
 volatile (

215 
	}
}

	@portable/GCC/STR75x/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

110 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"SWI 0" )

	)

111 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

122 #ifde‡
THUMB_INTERWORK


124 
vP‹tDißbÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

125 
vP‹tE«bÀI¡îru±sFromThumb
–Ë
__©åibuã__
 ((
«ked
));

127 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tDißbÀI¡îru±sFromThumb
()

	)

128 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tE«bÀI¡îru±sFromThumb
()

	)

132 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

133 
asm
 volatile ( \

140 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

141 
asm
 volatile ( \

150 
vP‹tE¡îCrôiˇl
( );

151 
vP‹tExôCrôiˇl
( );

153 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

154 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

158 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

160 
vTaskSwôchC⁄ãxt
( ); \

162 if–
	gxSwôchRequúed
 ) \

164 
vTaskSwôchC⁄ãxt
(); \

170 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

171 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

173 #ifde‡
__˝lu•lus


	@portable/GCC/TriCore_1782/port.c

67 
	~<°dlib.h
>

68 
	~<°rög.h
>

71 
	~<tc1782.h
>

72 
	~<machöe/öåösics.h
>

73 
	~<machöe/cöt.h
>

74 
	~<machöe/wdtc⁄.h
>

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

79 
	~"li°.h
"

81 #i‡
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0

90 
	#p‹tSYSTEM_PROGRAM_STATUS_WORD
 ( 0x000008FFUL )

	)

91 
	#p‹tINITIAL_PRIVILEGED_PROGRAM_STATUS_WORD
 ( 0x000014FFUL )

	)

92 
	#p‹tINITIAL_UNPRIVILEGED_PROGRAM_STATUS_WORD
 ( 0x000010FFUL )

	)

93 
	#p‹tINITIAL_PCXI_UPPER_CONTEXT_WORD
 ( 0x00C00000UL )

	)

94 
	#p‹tINITIAL_SYSCON
 ( 0x00000000UL )

	)

97 
	#p‹tCSA_FCX_MASK
 ( 0x000FFFFFUL )

	)

100 
	#p‹tRESTORE_PSW_MASK
 ( ~–0x000000FFUL ) )

	)

101 
	#p‹tSYSCALL_TRAP
 ( 6 )

	)

104 
	#p‹tNUM_WORDS_IN_CSA
 ( 16 )

	)

107 
	#p‹tENABLE_CPU_INTERRUPT
 ( 1U << 12U )

	)

113 
	$¥vSy°emTickH™dÀr
–Ë
	`__©åibuã__
((
l⁄gˇŒ
));

114 
	`¥vSëupTimîI¡îru±
( );

119 
	`¥vTøpYõld
–
iTøpIdítifiˇti⁄
 );

124 
	`¥vI¡îru±Yõld
–
iTøpIdítifiˇti⁄
 );

129 vﬁ©ûê
uöt32_t
 *
pxCuºítTCB
;

132 c⁄° 
uöt32_t
 
ulCom∑ªM©chVÆue
 = ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

136 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 * 
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

138 
uöt32_t
 *
pulUµîCSA
 = 
NULL
;

139 
uöt32_t
 *
pulLowîCSA
 = 
NULL
;

160 
	`p‹tENTER_CRITICAL
();

163 
	`_dsync
();

166 
pulLowîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
	`_mf¸
–
$FCX
 ) );

167 if–
NULL
 !
pulLowîCSA
 )

170 
pulUµîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
pulLowîCSA
[ 0 ] );

174 if––
NULL
 !
pulLowîCSA
 ) && ( NULL !
pulUµîCSA
 ) )

177 
	`_dißbÀ
();

178 
	`_dsync
();

179 
	`_mt¸
–
$FCX
, 
pulUµîCSA
[ 0 ] );

180 
	`_isync
();

181 
	`_íabÀ
();

186 
	`_svlcx
();

189 
	`p‹tEXIT_CRITICAL
();

192 
	`mem£t
–
pulUµîCSA
, 0, 
p‹tNUM_WORDS_IN_CSA
 * –
uöt32_t
 ) );

195 
pulUµîCSA
[ 2 ] = ( 
uöt32_t
 )
pxT›OfSèck
;

196 
pulUµîCSA
[ 1 ] = 
p‹tSYSTEM_PROGRAM_STATUS_WORD
;

199 
	`mem£t
–
pulLowîCSA
, 0, 
p‹tNUM_WORDS_IN_CSA
 * –
uöt32_t
 ) );

202 
pulLowîCSA
[ 8 ] = ( 
uöt32_t
 ) 
pvP¨amëîs
;

203 
pulLowîCSA
[ 1 ] = ( 
uöt32_t
 ) 
pxCode
;

206 
pulLowîCSA
[ 0 ] = ( 
p‹tINITIAL_PCXI_UPPER_CONTEXT_WORD
 | ( 
uöt32_t
 ) 
	`p‹tADDRESS_TO_CSA
–
pulUµîCSA
 ) );

209 
pxT›OfSèck
 = (
uöt32_t
 * ) 
	`p‹tADDRESS_TO_CSA
–
pulLowîCSA
 );

212 
	`_dsync
();

214  
pxT›OfSèck
;

215 
	}
}

218 
öt32_t
 
	$xP‹tSèπScheduÀr
( )

220 
	`vTøpIn°ÆlH™dÀrs
( );

221 
uöt32_t
 
ulMFCR
 = 0UL;

222 
uöt32_t
 *
pulUµîCSA
 = 
NULL
;

223 
uöt32_t
 *
pulLowîCSA
 = 
NULL
;

229 
	`¥vSëupTimîI¡îru±
();

232 
	`vTøpIn°ÆlH™dÀrs
();

235 if–0 =
	`_ö°Æl_å≠_h™dÀr
–
p‹tSYSCALL_TRAP
, 
¥vTøpYõld
 ) )

238 
	`c⁄figASSERT
–––vﬁ©ûê* ) 
NULL
 ) );

243 
CPU_SRC0
.
ªg
 = ( 
p‹tENABLE_CPU_INTERRUPT
 ) | ( 
c⁄figKERNEL_YIELD_PRIORITY
 );

244 if–0 =
	`_ö°Æl_öt_h™dÀr
–
c⁄figKERNEL_YIELD_PRIORITY
, 
¥vI¡îru±Yõld
, 0 ) )

247 
	`c⁄figASSERT
–––vﬁ©ûê* ) 
NULL
 ) );

250 
	`_dißbÀ
();

253 
	`_mt¸
–
$SYSCON
, 
p‹tINITIAL_SYSCON
 );

254 
	`_isync
();

260 
ulMFCR
 = 
	`_mf¸
–
$PSW
 );

261 
ulMFCR
 &
p‹tRESTORE_PSW_MASK
;

262 
	`_dsync
();

263 
	`_mt¸
–
$PSW
, 
ulMFCR
 );

264 
	`_isync
();

267 
pulLowîCSA
 = 
	`p‹tCSA_TO_ADDRESS
––*
pxCuºítTCB
 ) );

268 
pulUµîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
pulLowîCSA
[0] );

269 
	`_dsync
();

270 
	`_mt¸
–
$PCXI
, *
pxCuºítTCB
 );

271 
	`_isync
();

272 
	`_n›
();

273 
	`_r¶cx
();

274 
	`_n›
();

277 
__asm
 volatile( "rfe" );

281 
	}
}

284 
	$¥vSëupTimîI¡îru±
( )

287 
	`u∆ock_wdtc⁄
();

290  0 !–
WDT_CON0
.
ªg
 & 0x1UL ) );

293 
STM_CLC
.
ªg
 = ( 1UL << 8 );

295 
	`lock_wdtc⁄
();

298 
STM_CMCON
.
ªg
 &= ~( 0x1fUL );

299 
STM_CMCON
.
ªg
 |–0x1fUL - 
	`__CLZ
–
c⁄figPERIPHERAL_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) );

302 
STM_CMP0
.
ªg
 = 
ulCom∑ªM©chVÆue
 + 
STM_TIM0
.reg;

304 if–0 !
	`_ö°Æl_öt_h™dÀr
–
c⁄figKERNEL_INTERRUPT_PRIORITY
, 
¥vSy°emTickH™dÀr
, 0 ) )

307 
STM_SRC0
.
ªg
 = ( 
c⁄figKERNEL_INTERRUPT_PRIORITY
 | 0x00005000UL );

310 
STM_ISRR
.
ªg
 &= ~( 0x03UL );

311 
STM_ISRR
.
ªg
 |= 0x1UL;

312 
STM_ISRR
.
ªg
 &= ~( 0x07UL );

313 
STM_ICR
.
ªg
 |= 0x1UL;

318 
	`c⁄figASSERT
–––vﬁ©ûê* ) 
NULL
 ) );

320 
	}
}

323 
	$¥vSy°emTickH™dÀr
–
iArg
 )

325 
uöt32_t
 
ulSavedI¡îru±Mask
;

326 
uöt32_t
 *
pxUµîCSA
 = 
NULL
;

327 
uöt32_t
 
xUµîCSA
 = 0UL;

328 vﬁ©ûê
uöt32_t
 *
pxCuºítTCB
;

329 
öt32_t
 
lYõldRequúed
;

332 –Ë
iArg
;

335 
STM_ISRR
.
ªg
 = 1UL;

354 
STM_CMP0
.
ªg
 +
ulCom∑ªM©chVÆue
;

357 
ulSavedI¡îru±Mask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

360 
lYõldRequúed
 = 
	`xTaskIn¸emítTick
();

362 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulSavedI¡îru±Mask
 );

364 if–
lYõldRequúed
 !
pdFALSE
 )

385 
	`_dißbÀ
();

386 
	`_dsync
();

387 
xUµîCSA
 = 
	`_mf¸
–
$PCXI
 );

388 
pxUµîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
xUµîCSA
 );

389 *
pxCuºítTCB
 = 
pxUµîCSA
[ 0 ];

390 
	`vTaskSwôchC⁄ãxt
();

391 
pxUµîCSA
[ 0 ] = *
pxCuºítTCB
;

392 
CPU_SRC0
.
bôs
.
SETR
 = 0;

393 
	`_isync
();

395 
	}
}

416 
	$vP‹tRe˛aimCSA
–
uöt32_t
 *
pxTCB
 )

418 
uöt32_t
 
pxHódCSA
, 
pxTaûCSA
, 
pxFªeCSA
;

419 
uöt32_t
 *
pulNextCSA
;

424 
pxHódCSA
 = ( *
pxTCB
 ) & 
p‹tCSA_FCX_MASK
;

429 
pxTaûCSA
 = 
pxHódCSA
;

433 
pulNextCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
pxTaûCSA
 );

440  0UL !–
pulNextCSA
[ 0 ] & 
p‹tCSA_FCX_MASK
 ) )

444 
pulNextCSA
[ 0 ] =ÖulNextCSA[ 0 ] & 
p‹tCSA_FCX_MASK
;

447 
pxTaûCSA
 = 
pulNextCSA
[ 0 ];

450 
pulNextCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
pxTaûCSA
 );

453 
	`_dißbÀ
();

456 
	`_dsync
();

457 
pxFªeCSA
 = 
	`_mf¸
–
$FCX
 );

460 
	`p‹tCSA_TO_ADDRESS
–
pxTaûCSA
 )[ 0 ] = 
pxFªeCSA
;

463 
	`_dsync
();

464 
	`_mt¸
–
$FCX
, 
pxHódCSA
 );

465 
	`_isync
();

467 
	`_íabÀ
();

468 
	}
}

471 
	$vP‹tEndScheduÀr
( )

474 
	}
}

477 
	$¥vTøpYõld
–
iTøpIdítifiˇti⁄
 )

479 
uöt32_t
 *
pxUµîCSA
 = 
NULL
;

480 
uöt32_t
 
xUµîCSA
 = 0UL;

481 vﬁ©ûê
uöt32_t
 *
pxCuºítTCB
;

483  
iTøpIdítifiˇti⁄
 )

485 
p‹tSYSCALL_TASK_YIELD
:

505 
	`_dißbÀ
();

506 
	`_dsync
();

507 
xUµîCSA
 = 
	`_mf¸
–
$PCXI
 );

508 
pxUµîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
xUµîCSA
 );

509 *
pxCuºítTCB
 = 
pxUµîCSA
[ 0 ];

510 
	`vTaskSwôchC⁄ãxt
();

511 
pxUµîCSA
[ 0 ] = *
pxCuºítTCB
;

512 
CPU_SRC0
.
bôs
.
SETR
 = 0;

513 
	`_isync
();

518 
	`c⁄figASSERT
–––vﬁ©ûê* ) 
NULL
 ) );

521 
	}
}

524 
	$¥vI¡îru±Yõld
–
iId
 )

526 
uöt32_t
 *
pxUµîCSA
 = 
NULL
;

527 
uöt32_t
 
xUµîCSA
 = 0UL;

528 vﬁ©ûê
uöt32_t
 *
pxCuºítTCB
;

531 –Ë
iId
;

552 
	`_dißbÀ
();

553 
	`_dsync
();

554 
xUµîCSA
 = 
	`_mf¸
–
$PCXI
 );

555 
pxUµîCSA
 = 
	`p‹tCSA_TO_ADDRESS
–
xUµîCSA
 );

556 *
pxCuºítTCB
 = 
pxUµîCSA
[ 0 ];

557 
	`vTaskSwôchC⁄ãxt
();

558 
pxUµîCSA
[ 0 ] = *
pxCuºítTCB
;

559 
CPU_SRC0
.
bôs
.
SETR
 = 0;

560 
	`_isync
();

561 
	}
}

564 
uöt32_t
 
	$uxP‹tSëI¡îru±MaskFromISR
( )

566 
uöt32_t
 
uxRëu∫
 = 0UL;

568 
	`_dißbÀ
();

569 
uxRëu∫
 = 
	`_mf¸
–
$ICR
 );

570 
	`_mt¸
–
$ICR
, ( ( 
uxRëu∫
 & ~
p‹tCCPN_MASK
 ) | 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

571 
	`_isync
();

572 
	`_íabÀ
();

575  ( 
uxRëu∫
 & 
p‹tCCPN_MASK
 );

576 
	}
}

	@portable/GCC/TriCore_1782/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


74 
	~<tc1782.h
>

75 
	~<machöe/öåösics.h
>

88 
	#p‹tCHAR
 

	)

89 
	#p‹tFLOAT
 

	)

90 
	#p‹tDOUBLE
 

	)

91 
	#p‹tLONG
 

	)

92 
	#p‹tSHORT
 

	)

93 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tBASE_TYPE
 

	)

96 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

97 
	tBa£Ty≥_t
;

98 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tBYTE_ALIGNMENT
 4

	)

113 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûe–"Ç› " )

	)

114 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

115 
	#p‹tRESTORE_FIRST_TASK_PRIORITY_LEVEL
 1

	)

120 
	sMPU_SETTINGS
 { 
uöt32_t
 
	gulNŸU£d
; } 
	txMPU_SETTINGS
;

123 
	#p‹tPRIVILEGE_BIT
 0x0UL

	)

125 
	#p‹tCCPN_MASK
 ( 0x000000FFUL )

	)

127 
vTaskE¡îCrôiˇl
( );

128 
vTaskExôCrôiˇl
( );

129 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

130 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

134 
	#p‹tCSA_TO_ADDRESS
–
pCSA
 ) ( ( 
uöt32_t
 * )––––pCSA ) & 0x000F0000 ) << 12 ) | ( ( (ÖCSA ) & 0x0000FFFF ) << 6 ) ) )

	)

135 
	#p‹tADDRESS_TO_CSA
–
pAddªss
 ) ( ( 
uöt32_t
 )––––(uöt32_t)–pAddªs†ËË& 0xF0000000 ) >> 12 ) | ( ( ( uöt32_à)–pAddªs†Ë& 0x003FFFC0 ) >> 6 ) ) )

	)

138 
	#p‹tYIELD
(Ë
	`_sysˇŒ
–0 )

	)

140 
	#p‹tSYSCALL_TASK_YIELD
 0

	)

141 
	#p‹tSYSCALL_RAISE_PRIORITY
 1

	)

147 
	#p‹tDISABLE_INTERRUPTS
(Ë{ \

	)

148 
uöt32_t
 
	gulICR
; \

149 
_dißbÀ
(); \

150 
	gulICR
 = 
_mf¸
–
$ICR
 ); \

151 
	gulICR
 &~
p‹tCCPN_MASK
; \

152 
	gulICR
 |
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
; \

153 
_mt¸
–
$ICR
, 
ulICR
 ); \

154 
_isync
(); \

155 
_íabÀ
(); \

159 
	#p‹tENABLE_INTERRUPTS
(Ë{ \

	)

160 
uöt32_t
 
	gulICR
; \

161 
_dißbÀ
(); \

162 
	gulICR
 = 
_mf¸
–
$ICR
 ); \

163 
	gulICR
 &~
p‹tCCPN_MASK
; \

164 
_mt¸
–
$ICR
, 
ulICR
 ); \

165 
_isync
(); \

166 
_íabÀ
(); \

170 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedMaskVÆue
 ) { \

	)

171 
uöt32_t
 
	gulICR
; \

172 
_dißbÀ
(); \

173 
	gulICR
 = 
_mf¸
–
$ICR
 ); \

174 
	gulICR
 &~
p‹tCCPN_MASK
; \

175 
	gulICR
 |
uxSavedMaskVÆue
; \

176 
_mt¸
–
$ICR
, 
ulICR
 ); \

177 
_isync
(); \

178 
_íabÀ
(); \

183 
uöt32_t
 
uxP‹tSëI¡îru±MaskFromISR
( );

184 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`uxP‹tSëI¡îru±MaskFromISR
()

	)

187 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí !
pdFALSE
 ) { 
CPU_SRC0
.
bôs
.
SETR
 = 1; 
	`_isync
(); }

	)

192 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

193 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

200 
vP‹tRe˛aimCSA
–
uöt32_t
 *
pxTCB
 );

201 
	#p‹tCLEAN_UP_TCB
–
pxTCB
 ) 
	`vP‹tRe˛aimCSA
––
uöt32_t
 * ) (ÖxTCB ) )

	)

203 #ifde‡
__˝lu•lus


	@portable/GCC/TriCore_1782/porttrap.c

67 
	~"FªeRTOS.h
"

70 
	~<tc1782.h
>

71 
	~<machöe/öåösics.h
>

72 
	~<machöe/cöt.h
>

78 vﬁ©ûê
uöt32_t
 *
pxCuºítTCB
;

91 
	#p‹tMMU_TRAP
 0

	)

92 
	#p‹tIPT_TRAP
 1

	)

93 
	#p‹tIE_TRAP
 2

	)

94 
	#p‹tCM_TRAP
 3

	)

95 
	#p‹tSBP_TRAP
 4

	)

96 
	#p‹tASSERT_TRAP
 5

	)

97 
	#p‹tNMI_TRAP
 7

	)

100 
	#p‹tTIN_MMU_VIRTUAL_ADDRESS_FILL
 0

	)

101 
	#p‹tTIN_MMU_VIRTUAL_ADDRESS_PROTECTION
 1

	)

104 
	#p‹tTIN_IPT_PRIVILIGED_INSTRUCTION
 1

	)

105 
	#p‹tTIN_IPT_MEMORY_PROTECTION_READ
 2

	)

106 
	#p‹tTIN_IPT_MEMORY_PROTECTION_WRITE
 3

	)

107 
	#p‹tTIN_IPT_MEMORY_PROTECTION_EXECUTION
 4

	)

108 
	#p‹tTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS
 5

	)

109 
	#p‹tTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS
 6

	)

110 
	#p‹tTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION
 7

	)

113 
	#p‹tTIN_IE_ILLEGAL_OPCODE
 1

	)

114 
	#p‹tTIN_IE_UNIMPLEMENTED_OPCODE
 2

	)

115 
	#p‹tTIN_IE_INVALID_OPERAND
 3

	)

116 
	#p‹tTIN_IE_DATA_ADDRESS_ALIGNMENT
 4

	)

117 
	#p‹tTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS
 5

	)

120 
	#p‹tTIN_CM_FREE_CONTEXT_LIST_DEPLETION
 1

	)

121 
	#p‹tTIN_CM_CALL_DEPTH_OVERFLOW
 2

	)

122 
	#p‹tTIN_CM_CALL_DEPTH_UNDEFLOW
 3

	)

123 
	#p‹tTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW
 4

	)

124 
	#p‹tTIN_CM_CALL_STACK_UNDERFLOW
 5

	)

125 
	#p‹tTIN_CM_CONTEXT_TYPE
 6

	)

126 
	#p‹tTIN_CM_NESTING_ERROR
 7

	)

129 
	#p‹tTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR
 1

	)

130 
	#p‹tTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR
 2

	)

131 
	#p‹tTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR
 3

	)

132 
	#p‹tTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR
 4

	)

133 
	#p‹tTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR
 5

	)

134 
	#p‹tTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR
 6

	)

137 
	#p‹tTIN_ASSERT_ARITHMETIC_OVERFLOW
 1

	)

138 
	#p‹tTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW
 2

	)

141 
	#p‹tTIN_NMI_NON_MASKABLE_INTERRUPT
 0

	)

144 
	$vMMUTøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

145 
	$vI¡î«lPrŸe˘i⁄Tøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

146 
	$vIn°ru˘i⁄Eº‹Tøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

147 
	$vC⁄ãxtM™agemítTøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

148 
	$vSy°emBusAndPîùhîÆsTøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

149 
	$vAs£πi⁄Tøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

150 
	$vN⁄MaskabÀI¡îru±Tøp
–
iTøpIdítifiˇti⁄
 ) 
	`__©åibuã__
––
l⁄gˇŒ
, 
wók
 ) );

153 
	$vTøpIn°ÆlH™dÀrs
( )

155 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tMMU_TRAP
, 
vMMUTøp
 ) )

157 
	`_debug
();

160 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tIPT_TRAP
, 
vI¡î«lPrŸe˘i⁄Tøp
 ) )

162 
	`_debug
();

165 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tIE_TRAP
, 
vIn°ru˘i⁄Eº‹Tøp
 ) )

167 
	`_debug
();

170 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tCM_TRAP
, 
vC⁄ãxtM™agemítTøp
 ) )

172 
	`_debug
();

175 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tSBP_TRAP
, 
vSy°emBusAndPîùhîÆsTøp
 ) )

177 
	`_debug
();

180 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tASSERT_TRAP
, 
vAs£πi⁄Tøp
 ) )

182 
	`_debug
();

185 if–0 =
	`_ö°Æl_å≠_h™dÀr
 ( 
p‹tNMI_TRAP
, 
vN⁄MaskabÀI¡îru±Tøp
 ) )

187 
	`_debug
();

189 
	}
}

192 
	$vMMUTøp
–
iTøpIdítifiˇti⁄
 )

194  
iTøpIdítifiˇti⁄
 )

196 
p‹tTIN_MMU_VIRTUAL_ADDRESS_FILL
:

197 
p‹tTIN_MMU_VIRTUAL_ADDRESS_PROTECTION
:

199 
	`_debug
();

202 
	}
}

205 
	$vI¡î«lPrŸe˘i⁄Tøp
–
iTøpIdítifiˇti⁄
 )

208  
iTøpIdítifiˇti⁄
 )

210 
p‹tTIN_IPT_PRIVILIGED_INSTRUCTION
:

213 
p‹tTIN_IPT_MEMORY_PROTECTION_READ
:

216 
p‹tTIN_IPT_MEMORY_PROTECTION_WRITE
:

219 
p‹tTIN_IPT_MEMORY_PROTECTION_EXECUTION
:

222 
p‹tTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS
:

225 
p‹tTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS
:

228 
p‹tTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION
:

233 
pxCuºítTCB
[ 0 ] = 
	`_mf¸
–
$PCXI
 );

234 
	`_debug
();

237 
	}
}

240 
	$vIn°ru˘i⁄Eº‹Tøp
–
iTøpIdítifiˇti⁄
 )

243  
iTøpIdítifiˇti⁄
 )

245 
p‹tTIN_IE_ILLEGAL_OPCODE
:

246 
p‹tTIN_IE_UNIMPLEMENTED_OPCODE
:

247 
p‹tTIN_IE_INVALID_OPERAND
:

248 
p‹tTIN_IE_DATA_ADDRESS_ALIGNMENT
:

249 
p‹tTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS
:

251 
	`_debug
();

254 
	}
}

257 
	$vC⁄ãxtM™agemítTøp
–
iTøpIdítifiˇti⁄
 )

260  
iTøpIdítifiˇti⁄
 )

262 
p‹tTIN_CM_FREE_CONTEXT_LIST_DEPLETION
:

263 
p‹tTIN_CM_CALL_DEPTH_OVERFLOW
:

264 
p‹tTIN_CM_CALL_DEPTH_UNDEFLOW
:

265 
p‹tTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW
:

266 
p‹tTIN_CM_CALL_STACK_UNDERFLOW
:

267 
p‹tTIN_CM_CONTEXT_TYPE
:

268 
p‹tTIN_CM_NESTING_ERROR
:

270 
	`_debug
();

273 
	}
}

276 
	$vSy°emBusAndPîùhîÆsTøp
–
iTøpIdítifiˇti⁄
 )

279  
iTøpIdítifiˇti⁄
 )

281 
p‹tTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR
:

282 
p‹tTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR
:

283 
p‹tTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR
:

284 
p‹tTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR
:

285 
p‹tTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR
:

286 
p‹tTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR
:

288 
	`_debug
();

291 
	}
}

294 
	$vAs£πi⁄Tøp
–
iTøpIdítifiˇti⁄
 )

297  
iTøpIdítifiˇti⁄
 )

299 
p‹tTIN_ASSERT_ARITHMETIC_OVERFLOW
:

300 
p‹tTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW
:

302 
	`_debug
();

305 
	}
}

308 
	$vN⁄MaskabÀI¡îru±Tøp
–
iTøpIdítifiˇti⁄
 )

311  
iTøpIdítifiˇti⁄
 )

313 
p‹tTIN_NMI_NON_MASKABLE_INTERRUPT
:

315 
	`_debug
();

318 
	}
}

	@portable/IAR/78K0R/ISR_Support.h

55 
	~"FªeRTOSC⁄fig.h
"

57 ; 
V¨übÀs
 
u£d
 
by
 
	gscheduÀr


59 
EXTERN
 
pxCuºítTCB


60 
EXTERN
 
	gusCrôiˇlNe°ög


63 ; 
p‹tSAVE_CONTEXT
 
	gMACRO


64 ; 
Saves
 
the
 
c⁄ãxt
 
of
Åhê
gíîÆ
 
puΩo£
 
	gªgi°îs
, 
CS
 
™d
 
ES
 (
⁄ly
 
ö
 
Ár


65 ; 
mem‹y
 
mode
Ë
ªgi°îs
 
the
 
usCrôiˇlNe°ög
 
VÆue
 
™d
Åhê
Sèck
 
	gPoöãr


66 ; 
of
 
the
 
a˘ive
 
Task
 
⁄to
Åhê
èsk
 
	g°ack


68 
p‹tSAVE_CONTEXT
 
MACRO


70 
PUSH
 
	gAX
 ; 
Save
 
AX
 
Regi°î
 
to
 
	g°ack
.

71 
PUSH
 
	gHL


72 #i‡
c⁄figMEMORY_MODE
 == 1

73 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

74 
XCH
 
	gA
, 
X


75 
MOV
 
	gA
, 
	gES
 ; 
Save
 
ES
 .

76 
PUSH
 
	gAX


78 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

79 
PUSH
 
	gAX


81 
PUSH
 
	gDE
 ; 
Save
 
the
 
ªmaöög
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

82 
PUSH
 
BC


83 
MOVW
 
	gAX
, 
	gusCrôiˇlNe°ög
 ; 
Save
 
the
 
usCrôiˇlNe°ög
 
	gvÆue
.

84 
PUSH
 
AX


85 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Save
 
the
 
Sèck
 
	gpoöãr
.

86 
MOVW
 
	gHL
, 
AX


87 
MOVW
 
	gAX
, 
SP


88 
	gMOVW
 [
HL
], 
AX


89 
	gENDM


93 ; 
p‹tRESTORE_CONTEXT
 
	gMACRO


94 ; 
Re°‹es
 
the
 
èsk
 
Sèck
 
Poöãr
 
thí
 
u£
 
this
 
to
 
ª°‹e
 
	gusCrôiˇlNe°ög
,

95 ; 
gíîÆ
 
puΩo£
 
ªgi°îs
 
™d
 
the
 
CS
ánd 
ES
 (
⁄ly
 
ö
 
Ár
 
mem‹y
 
mode
)

96 ; 
of
 
the
 
£À˘ed
 
èsk
 
‰om
Åhêèsk 
	g°ack


98 
p‹tRESTORE_CONTEXT
 
MACRO


99 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Re°‹e
 
the
 
Sèck
 
	gpoöãr
.

100 
MOVW
 
	gHL
, 
AX


101 
MOVW
 
	gAX
, [
HL
]

102 
MOVW
 
	gSP
, 
AX


103 
POP
 
	gAX
 ; 
Re°‹e
 
usCrôiˇlNe°ög
 
	gvÆue
.

104 
MOVW
 
	gusCrôiˇlNe°ög
, 
AX


105 
POP
 
	gBC
 ; 
Re°‹e
 
the
 
√˚sßry
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

106 
POP
 
	gDE


107 #i‡
c⁄figMEMORY_MODE
 == 1

108 
POP
 
	gAX
 ; 
Re°‹e
 
the
 
ES
 .

109 
MOV
 
	gES
, 
A


110 
XCH
 
	gA
, 
	gX
 ; 
Re°‹e
 
the
 
CS
 .

111 
MOV
 
	gCS
, 
	gA


113 
POP
 
AX


114 
MOV
 
	gCS
, 
	gA
 ; 
Re°‹e
 
CS
 .

116 
POP
 
	gHL
 ; 
Re°‹e
 
gíîÆ
 
puΩo£
 HL.

117 
POP
 
	gAX
 ; 
Re°‹e
 AX.

118 
	gENDM


	@portable/IAR/78K0R/port.c

67 
	~<°dlib.h
>

70 
	~"FªeRTOS.h
"

71 
	~"èsk.h
"

75 
	#p‹tINITIAL_CRITICAL_NESTING
 (–
uöt16_t
 ) 10)

	)

88 
	#p‹tPSW
 (0xc6UL)

	)

92 
	tTCB_t
;

93 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

107 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

113 
¥vSëupTimîI¡îru±
( );

122 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

124 
uöt32_t
 *
pulLoˇl
;

126 #i‡
c⁄figMEMORY_MODE
 == 1

130 
pxT›OfSèck
--;

133 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

134 *
pulLoˇl
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

135 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcdcd;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcdcd;

142 
pxT›OfSèck
--;

146 
pxT›OfSèck
--;

149 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

150 *
pulLoˇl
 = ( ( ( 
uöt32_t
 ) 
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

151 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1111;

155 
pxT›OfSèck
--;

162 
pxT›OfSèck
--;

165 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

166 *
pulLoˇl
 = ( ( ( 
uöt32_t
 ) 
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

167 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

171 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x2222;

177 
pxT›OfSèck
--;

180 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0F00;

181 
pxT›OfSèck
--;

184 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDEDE;

185 
pxT›OfSèck
--;

186 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBCBC;

187 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

195  
pxT›OfSèck
;

196 
	}
}

199 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

203 
	`¥vSëupTimîI¡îru±
();

206 
	`vP‹tSèπ
();

209  
pdTRUE
;

210 
	}
}

213 
	$vP‹tEndScheduÀr
( )

217 
	}
}

220 
	$¥vSëupTimîI¡îru±
( )

225 
TAU0EN
 = 1;

228 
TT0
 = 0xff;

232 
TMMK05
 = 1;

235 
TMIF05
 = 0;

238 
TMPR005
 = 0;

239 
TMPR105
 = 0;

242 
TMR05
 = 0x0000;

245 
TDR05
 = ( 
TickTy≥_t
 ) ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

248 
TOM0
 &= ~0x0020;

251 
TOL0
 &= ~0x0020;

254 
TOE0
 &= ~0x0020;

257 
TMMK05
 = 0;

260 
TS0
 |= 0x0020;

261 
	}
}

	@portable/IAR/78K0R/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #i‡(
c⁄figUSE_16_BIT_TICKS
==1)

98 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
 ( "DI" )

	)

108 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
 ( "EI" )

	)

112 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

114 
	#p‹tENTER_CRITICAL
(Ë\

	)

116 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

118 
p‹tDISABLE_INTERRUPTS
(); \

123 
	gusCrôiˇlNe°ög
++; \

126 
	#p‹tEXIT_CRITICAL
(Ë\

	)

128 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

130 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

133 
	gusCrôiˇlNe°ög
--; \

137 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

139 
p‹tENABLE_INTERRUPTS
(); \

146 
vP‹tSèπ
( );

147 
	#p‹tYIELD
(Ë
	`__asm
–"BRK" )

	)

148 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí ) 
	`vTaskSwôchC⁄ãxt
()

	)

149 
	#p‹tNOP
(Ë
	`__asm
–"NOP" )

	)

153 
	#p‹tBYTE_ALIGNMENT
 2

	)

154 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

155 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

159 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

163 
__öãºu±
 
P0_i§
 ();

168 
	#OPT_BYTES_SIZE
 4

	)

169 
	#SECU_ID_SIZE
 10

	)

170 
	#WATCHDOG_DISABLED
 0x00

	)

171 
	#LVI_ENABLED
 0xFE

	)

172 
	#LVI_DISABLED
 0xFF

	)

173 
	#RESERVED_FF
 0xFF

	)

174 
	#OCD_DISABLED
 0x04

	)

175 
	#OCD_ENABLED
 0x81

	)

176 
	#OCD_ENABLED_ERASE
 0x80

	)

178 #ifde‡
__˝lu•lus


	@portable/IAR/ARM_CA9/port.c

67 
	~<°dlib.h
>

70 
	~<öåösics.h
>

73 
	~"FªeRTOS.h
"

74 
	~"èsk.h
"

76 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS


77 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

80 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


81 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

84 #i‚de‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES


85 #îr‹ 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

88 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


89 #îr‹ 
c⁄figSETUP_TICK_INTERRUPT
(Ë
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

92 #i‚de‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY


93 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

96 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

97 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0

100 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 > 
c⁄figUNIQUE_INTERRUPT_PRIORITIES


101 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
Àss
 
th™
 
‹
 
equÆ
 
to
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
lowî
Åhê
numîic
 
¥i‹ôy
 
vÆue
Åhê
highî
Åhê
logiˇl
 
öãºu±
Öriority

104 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

106 #if–
c⁄figMAX_PRIORITIES
 > 32 )

107 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

112 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 <–
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
gª©î
 
th™
 ( 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

116 #i‚de‡
c⁄figCLEAR_TICK_INTERRUPT


117 
	#c⁄figCLEAR_TICK_INTERRUPT
()

	)

122 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

126 
	#p‹tUNMASK_VALUE
 ( 0xFF )

	)

133 
	#p‹tNO_FLOATING_POINT_CONTEXT
 ( ( 
SèckTy≥_t
 ) 0 )

	)

136 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

137 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

138 
	#p‹tTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

142 
	#p‹tBINARY_POINT_BITS
 ( ( 
uöt8_t
 ) 0x03 )

	)

145 
	#p‹tAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

149 
	#p‹tAPSR_USER_MODE
 ( 0x10 )

	)

152 
	#p‹tCLEAR_INTERRUPT_MASK
(Ë\

	)

154 
__dißbÀ_úq
(); \

155 
	gp‹tICCPMR_PRIORITY_MASK_REGISTER
 = 
p‹tUNMASK_VALUE
; \

156 
__asm
( "DSB \n" \

158 
__íabÀ_úq
(); \

167 
vP‹tRe°‹eTaskC⁄ãxt
( );

176 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

180 
uöt32_t
 
	gulP‹tTaskHasFPUC⁄ãxt
 = 
pdFALSE
;

183 
uöt32_t
 
	gulP‹tYõldRequúed
 = 
pdFALSE
;

187 
uöt32_t
 
	gulP‹tI¡îru±Ne°ög
 = 0UL;

195 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

203 *
pxT›OfSèck
 = 
NULL
;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = 
NULL
;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = 
NULL
;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

211 if–––
uöt32_t
 ) 
pxCode
 & 
p‹tTHUMB_MODE_ADDRESS
 ) != 0x00UL )

214 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

217 
pxT›OfSèck
--;

220 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

221 
pxT›OfSèck
--;

224 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

225 
pxT›OfSèck
--;

226 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

227 
pxT›OfSèck
--;

228 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

229 
pxT›OfSèck
--;

230 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

231 
pxT›OfSèck
--;

232 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

233 
pxT›OfSèck
--;

234 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

235 
pxT›OfSèck
--;

236 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

237 
pxT›OfSèck
--;

238 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

239 
pxT›OfSèck
--;

240 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

241 
pxT›OfSèck
--;

242 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

243 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

245 
pxT›OfSèck
--;

246 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

247 
pxT›OfSèck
--;

248 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

249 
pxT›OfSèck
--;

250 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

251 
pxT›OfSèck
--;

255 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

256 
pxT›OfSèck
--;

261 *
pxT›OfSèck
 = 
p‹tNO_FLOATING_POINT_CONTEXT
;

263  
pxT›OfSèck
;

264 
	}
}

267 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

269 
uöt32_t
 
ulAPSR
;

273 
__asm
 vﬁ©ûê–"MRS %0, APSR" : "Ù" ( 
ulAPSR
 ) );

274 
ulAPSR
 &
p‹tAPSR_MODE_BITS_MASK
;

275 
	`c⁄figASSERT
–
ulAPSR
 !
p‹tAPSR_USER_MODE
 );

277 if–
ulAPSR
 !
p‹tAPSR_USER_MODE
 )

282 
	`c⁄figASSERT
––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 );

284 if––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 )

287 
	`c⁄figSETUP_TICK_INTERRUPT
();

289 
	`__íabÀ_úq
();

290 
	`vP‹tRe°‹eTaskC⁄ãxt
();

298 
	}
}

301 
	$vP‹tEndScheduÀr
( )

305 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == 1000UL );

306 
	}
}

309 
	$vP‹tE¡îCrôiˇl
( )

312 
	`ulP‹tSëI¡îru±Mask
();

317 
ulCrôiˇlNe°ög
++;

318 
	}
}

321 
	$vP‹tExôCrôiˇl
( )

323 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

327 
ulCrôiˇlNe°ög
--;

331 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

335 
	`p‹tCLEAR_INTERRUPT_MASK
();

338 
	}
}

341 
	$FªeRTOS_Tick_H™dÀr
( )

346 
	`__dißbÀ_úq
();

347 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

348 
	`__asm
( "DSB \n"

350 
	`__íabÀ_úq
();

353 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

355 
ulP‹tYõldRequúed
 = 
pdTRUE
;

359 
	`p‹tCLEAR_INTERRUPT_MASK
();

360 
	`c⁄figCLEAR_TICK_INTERRUPT
();

361 
	}
}

364 
	$vP‹tTaskU£sFPU
( )

366 
uöt32_t
 
ulInôülFPSCR
 = 0;

370 
ulP‹tTaskHasFPUC⁄ãxt
 = 
pdTRUE
;

373 
	`__asm
–"FMXR FPSCR, %0" :: "r" (
ulInôülFPSCR
) );

374 
	}
}

377 
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 )

379 if–
ulNewMaskVÆue
 =
pdFALSE
 )

381 
	`p‹tCLEAR_INTERRUPT_MASK
();

383 
	}
}

386 
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

388 
uöt32_t
 
ulRëu∫
;

390 
	`__dißbÀ_úq
();

391 if–
p‹tICCPMR_PRIORITY_MASK_REGISTER
 =–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) )

394 
ulRëu∫
 = 
pdTRUE
;

398 
ulRëu∫
 = 
pdFALSE
;

399 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

400 
	`__asm
( "DSB \n"

403 
	`__íabÀ_úq
();

405  
ulRëu∫
;

406 
	}
}

409 #if–
c⁄figASSERT_DEFINED
 == 1 )

411 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

431 
	`c⁄figASSERT
–
p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 >–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) );

443 
	`c⁄figASSERT
––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 );

444 
	}
}

	@portable/IAR/ARM_CA9/portASM.h

55 
EXTERN
 
vTaskSwôchC⁄ãxt


56 
EXTERN
 
ulCrôiˇlNe°ög


57 
EXTERN
 
pxCuºítTCB


58 
EXTERN
 
ulP‹tTaskHasFPUC⁄ãxt


59 
EXTERN
 
ulAsmAPIPri‹ôyMask


61 
p‹tSAVE_CONTEXT
 
	gma¸o


63 ; 
Save
 
the
 
LR
 
™d
 
SPSR
 
⁄to
Åhê
sy°em
 
mode
 
°ack
 
bef‹e
 
swôchög
 
	gto


64 ; 
sy°em
 
mode
 
to
 
ßve
 
the
 
ªmaöög
 sy°em modê
ªgi°îs


65 
SRSDB
 
	g•
!, #SYS_MODE

66 
	gCPS
 #SYS_MODE

67 
	gPUSH
 {
	gR0
-
	gR12
, 
	gR14
}

69 ; 
Push
 
the
 
¸ôiˇl
 
√°ög
 
cou¡


70 
LDR
 
	gR2
, =
ulCrôiˇlNe°ög


71 
LDR
 
R1
, [
R2
]

72 
	gPUSH
 {
	gR1
}

74 ; 
D€s
 
the
 
èsk
 
have
 
a
 
Êﬂtög
 
poöt
 
c⁄ãxt
 
th©
 
√eds
 
	gßvög
? 
	gIf


75 ; 
ulP‹tTaskHasFPUC⁄ãxt
 
	gis
 0 
thí
 
	gno
.

76 
LDR
 
	gR2
, =
ulP‹tTaskHasFPUC⁄ãxt


77 
LDR
 
R3
, [
R2
]

78 
CMP
 
	gR3
, #0

80 ; 
Save
 
the
 
Êﬂtög
 
poöt
 
	gc⁄ãxt
, 
™y


81 
FMRXNE
 
	gR1
, 
FPSCR


82 
	gVPUSHNE
 {
	gD0
-
	gD15
}

83 
	gVPUSHNE
 {
	gD16
-
	gD31
}

84 
	gPUSHNE
 {
	gR1
}

86 ; 
Save
 
ulP‹tTaskHasFPUC⁄ãxt
 
ô£lf


87 
	gPUSH
 {
	gR3
}

89 ; 
Save
 
the
 
°ack
 
poöãr
 
ö
Åhê
TCB


90 
LDR
 
	gR0
, =
pxCuºítTCB


91 
LDR
 
R1
, [
R0
]

92 
STR
 
	gSP
, [
R1
]

94 
	gídm


98 
p‹tRESTORE_CONTEXT
 
	gma¸o


100 ; 
Swôch
 
to
 
sy°em
 
mode


101 
	gCPS
 #SYS_MODE

103 ; 
Së
 
the
 
SP
 
to
 
poöt
Åÿthê
°ack
 
of
Åhê
èsk
 
beög
 
	gª°‹ed
.

104 
LDR
 
	gR0
, =
pxCuºítTCB


105 
LDR
 
R1
, [
R0
]

106 
LDR
 
	gSP
, [
R1
]

108 ; 
Is
 
thîe
 
a
 
Êﬂtög
 
poöt
 
c⁄ãxt
 
to
 
	gª°‹e
? 
If
 
the
 
	gª°‹ed


109 ; 
ulP‹tTaskHasFPUC⁄ãxt
 
is
 
zîo
 
thí
 
	gno
.

110 
LDR
 
	gR0
, =
ulP‹tTaskHasFPUC⁄ãxt


111 
POP
 {
R1
}

112 
STR
 
R1
, [
R0
]

113 
CMP
 
	gR1
, #0

115 ; 
Re°‹e
 
the
 
Êﬂtög
 
poöt
 
	gc⁄ãxt
, 
™y


116 
	gPOPNE
 {
	gR0
}

117 
	gVPOPNE
 {
	gD16
-
	gD31
}

118 
	gVPOPNE
 {
	gD0
-
	gD15
}

119 
VMSRNE
 
	gFPSCR
, 
	gR0


121 ; 
Re°‹e
 
the
 
¸ôiˇl
 
£˘i⁄
 
√°ög
 
dïth


122 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


123 
POP
 {
R1
}

124 
STR
 
R1
, [
R0
]

126 ; 
Ensuª
 
the
 
¥i‹ôy
 
mask
 
is
 
c‹ª˘
 thê
¸ôiˇl
 
√°ög
 
dïth


127 
LDR
 
	gR2
, =
p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS


128 
CMP
 
R1
, #0

129 
MOVEQ
 
	gR4
, #255

130 
LDRNE
 
	gR4
, =–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 )

131 
STR
 
R4
, [
r2
]

133 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
Ÿhî
 
th™
 
the
 
SP
 (
which
 
is
 
Æªady


134 ; 
beög
 
u£d
)

135 
	gPOP
 {
	gR0
-
	gR12
, 
	gR14
}

137 ; 
Rëu∫
 
to
 
the
 
èsk
 
	gcode
, 
lﬂdög
 
CPSR
 
⁄
Åhê
	gway
.

138 
RFEIA
 
	g•
!

140 
	gídm


	@portable/IAR/ARM_CA9/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 #ifde‡
__ICCARM__


72 
	~<öåösics.h
>

74 #ifde‡
__˝lu•lus


89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

95 
	#p‹tBASE_TYPE
 

	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

116 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 )\

	)

118 
uöt32_t
 
ulP‹tYõldRequúed
; \

120 if–
	gxSwôchRequúed
 !
pdFALSE
 ) \

122 
ulP‹tYõldRequúed
 = 
pdTRUE
; \

126 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

127 
	#p‹tYIELD
(Ë
	`__asm
–"SWI 0" );

	)

134 
vP‹tE¡îCrôiˇl
( );

135 
vP‹tExôCrôiˇl
( );

136 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

137 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 );

141 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

142 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

143 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

144 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

145 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

146 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

153 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

154 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

158 
FªeRTOS_Tick_H™dÀr
( );

162 
vP‹tTaskU£sFPU
( );

163 
	#p‹tTASK_USES_FLOATING_POINT
(Ë
	`vP‹tTaskU£sFPU
()

	)

165 
	#p‹tLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
uöt32_t
 ) 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

166 
	#p‹tLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
p‹tLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

169 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

172 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

173 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

177 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__CLZ
–uxRódyPri‹ôõ†Ë)

	)

181 #ifde‡
c⁄figASSERT


182 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

183 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

186 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûe–"NOP" )

	)

189 #ifde‡
__˝lu•lus


196 #¥agm®
düg_suµªss
=
Pe191


197 #¥agm®
düg_suµªss
=
Pa082


204 #i‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 16

205 
	#p‹tPRIORITY_SHIFT
 4

	)

206 
	#p‹tMAX_BINARY_POINT_VALUE
 3

	)

207 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 32

208 
	#p‹tPRIORITY_SHIFT
 3

	)

209 
	#p‹tMAX_BINARY_POINT_VALUE
 2

	)

210 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 64

211 
	#p‹tPRIORITY_SHIFT
 2

	)

212 
	#p‹tMAX_BINARY_POINT_VALUE
 1

	)

213 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 128

214 
	#p‹tPRIORITY_SHIFT
 1

	)

215 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

216 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 256

217 
	#p‹tPRIORITY_SHIFT
 0

	)

218 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

220 #îr‹ 
InvÆid
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
£âög
. c⁄figUNIQUE_INTERRUPT_PRIORITIES 
mu°
 
be
 
£t
 
to
 
the
 
numbî
 
of
 
unique
 
¥i‹ôõs
 
im∂emíãd
 
by
Åhê
èrgë
 
h¨dw¨e


224 
	#p‹tICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

225 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

226 
	#p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

227 
	#p‹tICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

228 
	#p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

230 
	#p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

231 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER
 ( *––vﬁ©ûê
uöt8_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

232 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

233 
	#p‹tICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

234 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 )

	)

235 
	#p‹tICCBPR_BINARY_POINT_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt32_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

236 
	#p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt8_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

	@portable/IAR/ARM_CM0/port.c

71 
	~"öåösics.h
"

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e010 )

	)

79 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e014 )

	)

80 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed20 )

	)

81 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

82 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

83 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

84 
	#p‹tMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

85 
	#p‹tNVIC_PENDSV_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

86 
	#p‹tNVIC_SYSTICK_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

89 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

94 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


95 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 0

	)

100 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

105 
¥vSëupTimîI¡îru±
( );

110 
xP‹tSysTickH™dÀr
( );

115 
vP‹tSèπFú°Task
( );

120 
¥vTaskExôEº‹
( );

127 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

137 
pxT›OfSèck
 -= 5;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

139 
pxT›OfSèck
 -= 8;

141  
pxT›OfSèck
;

142 
	}
}

145 
	$¥vTaskExôEº‹
( )

153 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

154 
	`p‹tDISABLE_INTERRUPTS
();

156 
	}
}

162 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

165 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

166 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

170 
	`¥vSëupTimîI¡îru±
();

173 
uxCrôiˇlNe°ög
 = 0;

176 
	`vP‹tSèπFú°Task
();

180 
	}
}

183 
	$vP‹tEndScheduÀr
( )

187 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

188 
	}
}

191 
	$vP‹tYõld
( )

194 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

198 
	`__DSB
();

199 
	`__ISB
();

200 
	}
}

203 
	$vP‹tE¡îCrôiˇl
( )

205 
	`p‹tDISABLE_INTERRUPTS
();

206 
uxCrôiˇlNe°ög
++;

207 
	`__DSB
();

208 
	`__ISB
();

209 
	}
}

212 
	$vP‹tExôCrôiˇl
( )

214 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

215 
uxCrôiˇlNe°ög
--;

216 if–
uxCrôiˇlNe°ög
 == 0 )

218 
	`p‹tENABLE_INTERRUPTS
();

220 
	}
}

223 
	$xP‹tSysTickH™dÀr
( )

225 
uöt32_t
 
ulPªviousMask
;

227 
ulPªviousMask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

230 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

233 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

236 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulPªviousMask
 );

237 
	}
}

244 
	$¥vSëupTimîI¡îru±
( )

247 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

248 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

249 
	}
}

	@portable/IAR/ARM_CM0/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tBYTE_ALIGNMENT
 8

	)

115 
vP‹tYõld
( );

116 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed04 )

	)

117 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

118 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

119 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET


	)

120 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

126 
vP‹tE¡îCrôiˇl
( );

127 
vP‹tExôCrôiˇl
( );

128 
uöt32_t
 
ulSëI¡îru±MaskFromISR
( );

129 
vCÀ¨I¡îru±MaskFromISR
–
uöt32_t
 
ulMask
 );

131 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûe–"˝sid i" )

	)

132 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
 vﬁ©ûe–"˝sõ i" )

	)

133 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

134 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

135 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulSëI¡îru±MaskFromISR
()

	)

136 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vCÀ¨I¡îru±MaskFromISR
–x )

	)

141 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

144 
	#p‹tNOP
()

	)

149 #¥agm®
düg_suµªss
=
Pa082


151 #ifde‡
__˝lu•lus


	@portable/IAR/ARM_CM3/port.c

71 
	~<öåösics.h
>

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

77 #i‡
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

78 #îr‹ 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0. 
Sì
 
hâp
:

81 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


82 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

84 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

88 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

92 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

93 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

94 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

95 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

97 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

98 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

99 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

100 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

101 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

103 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

104 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

107 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

108 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

109 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

110 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

111 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

112 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

113 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

114 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

117 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

120 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

125 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

130 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


131 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

136 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

143 
vP‹tSëupTimîI¡îru±
( );

148 
xP‹tSysTickH™dÀr
( );

153 
vP‹tSèπFú°Task
( );

158 
¥vTaskExôEº‹
( );

165 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

166 
uöt32_t
 
	gulTimîCou¡sF‹O√Tick
 = 0;

173 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

174 
uöt32_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 0;

181 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

182 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 0;

190 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

191 
uöt8_t
 
	gucMaxSysCÆlPri‹ôy
 = 0;

192 
uöt32_t
 
	gulMaxPRIGROUPVÆue
 = 0;

193 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
	gpcI¡îru±Pri‹ôyRegi°îs
 = ( c⁄° vﬁ©ûêuöt8_à* c⁄° ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

201 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

205 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

207 
pxT›OfSèck
--;

208 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

209 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

211 
pxT›OfSèck
 -= 5;

212 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

213 
pxT›OfSèck
 -= 8;

215  
pxT›OfSèck
;

216 
	}
}

219 
	$¥vTaskExôEº‹
( )

227 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

228 
	`p‹tDISABLE_INTERRUPTS
();

230 
	}
}

236 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

238 #if–
c⁄figASSERT_DEFINED
 == 1 )

240 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

241 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( vﬁ©ûêuöt8_à* c⁄° ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

242 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

250 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

254 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

257 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

260 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

264 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

265  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

267 
ulMaxPRIGROUPVÆue
--;

268 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

273 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

274 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

278 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

283 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

284 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

288 
	`vP‹tSëupTimîI¡îru±
();

291 
uxCrôiˇlNe°ög
 = 0;

294 
	`vP‹tSèπFú°Task
();

298 
	}
}

301 
	$vP‹tEndScheduÀr
( )

305 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

306 
	}
}

309 
	$vP‹tYõld
( )

312 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

316 
	`__DSB
();

317 
	`__ISB
();

318 
	}
}

321 
	$vP‹tE¡îCrôiˇl
( )

323 
	`p‹tDISABLE_INTERRUPTS
();

324 
uxCrôiˇlNe°ög
++;

325 
	`__DSB
();

326 
	`__ISB
();

327 
	}
}

330 
	$vP‹tExôCrôiˇl
( )

332 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

333 
uxCrôiˇlNe°ög
--;

334 if–
uxCrôiˇlNe°ög
 == 0 )

336 
	`p‹tENABLE_INTERRUPTS
();

338 
	}
}

341 
	$xP‹tSysTickH™dÀr
( )

347 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

350 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

354 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

357 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

358 
	}
}

361 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

363 
__wók
 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

365 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

366 
TickTy≥_t
 
xModifübÀIdÀTime
;

369 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

371 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

378 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

383 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

384 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

386 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

391 
	`__dißbÀ_öãºu±
();

395 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

399 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

402 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

406 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

410 
	`__íabÀ_öãºu±
();

415 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

419 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

422 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

429 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

430 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

431 if–
xModifübÀIdÀTime
 > 0 )

433 
	`__DSB
();

434 
	`__WFI
();

435 
	`__ISB
();

437 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

443 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

444 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

448 
	`__íabÀ_öãºu±
();

450 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

452 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

458 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

463 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

465 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

468 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

475 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

483 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

487 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

491 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

499 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

500 
	`p‹tENTER_CRITICAL
();

502 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

503 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

504 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

506 
	`p‹tEXIT_CRITICAL
();

508 
	}
}

517 
__wók
 
	$vP‹tSëupTimîI¡îru±
( )

520 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

522 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

523 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

524 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

529 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

530 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

531 
	}
}

534 #if–
c⁄figASSERT_DEFINED
 == 1 )

536 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

538 
uöt32_t
 
ulCuºítI¡îru±
;

539 
uöt8_t
 
ucCuºítPri‹ôy
;

542 
__asm
 vﬁ©ûe–"mr†%0, ip§" : "Ù"–
ulCuºítI¡îru±
 ) );

545 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

548 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

573 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

589 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

590 
	}
}

	@portable/IAR/ARM_CM3/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
vP‹tYõld
( );

114 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04UL ) )

	)

115 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

117 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

118 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

122 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

125 #if–
c⁄figMAX_PRIORITIES
 > 32 )

126 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

130 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) ) )

	)

131 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) ) )

	)

135 
	~<öåösics.h
>

136 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__CLZ
––uxRódyPri‹ôõ†ËË)

	)

142 
vP‹tE¡îCrôiˇl
( );

143 
vP‹tExôCrôiˇl
( );

144 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

145 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 );

147 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

148 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

149 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

150 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

151 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

152 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
–x )

	)

156 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


157 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

158 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

165 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

166 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

169 #ifde‡
c⁄figASSERT


170 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

171 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

175 
	#p‹tNOP
()

	)

180 #¥agm®
düg_suµªss
=
Pe191


181 #¥agm®
düg_suµªss
=
Pa082


183 #ifde‡
__˝lu•lus


	@portable/IAR/ARM_CM4F/port.c

71 
	~<öåösics.h
>

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

77 #i‚de‡
__ARMVFP__


78 #îr‹ 
This
 
p‹t
 
ˇn
 
⁄ly
 
be
 
u£d
 
whí
 
the
 
¥oje˘
 
›ti⁄s
 
¨e
 
c⁄figuªd
 
to
 
íabÀ
 
h¨dw¨e
 
Êﬂtög
 
poöt
 
suµ‹t
.

81 #i‡
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

82 #îr‹ 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0. 
Sì
 
hâp
:

85 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


86 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

88 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

92 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

96 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

97 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

98 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

99 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

101 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

102 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

103 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

104 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

105 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

107 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

108 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

111 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

112 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

113 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

114 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

115 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

116 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

117 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

118 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

121 
	#p‹tFPCCR
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ef34 )

	)

122 
	#p‹tASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

125 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

126 
	#p‹tINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

129 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

134 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

139 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

146 
vP‹tSëupTimîI¡îru±
( );

151 
xP‹tSysTickH™dÀr
( );

156 
vP‹tSèπFú°Task
( );

161 
vP‹tE«bÀVFP
( );

166 
¥vTaskExôEº‹
( );

173 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

174 
uöt32_t
 
	gulTimîCou¡sF‹O√Tick
 = 0;

181 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

182 
uöt32_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 0;

189 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

190 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 0;

198 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

199 
uöt8_t
 
	gucMaxSysCÆlPri‹ôy
 = 0;

200 
uöt32_t
 
	gulMaxPRIGROUPVÆue
 = 0;

201 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
	gpcI¡îru±Pri‹ôyRegi°îs
 = ( c⁄° vﬁ©ûêuöt8_à* c⁄° ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

209 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

216 
pxT›OfSèck
--;

218 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

219 
pxT›OfSèck
--;

220 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

221 
pxT›OfSèck
--;

222 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

225 
pxT›OfSèck
 -= 5;

226 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

230 
pxT›OfSèck
--;

231 *
pxT›OfSèck
 = 
p‹tINITIAL_EXEC_RETURN
;

233 
pxT›OfSèck
 -= 8;

235  
pxT›OfSèck
;

236 
	}
}

239 
	$¥vTaskExôEº‹
( )

247 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

248 
	`p‹tDISABLE_INTERRUPTS
();

250 
	}
}

256 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

258 #if–
c⁄figASSERT_DEFINED
 == 1 )

260 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

261 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( vﬁ©ûêuöt8_à* c⁄° ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

262 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

270 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

274 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

277 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

280 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

284 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

285  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

287 
ulMaxPRIGROUPVÆue
--;

288 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

293 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

294 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

298 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

303 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

304 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

308 
	`vP‹tSëupTimîI¡îru±
();

311 
uxCrôiˇlNe°ög
 = 0;

314 
	`vP‹tE«bÀVFP
();

317 *–
p‹tFPCCR
 ) |
p‹tASPEN_AND_LSPEN_BITS
;

320 
	`vP‹tSèπFú°Task
();

324 
	}
}

327 
	$vP‹tEndScheduÀr
( )

331 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

332 
	}
}

335 
	$vP‹tYõld
( )

338 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

342 
	`__DSB
();

343 
	`__ISB
();

344 
	}
}

347 
	$vP‹tE¡îCrôiˇl
( )

349 
	`p‹tDISABLE_INTERRUPTS
();

350 
uxCrôiˇlNe°ög
++;

351 
	`__DSB
();

352 
	`__ISB
();

353 
	}
}

356 
	$vP‹tExôCrôiˇl
( )

358 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

359 
uxCrôiˇlNe°ög
--;

360 if–
uxCrôiˇlNe°ög
 == 0 )

362 
	`p‹tENABLE_INTERRUPTS
();

364 
	}
}

367 
	$xP‹tSysTickH™dÀr
( )

373 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

376 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

380 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

383 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

384 
	}
}

387 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

389 
__wók
 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

391 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

392 
TickTy≥_t
 
xModifübÀIdÀTime
;

395 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

397 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

404 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

409 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

410 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

412 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

417 
	`__dißbÀ_öãºu±
();

421 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

425 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

428 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

432 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

436 
	`__íabÀ_öãºu±
();

441 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

445 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

448 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

455 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

456 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

457 if–
xModifübÀIdÀTime
 > 0 )

459 
	`__DSB
();

460 
	`__WFI
();

461 
	`__ISB
();

463 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

469 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

470 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

474 
	`__íabÀ_öãºu±
();

476 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

478 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

484 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

489 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

491 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

494 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

501 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

509 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

513 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

517 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

525 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

526 
	`p‹tENTER_CRITICAL
();

528 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

529 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

530 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

532 
	`p‹tEXIT_CRITICAL
();

534 
	}
}

543 
__wók
 
	$vP‹tSëupTimîI¡îru±
( )

546 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

548 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

549 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

550 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

555 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

556 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

557 
	}
}

560 #if–
c⁄figASSERT_DEFINED
 == 1 )

562 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

564 
uöt32_t
 
ulCuºítI¡îru±
;

565 
uöt8_t
 
ucCuºítPri‹ôy
;

568 
__asm
 vﬁ©ûe–"mr†%0, ip§" : "Ù"–
ulCuºítI¡îru±
 ) );

571 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

574 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

599 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

615 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

616 
	}
}

	@portable/IAR/ARM_CM4F/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
vP‹tYõld
( );

114 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

117 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

118 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

122 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

125 #if–
c⁄figMAX_PRIORITIES
 > 32 )

126 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

130 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

131 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

135 
	~<öåösics.h
>

136 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__CLZ
––uxRódyPri‹ôõ†ËË)

	)

142 
vP‹tE¡îCrôiˇl
( );

143 
vP‹tExôCrôiˇl
( );

144 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

145 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 );

147 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

148 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

149 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

150 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

151 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

152 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
–x )

	)

156 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


157 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

158 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

166 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

167 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

170 #ifde‡
c⁄figASSERT


171 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

172 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

176 
	#p‹tNOP
()

	)

181 #¥agm®
düg_suµªss
=
Pe191


182 #¥agm®
düg_suµªss
=
Pa082


184 #ifde‡
__˝lu•lus


	@portable/IAR/ATMega323/port.c

66 
	~<°dlib.h
>

68 
	~"FªeRTOS.h
"

69 
	~"èsk.h
"

76 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x80 )

	)

79 
	#p‹tCLEAR_COUNTER_ON_MATCH
 ( ( 
uöt8_t
 ) 0x08 )

	)

80 
	#p‹tPRESCALE_64
 ( ( 
uöt8_t
 ) 0x03 )

	)

81 
	#p‹tCLOCK_PRESCALER
 ( ( 
uöt32_t
 ) 64 )

	)

82 
	#p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
uöt8_t
 ) 0x10 )

	)

85 
	#p‹tBYTES_USED_BY_RETURN_ADDRESS
 ( 2 )

	)

90 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
UBa£Ty≥_t
 ) 0 )

	)

91 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0x50;

97 
¥vSëupTimîI¡îru±
( );

103 
vP‹tYõldFromTick
( );

104 
vP‹tSèπ
( );

111 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

113 
uöt16_t
 
usAddªss
;

114 
SèckTy≥_t
 *
pxT›OfH¨dw¨eSèck
;

119 *
pxT›OfSèck
 = 0x11;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = 0x22;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = 0x33;

124 
pxT›OfSèck
--;

128 
pxT›OfH¨dw¨eSèck
 = 
pxT›OfSèck
;

152 
usAddªss
 = ( 
uöt16_t
 ) 
pxCode
;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

154 
pxT›OfSèck
--;

156 
usAddªss
 >>= 8;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

158 
pxT›OfSèck
--;

164 
pxT›OfSèck
 -–
c⁄figCALL_STACK_SIZE
 - 2 );

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

175 
pxT›OfSèck
--;

179 
pxT›OfH¨dw¨eSèck
 -
p‹tBYTES_USED_BY_RETURN_ADDRESS
;

180 
usAddªss
 = ( 
uöt16_t
 ) 
pxT›OfH¨dw¨eSèck
;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

184 
pxT›OfSèck
--;

187 
usAddªss
 >>= 8;

188 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

189 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04;

202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08;

210 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09;

212 
pxT›OfSèck
--;

213 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10;

214 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11;

216 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12;

218 
pxT›OfSèck
--;

219 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x13;

220 
pxT›OfSèck
--;

221 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x14;

222 
pxT›OfSèck
--;

223 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x15;

224 
pxT›OfSèck
--;

227 
usAddªss
 = ( 
uöt16_t
 ) 
pvP¨amëîs
;

228 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

229 
pxT›OfSèck
--;

231 
usAddªss
 >>= 8;

232 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
usAddªss
 & ( 
uöt16_t
 ) 0x00ff );

233 
pxT›OfSèck
--;

235 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x18;

236 
pxT›OfSèck
--;

237 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x19;

238 
pxT›OfSèck
--;

239 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x20;

240 
pxT›OfSèck
--;

241 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x21;

242 
pxT›OfSèck
--;

243 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22;

244 
pxT›OfSèck
--;

245 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x23;

246 
pxT›OfSèck
--;

247 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x24;

248 
pxT›OfSèck
--;

249 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x25;

250 
pxT›OfSèck
--;

251 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x26;

252 
pxT›OfSèck
--;

253 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x27;

254 
pxT›OfSèck
--;

259 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x30;

260 
pxT›OfSèck
--;

261 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x031;

263 
pxT›OfSèck
--;

264 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

268  
pxT›OfSèck
;

269 
	}
}

272 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

275 
	`¥vSëupTimîI¡îru±
();

280 
	`vP‹tSèπ
();

283  
pdTRUE
;

284 
	}
}

287 
	$vP‹tEndScheduÀr
( )

291 
	}
}

297 
	$¥vSëupTimîI¡îru±
( )

299 
uöt32_t
 
ulCom∑ªM©ch
;

300 
uöt8_t
 
ucHighByã
, 
ucLowByã
;

305 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

308 
ulCom∑ªM©ch
 /
p‹tCLOCK_PRESCALER
;

311 
ulCom∑ªM©ch
 -–
uöt32_t
 ) 1;

315 
ucLowByã
 = ( 
uöt8_t
 ) ( 
ulCom∑ªM©ch
 & ( 
uöt32_t
 ) 0xff );

316 
ulCom∑ªM©ch
 >>= 8;

317 
ucHighByã
 = ( 
uöt8_t
 ) ( 
ulCom∑ªM©ch
 & ( 
uöt32_t
 ) 0xff );

318 
OCR1AH
 = 
ucHighByã
;

319 
OCR1AL
 = 
ucLowByã
;

322 
ucLowByã
 = 
p‹tCLEAR_COUNTER_ON_MATCH
 | 
p‹tPRESCALE_64
;

323 
TCCR1B
 = 
ucLowByã
;

327 
TIMSK
 |
p‹tCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

328 
	}
}

331 #i‡
c⁄figUSE_PREEMPTION
 == 1

338 
__èsk
 
	$SIG_OUTPUT_COMPARE1A
( )

340 
	`vP‹tYõldFromTick
();

341 
	`asm
( "reti" );

342 
	}
}

354 
__öãºu±
 
	$SIG_OUTPUT_COMPARE1A
( )

356 
	`xTaskIn¸emítTick
();

357 
	}
}

361 
	$vP‹tE¡îCrôiˇl
( )

363 
	`p‹tDISABLE_INTERRUPTS
();

364 
uxCrôiˇlNe°ög
++;

365 
	}
}

368 
	$vP‹tExôCrôiˇl
( )

370 
uxCrôiˇlNe°ög
--;

371 if–
uxCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

373 
	`p‹tENABLE_INTERRUPTS
();

375 
	}
}

	@portable/IAR/ATMega323/portmacro.h

73 #i‚de‡
PORTMACRO_H


74 
	#PORTMACRO_H


	)

76 #ifde‡
__˝lu•lus


91 
	#p‹tCHAR
 

	)

92 
	#p‹tFLOAT
 

	)

93 
	#p‹tDOUBLE
 

	)

94 
	#p‹tLONG
 

	)

95 
	#p‹tSHORT
 

	)

96 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

97 
	#p‹tBASE_TYPE
 

	)

98 
	#p‹tPOINTER_SIZE_TYPE
 
uöt16_t


	)

100 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

101 sig√d 
	tBa£Ty≥_t
;

102 
	tUBa£Ty≥_t
;

104 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

105 
uöt16_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

108 
uöt32_t
 
	tTickTy≥_t
;

109 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

115 
vP‹tE¡îCrôiˇl
( );

116 
vP‹tExôCrôiˇl
( );

117 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

118 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

120 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`asm
–"˛i" )

	)

121 
	#p‹tENABLE_INTERRUPTS
(Ë
	`asm
–"£i" )

	)

125 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

126 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

127 
	#p‹tBYTE_ALIGNMENT
 1

	)

128 
	#p‹tNOP
(Ë
	`asm
–"n›" )

	)

132 
vP‹tYõld
( );

133 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

135 #ifde‡
IAR_MEGA_AVR


136 
	#outb
–
PORT
, 
VALUE
 ) PORT = 
	)
VALUE

141 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

144 #ifde‡
__˝lu•lus


	@portable/IAR/AVR32_UC3/port.c

82 
	~"FªeRTOS.h
"

83 
	~"èsk.h
"

86 
	~<avr32/io.h
>

87 
	~<öåösics.h
>

88 
	~"gpio.h
"

90 #i‡
c⁄figDBG


91 
	~"ußπ.h
"

94 #if–
c⁄figTICK_USE_TC
==1 )

95 
	~"tc.h
"

100 
	#p‹tINITIAL_SR
 ( ( 
SèckTy≥_t
 ) 0x00400000 )

	)

101 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 0 )

	)

104 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

105 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

107 #if–
c⁄figTICK_USE_TC
==0 )

108 
¥vScheduÀNextTick
( );

110 
¥vCÀ¨TcI¡
( );

114 
¥vSëupTimîI¡îru±
( );

122 
	$__low_Àvñ_öô
()

124 #i‡
c⁄figHEAP_INIT


125 #¥agm®
£gmít
 = "HEAP"

126 
Ba£Ty≥_t
 *
pxMem
;

130 
	`ENABLE_ALL_EXCEPTIONS
();

133 
	`INTC_öô_öãºu±s
();

135 #i‡
c⁄figHEAP_INIT


138  
pxMem
 = 
	`__£gmít_begö
–"HEAP" );ÖxMem < ( 
Ba£Ty≥_t
 * ) 
	`__£gmít_íd
( "HEAP" ); )

140 *
pxMem
++ = 0xA5A5A5A5;

146 #i‡
c⁄figDBG


148 c⁄° 
gpio_m≠_t
 
DBG_USART_GPIO_MAP
 =

150 { 
c⁄figDBG_USART_RX_PIN
, 
c⁄figDBG_USART_RX_FUNCTION
 },

151 { 
c⁄figDBG_USART_TX_PIN
, 
c⁄figDBG_USART_TX_FUNCTION
 }

154 c⁄° 
ußπ_›ti⁄s_t
 
DBG_USART_OPTIONS
 =

156 .
baudøã
 = 
c⁄figDBG_USART_BAUDRATE
,

157 .
ch¨Àngth
 = 8,

158 .
∑rôyty≥
 = 
USART_NO_PARITY
,

159 .
°›bôs
 = 
USART_1_STOPBIT
,

160 .
ch™√lmode
 = 
USART_NORMAL_CHMODE


164 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
°dio_ußπ_ba£
;

165 
°dio_ußπ_ba£
 = 
c⁄figDBG_USART
;

166 
	`gpio_íabÀ_moduÀ
–
DBG_USART_GPIO_MAP
,

167 –
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

168 
	`ußπ_öô_rs232
(
c⁄figDBG_USART
, &
DBG_USART_OPTIONS
, 
c⁄figCPU_CLOCK_HZ
);

174 
	}
}

178 *
	$pvP‹tRóŒoc
–*
pv
, 
size_t
 
xW™ãdSize
 )

180 *
pvRëu∫
;

182 
	`vTaskSu•ídAŒ
();

184 
pvRëu∫
 = 
	`ªÆloc
–
pv
, 
xW™ãdSize
 );

186 
	`xTaskResumeAŒ
();

188  
pvRëu∫
;

189 
	}
}

196 #¥agm®
shadow_ªgi°îs
 = 
fuŒ


197 
	$vTick
( )

200 
	`p‹tSAVE_CONTEXT_OS_INT
();

202 #if–
c⁄figTICK_USE_TC
==1 )

204 
	`¥vCÀ¨TcI¡
();

208 
	`¥vScheduÀNextTick
();

213 
	`p‹tENTER_CRITICAL
();

214 
	`xTaskIn¸emítTick
();

215 
	`p‹tEXIT_CRITICAL
();

218 
	`p‹tRESTORE_CONTEXT_OS_INT
();

219 
	}
}

222 #¥agm®
shadow_ªgi°îs
 = 
fuŒ


223 
	$SCALLYõld
( )

226 
	`p‹tSAVE_CONTEXT_SCALL
();

227 
	`vTaskSwôchC⁄ãxt
();

228 
	`p‹tRESTORE_CONTEXT_SCALL
();

229 
	}
}

236 #¥agm®
›timize
 = 
no_ölöe


237 
	$vP‹tE¡îCrôiˇl
( )

240 
	`p‹tDISABLE_INTERRUPTS
();

245 
ulCrôiˇlNe°ög
++;

246 
	}
}

249 #¥agm®
›timize
 = 
no_ölöe


250 
	$vP‹tExôCrôiˇl
( )

252 if(
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
)

254 
ulCrôiˇlNe°ög
--;

255 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

258 
	`p‹tENABLE_INTERRUPTS
();

261 
	}
}

270 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

276 
pxT›OfSèck
--;

277 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x08080808;

278 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x09090909;

279 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x0A0A0A0A;

280 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x0B0B0B0B;

281 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

282 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xDEADBEEF;

283 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

284 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SR
;

285 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xFF0000FF;

286 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x01010101;

287 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x02020202;

288 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x03030303;

289 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x04040404;

290 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x05050505;

291 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x06060606;

292 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x07070707;

293 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_NESTING
;

295  
pxT›OfSèck
;

296 
	}
}

299 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

303 
	`¥vSëupTimîI¡îru±
();

306 
	`p‹tRESTORE_CONTEXT
();

310 
	}
}

313 
	$vP‹tEndScheduÀr
( )

317 
	}
}

322 #if–
c⁄figTICK_USE_TC
==0 )

323 
	$¥vScheduÀFú°Tick
()

325 
uöt32_t
 
lCy˛es
;

327 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

328 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

331 if(0 =
lCy˛es
)

333 
lCy˛es
++;

335 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

336 
	}
}

338 #¥agm®
›timize
 = 
no_ölöe


339 
	$¥vScheduÀNextTick
()

341 
uöt32_t
 
lCy˛es
, 
lCou¡
;

343 
lCy˛es
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COMPARE
);

344 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

347 if(0 =
lCy˛es
)

349 
lCy˛es
++;

351 
lCou¡
 = 
	`Gë_sy°em_ªgi°î
(
AVR32_COUNT
);

352 if–
lCy˛es
 < 
lCou¡
 )

354 
lCy˛es
 +(
c⁄figCPU_CLOCK_HZ
/
c⁄figTICK_RATE_HZ
);

356 
	`Së_sy°em_ªgi°î
(
AVR32_COMPARE
, 
lCy˛es
);

357 
	}
}

359 #¥agm®
›timize
 = 
no_ölöe


360 
	$¥vCÀ¨TcI¡
()

362 
AVR32_TC
.
ch™√l
[
c⁄figTICK_TC_CHANNEL
].
§
;

363 
	}
}

368 
	$¥vSëupTimîI¡îru±
()

370 #if–
c⁄figTICK_USE_TC
==1 )

372 vﬁ©ûê
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

375 
tc_wavef‹m_›t_t
 
wavef‹m_›t
 =

377 .
ch™√l
 = 
c⁄figTICK_TC_CHANNEL
,

379 .
bswåg
 = 
TC_EVT_EFFECT_NOOP
,

380 .
bìvt
 = 
TC_EVT_EFFECT_NOOP
,

381 .
b˝c
 = 
TC_EVT_EFFECT_NOOP
,

382 .
b˝b
 = 
TC_EVT_EFFECT_NOOP
,

384 .
aswåg
 = 
TC_EVT_EFFECT_NOOP
,

385 .
´evt
 = 
TC_EVT_EFFECT_NOOP
,

386 .
a˝c
 = 
TC_EVT_EFFECT_NOOP
,

387 .
a˝a
 = 
TC_EVT_EFFECT_NOOP
,

389 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

390 .
íërg
 = 
FALSE
,

391 .
ìvt
 = 0,

392 .
ìvãdg
 = 
TC_SEL_NO_EDGE
,

393 .
˝cdis
 = 
FALSE
,

394 .
˝c°›
 = 
FALSE
,

396 .
bur°
 = 
FALSE
,

397 .
˛ki
 = 
FALSE
,

398 .
tc˛ks
 = 
TC_CLOCK_SOURCE_TC2


401 
tc_öãºu±_t
 
tc_öãºu±
 =

403 .
ërgs
=0,

404 .
ldrbs
=0,

405 .
ldøs
=0,

406 .
˝cs
 =1,

407 .
˝bs
 =0,

408 .
˝as
 =0,

409 .
lovrs
=0,

410 .
covfs
=0,

416 
	`p‹tDISABLE_INTERRUPTS
();

421 #if–
c⁄figTICK_USE_TC
==1 )

423 
	`INTC_ªgi°î_öãºu±
((
__öt_h™dÀr
)&
vTick
, 
c⁄figTICK_TC_IRQ
, 
INT0
);

426 
	`tc_öô_wavef‹m
(
tc
, &
wavef‹m_›t
);

431 
	`tc_wrôe_rc
–
tc
, 
c⁄figTICK_TC_CHANNEL
, ( 
c⁄figPBA_CLOCK_HZ
 / 4Ë/ 
c⁄figTICK_RATE_HZ
 );

433 
	`tc_c⁄figuª_öãºu±s
–
tc
, 
c⁄figTICK_TC_CHANNEL
, &
tc_öãºu±
 );

436 
	`tc_°¨t
(
tc
, 
c⁄figTICK_TC_CHANNEL
);

440 
	`INTC_ªgi°î_öãºu±
((
__öt_h™dÀr
)&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

441 
	`¥vScheduÀFú°Tick
();

444 
	}
}

	@portable/IAR/AVR32_UC3/portmacro.h

82 #i‚de‡
PORTMACRO_H


83 
	#PORTMACRO_H


	)

94 
	~<avr32/io.h
>

95 
	~"ötc.h
"

96 
	~"compûî.h
"

98 #ifde‡
__˝lu•lus


104 
	#p‹tCHAR
 

	)

105 
	#p‹tFLOAT
 

	)

106 
	#p‹tDOUBLE
 

	)

107 
	#p‹tLONG
 

	)

108 
	#p‹tSHORT
 

	)

109 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

110 
	#p‹tBASE_TYPE
 

	)

112 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

113 
	tBa£Ty≥_t
;

114 
	tUBa£Ty≥_t
;

117 
	#TASK_DELAY_MS
(
x
Ë–(xË/
p‹tTICK_PERIOD_MS
 )

	)

118 
	#TASK_DELAY_S
(
x
Ë–(x)*1000 /
p‹tTICK_PERIOD_MS
 )

	)

119 
	#TASK_DELAY_MIN
(
x
Ë–(x)*60*1000/
p‹tTICK_PERIOD_MS
 )

	)

121 
	#c⁄figTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
c⁄figTICK_TC_CHANNEL
)

	)

123 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

124 
uöt16_t
 
	tTickTy≥_t
;

125 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

127 
uöt32_t
 
	tTickTy≥_t
;

128 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

133 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

134 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

135 
	#p‹tBYTE_ALIGNMENT
 4

	)

136 
	#p‹tNOP
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("n›");}

	)

143 
	#DISABLE_ALL_EXCEPTIONS
(Ë
	`DißbÀ_globÆ_ex˚±i⁄
()

	)

144 
	#ENABLE_ALL_EXCEPTIONS
(Ë
	`E«bÀ_globÆ_ex˚±i⁄
()

	)

146 
	#DISABLE_ALL_INTERRUPTS
(Ë
	`DißbÀ_globÆ_öãºu±
()

	)

147 
	#ENABLE_ALL_INTERRUPTS
(Ë
	`E«bÀ_globÆ_öãºu±
()

	)

149 
	#DISABLE_INT_LEVEL
(
öt_Àv
Ë
	`DißbÀ_öãºu±_Àvñ
(öt_Àv)

	)

150 
	#ENABLE_INT_LEVEL
(
öt_Àv
Ë
	`E«bÀ_öãºu±_Àvñ
(öt_Àv)

	)

166 #i‡
c⁄figDBG


167 
	#p‹tDBG_TRACE
(...Ë\

	)

169 
Âuts
(
__FILE__
 ":" 
ASTRINGZ
(
__LINE__
Ë": ", 
°dout
); \

170 
¥ötf
(
__VA_ARGS__
); \

171 
Âuts
("\r\n", 
°dout
); \

174 
	#p‹tDBG_TRACE
(...)

	)

179 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`DISABLE_ALL_INTERRUPTS
()

	)

180 
	#p‹tENABLE_INTERRUPTS
(Ë
	`ENABLE_ALL_INTERRUPTS
()

	)

183 
vP‹tE¡îCrôiˇl
( );

184 
vP‹tExôCrôiˇl
( );

186 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

187 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

191 *
pvP‹tRóŒoc
–*
pv
, 
size_t
 
xSize
 );

200 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

202 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

203 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

205 
__asm__
 
__vﬁ©ûe__
 ( \

207 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

208 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

214 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

215 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

227 "mt§ "
ASTRINGZ
(
AVR32_SR
)",Ñ0 \n\t"\

235 
	gulCrôiˇlNe°ög
; \

236 
	gpxCuºítTCB
; \

272 #i‡
c⁄figUSE_PREEMPTION
 == 0

277 
	#p‹tSAVE_CONTEXT_OS_INT
(Ë\

	)

280 
__asm__
 
__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

289 
	#p‹tRESTORE_CONTEXT_OS_INT
(Ë\

	)

291 
__asm__
 
__vﬁ©ûe__
 ( \

306 
	#p‹tSAVE_CONTEXT_OS_INT
(Ë\

	)

308 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

309 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

314 
__asm__
 
__vﬁ©ûe__
 ( \

319 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

320 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

335 "brhò LABEL_INT_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

342 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

343 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

347 "LABEL_INT_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":" \

354 
	#p‹tRESTORE_CONTEXT_OS_INT
(Ë\

	)

356 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

357 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

366 
__asm__
 
__vﬁ©ûe__
 ( \

370 "brhò LABEL_INT_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
) \

376 
p‹tENTER_CRITICAL
(); \

377 
vTaskSwôchC⁄ãxt
(); \

378 
p‹tEXIT_CRITICAL
(); \

382 
__asm__
 
__vﬁ©ûe__
 ( \

384 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

385 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

389 "LABEL_INT_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

393 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

394 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

405 
	gulCrôiˇlNe°ög
; \

406 
	gpxCuºítTCB
; \

418 
	#p‹tSAVE_CONTEXT_SCALL
(Ë\

	)

420 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

421 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

433 
__asm__
 
__vﬁ©ûe__
 ( \

457 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

458 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

467 
p‹tENTER_CRITICAL
(); \

470 
__asm__
 
__vﬁ©ûe__
 ( \

471 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

472 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

481 
	#p‹tRESTORE_CONTEXT_SCALL
(Ë\

	)

483 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

484 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

489 
__asm__
 
__vﬁ©ûe__
 ( \

490 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

491 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

497 
p‹tEXIT_CRITICAL
(); \

499 
__asm__
 
__vﬁ©ûe__
 ( \

502 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

503 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

528 
	gulCrôiˇlNe°ög
; \

529 
	gpxCuºítTCB
; \

537 #i‡
c⁄figUSE_PREEMPTION
 == 0

543 
	#p‹tENTER_SWITCHING_ISR
(Ë\

	)

546 
__asm__
 
__vﬁ©ûe__
 ("stm --sp,Ñ0-r7"); \

555 
	#p‹tEXIT_SWITCHING_ISR
(Ë\

	)

557 
__asm__
 
__vﬁ©ûe__
 ( \

573 
	#p‹tENTER_SWITCHING_ISR
(Ë\

	)

575 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

576 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

581 
__asm__
 
__vﬁ©ûe__
 ( \

586 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

587 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

602 "brhò LABEL_ISR_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

605 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

606 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

610 "LABEL_ISR_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":" \

618 
	#p‹tEXIT_SWITCHING_ISR
(Ë\

	)

620 vﬁ©ûê
uöt32_t
 
ulCrôiˇlNe°ög
; \

621 vﬁ©ûê*vﬁ©ûê
pxCuºítTCB
; \

623 
__asm__
 
__vﬁ©ûe__
 ( \

632 "brhò LABEL_ISR_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

638 "b∫ê LABEL_ISR_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":C" \

642 
p‹tENTER_CRITICAL
(); \

643 
vTaskSwôchC⁄ãxt
(); \

644 
p‹tEXIT_CRITICAL
(); \

646 
__asm__
 
__vﬁ©ûe__
 ( \

647 "LABEL_ISR_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

654 "movÑ8, LWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

655 "‹hÑ8, HWRD("
ASTRINGZ
(
pxCuºítTCB
)") \n\t"\

659 "LABEL_ISR_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

663 "movÑ8, LWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

664 "‹hÑ8, HWRD("
ASTRINGZ
(
ulCrôiˇlNe°ög
)") \n\t"\

675 
	gulCrôiˇlNe°ög
; \

676 
	gpxCuºítTCB
; \

682 
	#p‹tYIELD
(Ë{
__asm__
 
	`__vﬁ©ûe__
 ("sˇŒ");}

	)

685 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

686 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

688 #ifde‡
__˝lu•lus


	@portable/IAR/AVR32_UC3/read.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"ußπ.h
"

49 
	g_STD_BEGIN


52 #¥agm®
moduÀ_«me
 = "?__read"

55 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
°dio_ußπ_ba£
;

68 
size_t
 
	$__ªad
(
h™dÀ
, 
uöt8_t
 *
buf„r
, 
size_t
 
size
)

70 
nCh¨s
 = 0;

74 i‡(
h™dÀ
 !
_LLIO_STDIN
)

76  
_LLIO_ERROR
;

79 ; 
size
 > 0; --size)

81 
c
 = 
	`ußπ_gëch¨
(
°dio_ußπ_ba£
);

82 i‡(
c
 < 0)

85 *
buf„r
++ = 
c
;

86 ++
nCh¨s
;

89  
nCh¨s
;

90 
	}
}

93 
	g_STD_END


	@portable/IAR/AVR32_UC3/write.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"ußπ.h
"

49 
	g_STD_BEGIN


52 #¥agm®
moduÀ_«me
 = "?__write"

56 
__no_öô
 vﬁ©ûê
avr32_ußπ_t
 *vﬁ©ûê
	g°dio_ußπ_ba£
;

72 
size_t
 
	$__wrôe
(
h™dÀ
, c⁄° 
uöt8_t
 *
buf„r
, 
size_t
 
size
)

74 
size_t
 
nCh¨s
 = 0;

76 i‡(
buf„r
 == 0)

84 i‡(
h™dÀ
 !
_LLIO_STDOUT
 && h™dÀ !
_LLIO_STDERR
)

86  
_LLIO_ERROR
;

89 ; 
size
 != 0; --size)

91 i‡(
	`ußπ_putch¨
(
°dio_ußπ_ba£
, *
buf„r
++) < 0)

93  
_LLIO_ERROR
;

96 ++
nCh¨s
;

99  
nCh¨s
;

100 
	}
}

103 
	g_STD_END


	@portable/IAR/AtmelSAM7S64/AT91SAM7S64.h

32 #i‚de‡
AT91SAM7S64_H


33 
	#AT91SAM7S64_H


	)

35 vﬁ©ûê
	tAT91_REG
;

40 
	s_AT91S_SYSC
 {

41 
AT91_REG
 
	mSYSC_AIC_SMR
[32];

42 
AT91_REG
 
	mSYSC_AIC_SVR
[32];

43 
AT91_REG
 
	mSYSC_AIC_IVR
;

44 
AT91_REG
 
	mSYSC_AIC_FVR
;

45 
AT91_REG
 
	mSYSC_AIC_ISR
;

46 
AT91_REG
 
	mSYSC_AIC_IPR
;

47 
AT91_REG
 
	mSYSC_AIC_IMR
;

48 
AT91_REG
 
	mSYSC_AIC_CISR
;

49 
AT91_REG
 
	mRe£rved0
[2];

50 
AT91_REG
 
	mSYSC_AIC_IECR
;

51 
AT91_REG
 
	mSYSC_AIC_IDCR
;

52 
AT91_REG
 
	mSYSC_AIC_ICCR
;

53 
AT91_REG
 
	mSYSC_AIC_ISCR
;

54 
AT91_REG
 
	mSYSC_AIC_EOICR
;

55 
AT91_REG
 
	mSYSC_AIC_SPU
;

56 
AT91_REG
 
	mSYSC_AIC_DCR
;

57 
AT91_REG
 
	mRe£rved1
[1];

58 
AT91_REG
 
	mSYSC_AIC_FFER
;

59 
AT91_REG
 
	mSYSC_AIC_FFDR
;

60 
AT91_REG
 
	mSYSC_AIC_FFSR
;

61 
AT91_REG
 
	mRe£rved2
[45];

62 
AT91_REG
 
	mSYSC_DBGU_CR
;

63 
AT91_REG
 
	mSYSC_DBGU_MR
;

64 
AT91_REG
 
	mSYSC_DBGU_IER
;

65 
AT91_REG
 
	mSYSC_DBGU_IDR
;

66 
AT91_REG
 
	mSYSC_DBGU_IMR
;

67 
AT91_REG
 
	mSYSC_DBGU_CSR
;

68 
AT91_REG
 
	mSYSC_DBGU_RHR
;

69 
AT91_REG
 
	mSYSC_DBGU_THR
;

70 
AT91_REG
 
	mSYSC_DBGU_BRGR
;

71 
AT91_REG
 
	mRe£rved3
[7];

72 
AT91_REG
 
	mSYSC_DBGU_C1R
;

73 
AT91_REG
 
	mSYSC_DBGU_C2R
;

74 
AT91_REG
 
	mSYSC_DBGU_FNTR
;

75 
AT91_REG
 
	mRe£rved4
[45];

76 
AT91_REG
 
	mSYSC_DBGU_RPR
;

77 
AT91_REG
 
	mSYSC_DBGU_RCR
;

78 
AT91_REG
 
	mSYSC_DBGU_TPR
;

79 
AT91_REG
 
	mSYSC_DBGU_TCR
;

80 
AT91_REG
 
	mSYSC_DBGU_RNPR
;

81 
AT91_REG
 
	mSYSC_DBGU_RNCR
;

82 
AT91_REG
 
	mSYSC_DBGU_TNPR
;

83 
AT91_REG
 
	mSYSC_DBGU_TNCR
;

84 
AT91_REG
 
	mSYSC_DBGU_PTCR
;

85 
AT91_REG
 
	mSYSC_DBGU_PTSR
;

86 
AT91_REG
 
	mRe£rved5
[54];

87 
AT91_REG
 
	mSYSC_PIOA_PER
;

88 
AT91_REG
 
	mSYSC_PIOA_PDR
;

89 
AT91_REG
 
	mSYSC_PIOA_PSR
;

90 
AT91_REG
 
	mRe£rved6
[1];

91 
AT91_REG
 
	mSYSC_PIOA_OER
;

92 
AT91_REG
 
	mSYSC_PIOA_ODR
;

93 
AT91_REG
 
	mSYSC_PIOA_OSR
;

94 
AT91_REG
 
	mRe£rved7
[1];

95 
AT91_REG
 
	mSYSC_PIOA_IFER
;

96 
AT91_REG
 
	mSYSC_PIOA_IFDR
;

97 
AT91_REG
 
	mSYSC_PIOA_IFSR
;

98 
AT91_REG
 
	mRe£rved8
[1];

99 
AT91_REG
 
	mSYSC_PIOA_SODR
;

100 
AT91_REG
 
	mSYSC_PIOA_CODR
;

101 
AT91_REG
 
	mSYSC_PIOA_ODSR
;

102 
AT91_REG
 
	mSYSC_PIOA_PDSR
;

103 
AT91_REG
 
	mSYSC_PIOA_IER
;

104 
AT91_REG
 
	mSYSC_PIOA_IDR
;

105 
AT91_REG
 
	mSYSC_PIOA_IMR
;

106 
AT91_REG
 
	mSYSC_PIOA_ISR
;

107 
AT91_REG
 
	mSYSC_PIOA_MDER
;

108 
AT91_REG
 
	mSYSC_PIOA_MDDR
;

109 
AT91_REG
 
	mSYSC_PIOA_MDSR
;

110 
AT91_REG
 
	mRe£rved9
[1];

111 
AT91_REG
 
	mSYSC_PIOA_PPUDR
;

112 
AT91_REG
 
	mSYSC_PIOA_PPUER
;

113 
AT91_REG
 
	mSYSC_PIOA_PPUSR
;

114 
AT91_REG
 
	mRe£rved10
[1];

115 
AT91_REG
 
	mSYSC_PIOA_ASR
;

116 
AT91_REG
 
	mSYSC_PIOA_BSR
;

117 
AT91_REG
 
	mSYSC_PIOA_ABSR
;

118 
AT91_REG
 
	mRe£rved11
[9];

119 
AT91_REG
 
	mSYSC_PIOA_OWER
;

120 
AT91_REG
 
	mSYSC_PIOA_OWDR
;

121 
AT91_REG
 
	mSYSC_PIOA_OWSR
;

122 
AT91_REG
 
	mRe£rved12
[469];

123 
AT91_REG
 
	mSYSC_PMC_SCER
;

124 
AT91_REG
 
	mSYSC_PMC_SCDR
;

125 
AT91_REG
 
	mSYSC_PMC_SCSR
;

126 
AT91_REG
 
	mRe£rved13
[1];

127 
AT91_REG
 
	mSYSC_PMC_PCER
;

128 
AT91_REG
 
	mSYSC_PMC_PCDR
;

129 
AT91_REG
 
	mSYSC_PMC_PCSR
;

130 
AT91_REG
 
	mRe£rved14
[1];

131 
AT91_REG
 
	mSYSC_PMC_MOR
;

132 
AT91_REG
 
	mSYSC_PMC_MCFR
;

133 
AT91_REG
 
	mRe£rved15
[1];

134 
AT91_REG
 
	mSYSC_PMC_PLLR
;

135 
AT91_REG
 
	mSYSC_PMC_MCKR
;

136 
AT91_REG
 
	mRe£rved16
[3];

137 
AT91_REG
 
	mSYSC_PMC_PCKR
[8];

138 
AT91_REG
 
	mSYSC_PMC_IER
;

139 
AT91_REG
 
	mSYSC_PMC_IDR
;

140 
AT91_REG
 
	mSYSC_PMC_SR
;

141 
AT91_REG
 
	mSYSC_PMC_IMR
;

142 
AT91_REG
 
	mRe£rved17
[36];

143 
AT91_REG
 
	mSYSC_RSTC_RCR
;

144 
AT91_REG
 
	mSYSC_RSTC_RSR
;

145 
AT91_REG
 
	mSYSC_RSTC_RMR
;

146 
AT91_REG
 
	mRe£rved18
[5];

147 
AT91_REG
 
	mSYSC_RTTC_RTMR
;

148 
AT91_REG
 
	mSYSC_RTTC_RTAR
;

149 
AT91_REG
 
	mSYSC_RTTC_RTVR
;

150 
AT91_REG
 
	mSYSC_RTTC_RTSR
;

151 
AT91_REG
 
	mSYSC_PITC_PIMR
;

152 
AT91_REG
 
	mSYSC_PITC_PISR
;

153 
AT91_REG
 
	mSYSC_PITC_PIVR
;

154 
AT91_REG
 
	mSYSC_PITC_PIIR
;

155 
AT91_REG
 
	mSYSC_WDTC_WDCR
;

156 
AT91_REG
 
	mSYSC_WDTC_WDMR
;

157 
AT91_REG
 
	mSYSC_WDTC_WDSR
;

158 
AT91_REG
 
	mRe£rved19
[5];

159 
AT91_REG
 
	mSYSC_SYSC_VRPM
;

160 } 
	tAT91S_SYSC
, *
	tAT91PS_SYSC
;

163 
	#AT91C_SYSC_PSTDBY
 (() 0x1 << 0)

164 

	)

168 
	s_AT91S_AIC
 {

169 
AT91_REG
 
	mAIC_SMR
[32];

170 
AT91_REG
 
	mAIC_SVR
[32];

171 
AT91_REG
 
	mAIC_IVR
;

172 
AT91_REG
 
	mAIC_FVR
;

173 
AT91_REG
 
	mAIC_ISR
;

174 
AT91_REG
 
	mAIC_IPR
;

175 
AT91_REG
 
	mAIC_IMR
;

176 
AT91_REG
 
	mAIC_CISR
;

177 
AT91_REG
 
	mRe£rved0
[2];

178 
AT91_REG
 
	mAIC_IECR
;

179 
AT91_REG
 
	mAIC_IDCR
;

180 
AT91_REG
 
	mAIC_ICCR
;

181 
AT91_REG
 
	mAIC_ISCR
;

182 
AT91_REG
 
	mAIC_EOICR
;

183 
AT91_REG
 
	mAIC_SPU
;

184 
AT91_REG
 
	mAIC_DCR
;

185 
AT91_REG
 
	mRe£rved1
[1];

186 
AT91_REG
 
	mAIC_FFER
;

187 
AT91_REG
 
	mAIC_FFDR
;

188 
AT91_REG
 
	mAIC_FFSR
;

189 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

192 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

193 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

194 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

195 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

196 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (() 0x0 << 5)

197 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (() 0x1 << 5)

198 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (() 0x2 << 5)

199 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (() 0x3 << 5)

201 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

202 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

204 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

205 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

206 

	)

210 
	s_AT91S_DBGU
 {

211 
AT91_REG
 
	mDBGU_CR
;

212 
AT91_REG
 
	mDBGU_MR
;

213 
AT91_REG
 
	mDBGU_IER
;

214 
AT91_REG
 
	mDBGU_IDR
;

215 
AT91_REG
 
	mDBGU_IMR
;

216 
AT91_REG
 
	mDBGU_CSR
;

217 
AT91_REG
 
	mDBGU_RHR
;

218 
AT91_REG
 
	mDBGU_THR
;

219 
AT91_REG
 
	mDBGU_BRGR
;

220 
AT91_REG
 
	mRe£rved0
[7];

221 
AT91_REG
 
	mDBGU_C1R
;

222 
AT91_REG
 
	mDBGU_C2R
;

223 
AT91_REG
 
	mDBGU_FNTR
;

224 
AT91_REG
 
	mRe£rved1
[45];

225 
AT91_REG
 
	mDBGU_RPR
;

226 
AT91_REG
 
	mDBGU_RCR
;

227 
AT91_REG
 
	mDBGU_TPR
;

228 
AT91_REG
 
	mDBGU_TCR
;

229 
AT91_REG
 
	mDBGU_RNPR
;

230 
AT91_REG
 
	mDBGU_RNCR
;

231 
AT91_REG
 
	mDBGU_TNPR
;

232 
AT91_REG
 
	mDBGU_TNCR
;

233 
AT91_REG
 
	mDBGU_PTCR
;

234 
AT91_REG
 
	mDBGU_PTSR
;

235 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

238 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

239 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

240 
	#AT91C_US_RXEN
 (() 0x1 << 4)

241 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

242 
	#AT91C_US_TXEN
 (() 0x1 << 6)

243 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

245 
	#AT91C_US_PAR
 (() 0x7 << 9)

246 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

247 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

248 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

249 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

250 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

251 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

252 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

253 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

254 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

255 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

256 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

258 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

259 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

260 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

261 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

262 
	#AT91C_US_OVRE
 (() 0x1 << 5)

263 
	#AT91C_US_FRAME
 (() 0x1 << 6)

264 
	#AT91C_US_PARE
 (() 0x1 << 7)

265 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

266 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

267 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

268 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

269 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

274 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

275 

	)

279 
	s_AT91S_PDC
 {

280 
AT91_REG
 
	mPDC_RPR
;

281 
AT91_REG
 
	mPDC_RCR
;

282 
AT91_REG
 
	mPDC_TPR
;

283 
AT91_REG
 
	mPDC_TCR
;

284 
AT91_REG
 
	mPDC_RNPR
;

285 
AT91_REG
 
	mPDC_RNCR
;

286 
AT91_REG
 
	mPDC_TNPR
;

287 
AT91_REG
 
	mPDC_TNCR
;

288 
AT91_REG
 
	mPDC_PTCR
;

289 
AT91_REG
 
	mPDC_PTSR
;

290 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

293 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

294 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

295 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

296 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

298 

	)

302 
	s_AT91S_PIO
 {

303 
AT91_REG
 
	mPIO_PER
;

304 
AT91_REG
 
	mPIO_PDR
;

305 
AT91_REG
 
	mPIO_PSR
;

306 
AT91_REG
 
	mRe£rved0
[1];

307 
AT91_REG
 
	mPIO_OER
;

308 
AT91_REG
 
	mPIO_ODR
;

309 
AT91_REG
 
	mPIO_OSR
;

310 
AT91_REG
 
	mRe£rved1
[1];

311 
AT91_REG
 
	mPIO_IFER
;

312 
AT91_REG
 
	mPIO_IFDR
;

313 
AT91_REG
 
	mPIO_IFSR
;

314 
AT91_REG
 
	mRe£rved2
[1];

315 
AT91_REG
 
	mPIO_SODR
;

316 
AT91_REG
 
	mPIO_CODR
;

317 
AT91_REG
 
	mPIO_ODSR
;

318 
AT91_REG
 
	mPIO_PDSR
;

319 
AT91_REG
 
	mPIO_IER
;

320 
AT91_REG
 
	mPIO_IDR
;

321 
AT91_REG
 
	mPIO_IMR
;

322 
AT91_REG
 
	mPIO_ISR
;

323 
AT91_REG
 
	mPIO_MDER
;

324 
AT91_REG
 
	mPIO_MDDR
;

325 
AT91_REG
 
	mPIO_MDSR
;

326 
AT91_REG
 
	mRe£rved3
[1];

327 
AT91_REG
 
	mPIO_PPUDR
;

328 
AT91_REG
 
	mPIO_PPUER
;

329 
AT91_REG
 
	mPIO_PPUSR
;

330 
AT91_REG
 
	mRe£rved4
[1];

331 
AT91_REG
 
	mPIO_ASR
;

332 
AT91_REG
 
	mPIO_BSR
;

333 
AT91_REG
 
	mPIO_ABSR
;

334 
AT91_REG
 
	mRe£rved5
[9];

335 
AT91_REG
 
	mPIO_OWER
;

336 
AT91_REG
 
	mPIO_OWDR
;

337 
AT91_REG
 
	mPIO_OWSR
;

338 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

344 
	s_AT91S_CKGR
 {

345 
AT91_REG
 
	mCKGR_MOR
;

346 
AT91_REG
 
	mCKGR_MCFR
;

347 
AT91_REG
 
	mRe£rved0
[1];

348 
AT91_REG
 
	mCKGR_PLLR
;

349 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

352 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

353 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

354 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

356 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

357 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

359 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

360 
	#AT91C_CKGR_DIV_0
 (() 0x0)

361 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

362 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

363 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

364 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

365 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

366 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

367 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

368 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

369 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

370 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

371 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

372 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

373 

	)

377 
	s_AT91S_PMC
 {

378 
AT91_REG
 
	mPMC_SCER
;

379 
AT91_REG
 
	mPMC_SCDR
;

380 
AT91_REG
 
	mPMC_SCSR
;

381 
AT91_REG
 
	mRe£rved0
[1];

382 
AT91_REG
 
	mPMC_PCER
;

383 
AT91_REG
 
	mPMC_PCDR
;

384 
AT91_REG
 
	mPMC_PCSR
;

385 
AT91_REG
 
	mRe£rved1
[1];

386 
AT91_REG
 
	mPMC_MOR
;

387 
AT91_REG
 
	mPMC_MCFR
;

388 
AT91_REG
 
	mRe£rved2
[1];

389 
AT91_REG
 
	mPMC_PLLR
;

390 
AT91_REG
 
	mPMC_MCKR
;

391 
AT91_REG
 
	mRe£rved3
[3];

392 
AT91_REG
 
	mPMC_PCKR
[8];

393 
AT91_REG
 
	mPMC_IER
;

394 
AT91_REG
 
	mPMC_IDR
;

395 
AT91_REG
 
	mPMC_SR
;

396 
AT91_REG
 
	mPMC_IMR
;

397 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

400 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

401 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

402 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

403 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

404 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

405 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

412 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

413 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

414 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

415 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

416 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

417 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

418 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

419 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

420 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

421 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

422 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

423 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

426 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

427 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

428 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

429 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

430 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

431 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

432 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

436 

	)

440 
	s_AT91S_RSTC
 {

441 
AT91_REG
 
	mRSTC_RCR
;

442 
AT91_REG
 
	mRSTC_RSR
;

443 
AT91_REG
 
	mRSTC_RMR
;

444 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

447 
	#AT91C_SYSC_PROCRST
 (() 0x1 << 0)

448 
	#AT91C_SYSC_ICERST
 (() 0x1 << 1)

449 
	#AT91C_SYSC_PERRST
 (() 0x1 << 2)

450 
	#AT91C_SYSC_EXTRST
 (() 0x1 << 3)

451 
	#AT91C_SYSC_KEY
 (() 0xFF << 24)

453 
	#AT91C_SYSC_URSTS
 (() 0x1 << 0)

454 
	#AT91C_SYSC_BODSTS
 (() 0x1 << 1)

455 
	#AT91C_SYSC_RSTTYP
 (() 0x7 << 8)

456 
	#AT91C_SYSC_RSTTYP_POWERUP
 (() 0x0 << 8)

457 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

458 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

459 
	#AT91C_SYSC_RSTTYP_USER
 (() 0x4 << 8)

460 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

461 
	#AT91C_SYSC_NRSTL
 (() 0x1 << 16)

462 
	#AT91C_SYSC_SRCMP
 (() 0x1 << 17)

464 
	#AT91C_SYSC_URSTEN
 (() 0x1 << 0)

465 
	#AT91C_SYSC_URSTIEN
 (() 0x1 << 4)

466 
	#AT91C_SYSC_ERSTL
 (() 0xF << 8)

467 
	#AT91C_SYSC_BODIEN
 (() 0x1 << 16)

468 

	)

472 
	s_AT91S_RTTC
 {

473 
AT91_REG
 
	mRTTC_RTMR
;

474 
AT91_REG
 
	mRTTC_RTAR
;

475 
AT91_REG
 
	mRTTC_RTVR
;

476 
AT91_REG
 
	mRTTC_RTSR
;

477 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

480 
	#AT91C_SYSC_RTPRES
 (() 0xFFFF << 0)

481 
	#AT91C_SYSC_ALMIEN
 (() 0x1 << 16)

482 
	#AT91C_SYSC_RTTINCIEN
 (() 0x1 << 17)

483 
	#AT91C_SYSC_RTTRST
 (() 0x1 << 18)

485 
	#AT91C_SYSC_ALMV
 (() 0x0 << 0)

487 
	#AT91C_SYSC_CRTV
 (() 0x0 << 0)

489 
	#AT91C_SYSC_ALMS
 (() 0x1 << 0)

490 
	#AT91C_SYSC_RTTINC
 (() 0x1 << 1)

491 

	)

495 
	s_AT91S_PITC
 {

496 
AT91_REG
 
	mPITC_PIMR
;

497 
AT91_REG
 
	mPITC_PISR
;

498 
AT91_REG
 
	mPITC_PIVR
;

499 
AT91_REG
 
	mPITC_PIIR
;

500 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

503 
	#AT91C_SYSC_PIV
 (() 0xFFFFF << 0)

504 
	#AT91C_SYSC_PITEN
 (() 0x1 << 24)

505 
	#AT91C_SYSC_PITIEN
 (() 0x1 << 25)

507 
	#AT91C_SYSC_PITS
 (() 0x1 << 0)

509 
	#AT91C_SYSC_CPIV
 (() 0xFFFFF << 0)

510 
	#AT91C_SYSC_PICNT
 (() 0xFFF << 20)

512 

	)

516 
	s_AT91S_WDTC
 {

517 
AT91_REG
 
	mWDTC_WDCR
;

518 
AT91_REG
 
	mWDTC_WDMR
;

519 
AT91_REG
 
	mWDTC_WDSR
;

520 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

523 
	#AT91C_SYSC_WDRSTT
 (() 0x1 << 0)

525 
	#AT91C_SYSC_WDV
 (() 0xFFF << 0)

526 
	#AT91C_SYSC_WDFIEN
 (() 0x1 << 12)

527 
	#AT91C_SYSC_WDRSTEN
 (() 0x1 << 13)

528 
	#AT91C_SYSC_WDRPROC
 (() 0x1 << 14)

529 
	#AT91C_SYSC_WDDIS
 (() 0x1 << 15)

530 
	#AT91C_SYSC_WDD
 (() 0xFFF << 16)

531 
	#AT91C_SYSC_WDDBGHLT
 (() 0x1 << 28)

532 
	#AT91C_SYSC_WDIDLEHLT
 (() 0x1 << 29)

534 
	#AT91C_SYSC_WDUNF
 (() 0x1 << 0)

535 
	#AT91C_SYSC_WDERR
 (() 0x1 << 1)

536 

	)

540 
	s_AT91S_MC
 {

541 
AT91_REG
 
	mMC_RCR
;

542 
AT91_REG
 
	mMC_ASR
;

543 
AT91_REG
 
	mMC_AASR
;

544 
AT91_REG
 
	mRe£rved0
[21];

545 
AT91_REG
 
	mMC_FMR
;

546 
AT91_REG
 
	mMC_FCR
;

547 
AT91_REG
 
	mMC_FSR
;

548 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

551 
	#AT91C_MC_RCB
 (() 0x1 << 0)

553 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

554 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

555 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

556 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

557 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

558 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

559 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

560 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

561 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

562 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

563 
	#AT91C_MC_MST0
 (() 0x1 << 16)

564 
	#AT91C_MC_MST1
 (() 0x1 << 17)

565 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

566 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

568 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

569 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

570 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

571 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

572 
	#AT91C_MC_FWS
 (() 0x3 << 8)

573 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

574 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

575 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

576 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

577 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

579 
	#AT91C_MC_FCMD
 (() 0xF << 0)

580 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

581 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

582 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

583 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

584 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

585 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

586 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

587 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

588 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

589 
	#AT91C_MC_KEY
 (() 0xFF << 24)

591 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

592 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

593 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

594 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

595 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

596 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

597 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

598 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

599 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

600 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

601 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

602 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

603 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

604 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

605 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

606 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

607 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

608 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

609 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

610 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

611 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

612 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

613 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

614 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

615 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

616 

	)

620 
	s_AT91S_SPI
 {

621 
AT91_REG
 
	mSPI_CR
;

622 
AT91_REG
 
	mSPI_MR
;

623 
AT91_REG
 
	mSPI_RDR
;

624 
AT91_REG
 
	mSPI_TDR
;

625 
AT91_REG
 
	mSPI_SR
;

626 
AT91_REG
 
	mSPI_IER
;

627 
AT91_REG
 
	mSPI_IDR
;

628 
AT91_REG
 
	mSPI_IMR
;

629 
AT91_REG
 
	mRe£rved0
[4];

630 
AT91_REG
 
	mSPI_CSR
[4];

631 
AT91_REG
 
	mRe£rved1
[48];

632 
AT91_REG
 
	mSPI_RPR
;

633 
AT91_REG
 
	mSPI_RCR
;

634 
AT91_REG
 
	mSPI_TPR
;

635 
AT91_REG
 
	mSPI_TCR
;

636 
AT91_REG
 
	mSPI_RNPR
;

637 
AT91_REG
 
	mSPI_RNCR
;

638 
AT91_REG
 
	mSPI_TNPR
;

639 
AT91_REG
 
	mSPI_TNCR
;

640 
AT91_REG
 
	mSPI_PTCR
;

641 
AT91_REG
 
	mSPI_PTSR
;

642 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

645 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

646 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

647 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

648 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

650 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

651 
	#AT91C_SPI_PS
 (() 0x1 << 1)

652 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

653 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

654 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

655 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

656 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

657 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

658 
	#AT91C_SPI_PCS
 (() 0xF << 16)

659 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

661 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

662 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

664 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

665 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

667 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

668 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

669 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

670 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

671 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

672 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

673 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

674 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

675 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

676 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

677 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

682 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

683 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

684 
	#AT91C_SPI_CSAAT
 (() 0x1 << 2)

685 
	#AT91C_SPI_BITS
 (() 0xF << 4)

686 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

687 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

688 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

689 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

690 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

691 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

692 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

693 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

694 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

695 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

696 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

697 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

698 

	)

702 
	s_AT91S_ADC
 {

703 
AT91_REG
 
	mADC_CR
;

704 
AT91_REG
 
	mADC_MR
;

705 
AT91_REG
 
	mRe£rved0
[2];

706 
AT91_REG
 
	mADC_CHER
;

707 
AT91_REG
 
	mADC_CHDR
;

708 
AT91_REG
 
	mADC_CHSR
;

709 
AT91_REG
 
	mADC_SR
;

710 
AT91_REG
 
	mADC_LCDR
;

711 
AT91_REG
 
	mADC_IER
;

712 
AT91_REG
 
	mADC_IDR
;

713 
AT91_REG
 
	mADC_IMR
;

714 
AT91_REG
 
	mADC_CDR0
;

715 
AT91_REG
 
	mADC_CDR1
;

716 
AT91_REG
 
	mADC_CDR2
;

717 
AT91_REG
 
	mADC_CDR3
;

718 
AT91_REG
 
	mADC_CDR4
;

719 
AT91_REG
 
	mADC_CDR5
;

720 
AT91_REG
 
	mADC_CDR6
;

721 
AT91_REG
 
	mADC_CDR7
;

722 
AT91_REG
 
	mRe£rved1
[44];

723 
AT91_REG
 
	mADC_RPR
;

724 
AT91_REG
 
	mADC_RCR
;

725 
AT91_REG
 
	mADC_TPR
;

726 
AT91_REG
 
	mADC_TCR
;

727 
AT91_REG
 
	mADC_RNPR
;

728 
AT91_REG
 
	mADC_RNCR
;

729 
AT91_REG
 
	mADC_TNPR
;

730 
AT91_REG
 
	mADC_TNCR
;

731 
AT91_REG
 
	mADC_PTCR
;

732 
AT91_REG
 
	mADC_PTSR
;

733 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

736 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

737 
	#AT91C_ADC_START
 (() 0x1 << 1)

739 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

740 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

741 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

742 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

743 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

744 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

745 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

746 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

747 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

748 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

749 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

750 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

751 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

752 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

753 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

754 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

755 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

756 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

757 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

758 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

760 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

761 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

762 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

763 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

764 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

765 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

766 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

767 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

771 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

772 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

773 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

774 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

775 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

776 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

777 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

778 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

779 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

780 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

781 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

782 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

783 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

784 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

785 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

786 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

787 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

788 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

789 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

790 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

792 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

797 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

805 

	)

809 
	s_AT91S_SSC
 {

810 
AT91_REG
 
	mSSC_CR
;

811 
AT91_REG
 
	mSSC_CMR
;

812 
AT91_REG
 
	mRe£rved0
[2];

813 
AT91_REG
 
	mSSC_RCMR
;

814 
AT91_REG
 
	mSSC_RFMR
;

815 
AT91_REG
 
	mSSC_TCMR
;

816 
AT91_REG
 
	mSSC_TFMR
;

817 
AT91_REG
 
	mSSC_RHR
;

818 
AT91_REG
 
	mSSC_THR
;

819 
AT91_REG
 
	mRe£rved1
[2];

820 
AT91_REG
 
	mSSC_RSHR
;

821 
AT91_REG
 
	mSSC_TSHR
;

822 
AT91_REG
 
	mSSC_RC0R
;

823 
AT91_REG
 
	mSSC_RC1R
;

824 
AT91_REG
 
	mSSC_SR
;

825 
AT91_REG
 
	mSSC_IER
;

826 
AT91_REG
 
	mSSC_IDR
;

827 
AT91_REG
 
	mSSC_IMR
;

828 
AT91_REG
 
	mRe£rved2
[44];

829 
AT91_REG
 
	mSSC_RPR
;

830 
AT91_REG
 
	mSSC_RCR
;

831 
AT91_REG
 
	mSSC_TPR
;

832 
AT91_REG
 
	mSSC_TCR
;

833 
AT91_REG
 
	mSSC_RNPR
;

834 
AT91_REG
 
	mSSC_RNCR
;

835 
AT91_REG
 
	mSSC_TNPR
;

836 
AT91_REG
 
	mSSC_TNCR
;

837 
AT91_REG
 
	mSSC_PTCR
;

838 
AT91_REG
 
	mSSC_PTSR
;

839 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

842 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

843 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

844 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

845 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

846 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

848 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

849 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

850 
	#AT91C_SSC_CKS_TK
 (() 0x1)

851 
	#AT91C_SSC_CKS_RK
 (() 0x2)

852 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

853 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

854 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

855 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

856 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

857 
	#AT91C_SSC_CKG
 (() 0x3 << 6)

858 
	#AT91C_SSC_CKG_NONE
 (() 0x0 << 6)

859 
	#AT91C_SSC_CKG_LOW
 (() 0x1 << 6)

860 
	#AT91C_SSC_CKG_HIGH
 (() 0x2 << 6)

861 
	#AT91C_SSC_START
 (() 0xF << 8)

862 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

863 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

864 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

865 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

866 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

867 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

868 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

869 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

870 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

871 
	#AT91C_SSC_STOP
 (() 0x1 << 12)

872 
	#AT91C_SSC_STTOUT
 (() 0x1 << 15)

873 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

874 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

876 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

877 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

878 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

879 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

880 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

881 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

882 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

883 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

884 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

885 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

886 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

887 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

888 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

891 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

892 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

894 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

895 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

896 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

897 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

898 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

899 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

900 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

901 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

902 
	#AT91C_SSC_CP0
 (() 0x1 << 8)

903 
	#AT91C_SSC_CP1
 (() 0x1 << 9)

904 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

905 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

906 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

907 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

911 

	)

915 
	s_AT91S_USART
 {

916 
AT91_REG
 
	mUS_CR
;

917 
AT91_REG
 
	mUS_MR
;

918 
AT91_REG
 
	mUS_IER
;

919 
AT91_REG
 
	mUS_IDR
;

920 
AT91_REG
 
	mUS_IMR
;

921 
AT91_REG
 
	mUS_CSR
;

922 
AT91_REG
 
	mUS_RHR
;

923 
AT91_REG
 
	mUS_THR
;

924 
AT91_REG
 
	mUS_BRGR
;

925 
AT91_REG
 
	mUS_RTOR
;

926 
AT91_REG
 
	mUS_TTGR
;

927 
AT91_REG
 
	mRe£rved0
[5];

928 
AT91_REG
 
	mUS_FIDI
;

929 
AT91_REG
 
	mUS_NER
;

930 
AT91_REG
 
	mUS_XXR
;

931 
AT91_REG
 
	mUS_IF
;

932 
AT91_REG
 
	mRe£rved1
[44];

933 
AT91_REG
 
	mUS_RPR
;

934 
AT91_REG
 
	mUS_RCR
;

935 
AT91_REG
 
	mUS_TPR
;

936 
AT91_REG
 
	mUS_TCR
;

937 
AT91_REG
 
	mUS_RNPR
;

938 
AT91_REG
 
	mUS_RNCR
;

939 
AT91_REG
 
	mUS_TNPR
;

940 
AT91_REG
 
	mUS_TNCR
;

941 
AT91_REG
 
	mUS_PTCR
;

942 
AT91_REG
 
	mUS_PTSR
;

943 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

946 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

947 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

948 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

949 
	#AT91C_US_STTTO
 (() 0x1 << 11)

950 
	#AT91C_US_SENDA
 (() 0x1 << 12)

951 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

952 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

953 
	#AT91C_US_RETTO
 (() 0x1 << 15)

954 
	#AT91C_US_DTREN
 (() 0x1 << 16)

955 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

956 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

957 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

959 
	#AT91C_US_USMODE
 (() 0xF << 0)

960 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

961 
	#AT91C_US_USMODE_RS485
 (() 0x1)

962 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

963 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

964 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

965 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

966 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

967 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

968 
	#AT91C_US_CLKS
 (() 0x3 << 4)

969 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

970 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

971 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

972 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

973 
	#AT91C_US_CHRL
 (() 0x3 << 6)

974 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

975 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

976 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

977 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

978 
	#AT91C_US_SYNC
 (() 0x1 << 8)

979 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

980 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

981 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

982 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

983 
	#AT91C_US_MSBF
 (() 0x1 << 16)

984 
	#AT91C_US_MODE9
 (() 0x1 << 17)

985 
	#AT91C_US_CKLO
 (() 0x1 << 18)

986 
	#AT91C_US_OVER
 (() 0x1 << 19)

987 
	#AT91C_US_INACK
 (() 0x1 << 20)

988 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

989 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

990 
	#AT91C_US_FILTER
 (() 0x1 << 28)

992 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

993 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

994 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

995 
	#AT91C_US_NACK
 (() 0x1 << 13)

996 
	#AT91C_US_RIIC
 (() 0x1 << 16)

997 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

998 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

999 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

1003 
	#AT91C_US_RI
 (() 0x1 << 20)

1004 
	#AT91C_US_DSR
 (() 0x1 << 21)

1005 
	#AT91C_US_DCD
 (() 0x1 << 22)

1006 
	#AT91C_US_CTS
 (() 0x1 << 23)

1007 

	)

1011 
	s_AT91S_TWI
 {

1012 
AT91_REG
 
	mTWI_CR
;

1013 
AT91_REG
 
	mTWI_MMR
;

1014 
AT91_REG
 
	mTWI_SMR
;

1015 
AT91_REG
 
	mTWI_IADR
;

1016 
AT91_REG
 
	mTWI_CWGR
;

1017 
AT91_REG
 
	mRe£rved0
[3];

1018 
AT91_REG
 
	mTWI_SR
;

1019 
AT91_REG
 
	mTWI_IER
;

1020 
AT91_REG
 
	mTWI_IDR
;

1021 
AT91_REG
 
	mTWI_IMR
;

1022 
AT91_REG
 
	mTWI_RHR
;

1023 
AT91_REG
 
	mTWI_THR
;

1024 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

1027 
	#AT91C_TWI_START
 (() 0x1 << 0)

1028 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

1029 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

1030 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

1031 
	#AT91C_TWI_SVEN
 (() 0x1 << 4)

1032 
	#AT91C_TWI_SVDIS
 (() 0x1 << 5)

1033 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

1035 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

1036 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

1037 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

1038 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

1039 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

1040 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

1041 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

1043 
	#AT91C_TWI_SADR
 (() 0x7F << 16)

1045 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

1046 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

1047 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

1049 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

1050 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

1051 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

1052 
	#AT91C_TWI_SVREAD
 (() 0x1 << 3)

1053 
	#AT91C_TWI_SVACC
 (() 0x1 << 4)

1054 
	#AT91C_TWI_GCACC
 (() 0x1 << 5)

1055 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

1056 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

1057 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1058 
	#AT91C_TWI_ARBLST
 (() 0x1 << 9)

1062 

	)

1066 
	s_AT91S_TC
 {

1067 
AT91_REG
 
	mTC_CCR
;

1068 
AT91_REG
 
	mTC_CMR
;

1069 
AT91_REG
 
	mRe£rved0
[2];

1070 
AT91_REG
 
	mTC_CV
;

1071 
AT91_REG
 
	mTC_RA
;

1072 
AT91_REG
 
	mTC_RB
;

1073 
AT91_REG
 
	mTC_RC
;

1074 
AT91_REG
 
	mTC_SR
;

1075 
AT91_REG
 
	mTC_IER
;

1076 
AT91_REG
 
	mTC_IDR
;

1077 
AT91_REG
 
	mTC_IMR
;

1078 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1081 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1082 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1083 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1085 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1086 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1087 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1088 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1089 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1090 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1091 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1092 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1093 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1094 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1095 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1096 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1097 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1098 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1099 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1100 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1101 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1102 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1103 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1104 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1105 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1106 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1107 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1108 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1109 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1110 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1111 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1112 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1113 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1114 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1115 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1116 
	#AT91C_TC_EEVT_NONE
 (() 0x0 << 10)

1117 
	#AT91C_TC_EEVT_RISING
 (() 0x1 << 10)

1118 
	#AT91C_TC_EEVT_FALLING
 (() 0x2 << 10)

1119 
	#AT91C_TC_EEVT_BOTH
 (() 0x3 << 10)

1120 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1121 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1122 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1123 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1124 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1125 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1126 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1127 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1128 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1129 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1130 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1131 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1132 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1133 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1134 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1135 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1136 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1137 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1138 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1139 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1140 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1141 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1142 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1143 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1144 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1145 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1146 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1147 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1148 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1149 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1150 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1151 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1152 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1153 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1154 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1155 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1156 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1157 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1158 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1159 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1160 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1161 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1162 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1163 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1164 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1165 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1166 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1167 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1168 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1169 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1170 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1171 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1172 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1173 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1174 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1175 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1176 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1177 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1179 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1180 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1181 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1182 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1183 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1184 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1185 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1186 
	#AT91C_TC_ETRCS
 (() 0x1 << 7)

1187 
	#AT91C_TC_ETRGS
 (() 0x1 << 16)

1188 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1189 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1193 

	)

1197 
	s_AT91S_TCB
 {

1198 
AT91S_TC
 
	mTCB_TC0
;

1199 
AT91_REG
 
	mRe£rved0
[4];

1200 
AT91S_TC
 
	mTCB_TC1
;

1201 
AT91_REG
 
	mRe£rved1
[4];

1202 
AT91S_TC
 
	mTCB_TC2
;

1203 
AT91_REG
 
	mRe£rved2
[4];

1204 
AT91_REG
 
	mTCB_BCR
;

1205 
AT91_REG
 
	mTCB_BMR
;

1206 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1209 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1211 
	#AT91C_TCB_TC0XC0S
 (() 0x1 << 0)

1212 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1213 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1214 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1215 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1216 
	#AT91C_TCB_TC1XC1S
 (() 0x1 << 2)

1217 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1218 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1219 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1220 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1221 
	#AT91C_TCB_TC2XC2S
 (() 0x1 << 4)

1222 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1223 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1224 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1225 
	#AT91C_TCB_TC2XC2S_TIOA2
 (() 0x3 << 4)

1226 

	)

1230 
	s_AT91S_PWMC_CH
 {

1231 
AT91_REG
 
	mPWMC_CMR
;

1232 
AT91_REG
 
	mPWMC_CDTYR
;

1233 
AT91_REG
 
	mPWMC_CPRDR
;

1234 
AT91_REG
 
	mPWMC_CCNTR
;

1235 
AT91_REG
 
	mPWMC_CUPDR
;

1236 
AT91_REG
 
	mPWMC_Re£rved
[3];

1237 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1240 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1241 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1242 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1243 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1244 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1245 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1246 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1248 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1250 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1252 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1254 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1255 

	)

1259 
	s_AT91S_PWMC
 {

1260 
AT91_REG
 
	mPWMC_MR
;

1261 
AT91_REG
 
	mPWMC_ENA
;

1262 
AT91_REG
 
	mPWMC_DIS
;

1263 
AT91_REG
 
	mPWMC_SR
;

1264 
AT91_REG
 
	mPWMC_IER
;

1265 
AT91_REG
 
	mPWMC_IDR
;

1266 
AT91_REG
 
	mPWMC_IMR
;

1267 
AT91_REG
 
	mPWMC_ISR
;

1268 
AT91_REG
 
	mRe£rved0
[55];

1269 
AT91_REG
 
	mPWMC_VR
;

1270 
AT91_REG
 
	mRe£rved1
[64];

1271 
AT91S_PWMC_CH
 
	mPWMC_CH
[32];

1272 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1275 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1276 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1277 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1278 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1279 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1280 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1282 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1283 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1284 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1285 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1286 
	#AT91C_PWMC_CHID4
 (() 0x1 << 4)

1287 
	#AT91C_PWMC_CHID5
 (() 0x1 << 5)

1288 
	#AT91C_PWMC_CHID6
 (() 0x1 << 6)

1289 
	#AT91C_PWMC_CHID7
 (() 0x1 << 7)

1296 

	)

1300 
	s_AT91S_UDP
 {

1301 
AT91_REG
 
	mUDP_NUM
;

1302 
AT91_REG
 
	mUDP_GLBSTATE
;

1303 
AT91_REG
 
	mUDP_FADDR
;

1304 
AT91_REG
 
	mRe£rved0
[1];

1305 
AT91_REG
 
	mUDP_IER
;

1306 
AT91_REG
 
	mUDP_IDR
;

1307 
AT91_REG
 
	mUDP_IMR
;

1308 
AT91_REG
 
	mUDP_ISR
;

1309 
AT91_REG
 
	mUDP_ICR
;

1310 
AT91_REG
 
	mRe£rved1
[1];

1311 
AT91_REG
 
	mUDP_RSTEP
;

1312 
AT91_REG
 
	mRe£rved2
[1];

1313 
AT91_REG
 
	mUDP_CSR
[8];

1314 
AT91_REG
 
	mUDP_FDR
[8];

1315 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1318 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1319 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1320 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1322 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1323 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1324 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 2)

1325 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1327 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1328 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1330 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1331 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1332 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1333 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1334 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1335 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1336 
	#AT91C_UDP_EPINT6
 (() 0x1 << 6)

1337 
	#AT91C_UDP_EPINT7
 (() 0x1 << 7)

1338 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1339 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1340 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1341 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1342 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1346 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1349 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1350 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1351 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1352 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1353 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1354 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1355 
	#AT91C_UDP_EP6
 (() 0x1 << 6)

1356 
	#AT91C_UDP_EP7
 (() 0x1 << 7)

1358 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1359 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1360 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1361 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1362 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1363 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1364 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1365 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1366 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1367 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1368 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1369 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1370 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1371 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1372 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1373 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1374 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1375 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1376 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1377 

	)

1382 
	#AT91C_SYSC_SYSC_VRPM
 ((
AT91_REG
 *) 0xFFFFFD60)

1384 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1385 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1386 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1387 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1388 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1389 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1390 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1391 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1392 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1393 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1394 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1395 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1396 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1397 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1398 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1399 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1400 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1401 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1403 
	#AT91C_DBGU_C2R
 ((
AT91_REG
 *) 0xFFFFF244)

1404 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1405 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1406 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1407 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1408 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1409 
	#AT91C_DBGU_C1R
 ((
AT91_REG
 *) 0xFFFFF240)

1410 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1411 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1412 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1413 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1414 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1416 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1417 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1418 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1419 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1420 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1421 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1422 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1423 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1424 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1425 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1427 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1428 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1429 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1430 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1431 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1432 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1433 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1434 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1435 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1436 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1437 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1438 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1439 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1440 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1441 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1442 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1443 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1444 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1445 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1446 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1447 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1448 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1449 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1450 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1451 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1452 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1453 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1454 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1455 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1457 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1458 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1459 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1461 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1462 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1463 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1464 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1465 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1466 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1467 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1468 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1469 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1470 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1471 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1472 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1473 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1474 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1475 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1477 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1478 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1479 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1481 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1482 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

1483 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1484 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1486 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

1487 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

1488 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

1489 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

1491 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

1492 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

1493 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

1495 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

1496 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

1497 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

1498 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

1499 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

1500 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

1502 
	#AT91C_SPI_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

1503 
	#AT91C_SPI_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

1504 
	#AT91C_SPI_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

1505 
	#AT91C_SPI_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

1506 
	#AT91C_SPI_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

1507 
	#AT91C_SPI_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

1508 
	#AT91C_SPI_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

1509 
	#AT91C_SPI_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

1510 
	#AT91C_SPI_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

1511 
	#AT91C_SPI_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

1513 
	#AT91C_SPI_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

1514 
	#AT91C_SPI_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

1515 
	#AT91C_SPI_SR
 ((
AT91_REG
 *) 0xFFFE0010)

1516 
	#AT91C_SPI_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

1517 
	#AT91C_SPI_CR
 ((
AT91_REG
 *) 0xFFFE0000)

1518 
	#AT91C_SPI_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

1519 
	#AT91C_SPI_IER
 ((
AT91_REG
 *) 0xFFFE0014)

1520 
	#AT91C_SPI_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

1521 
	#AT91C_SPI_MR
 ((
AT91_REG
 *) 0xFFFE0004)

1523 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

1524 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

1525 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

1526 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

1527 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

1528 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

1529 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

1530 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

1531 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

1532 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

1534 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

1535 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

1536 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

1537 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

1538 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

1539 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

1540 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

1541 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

1542 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

1543 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

1544 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

1545 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

1546 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

1547 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

1548 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

1549 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

1550 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

1551 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

1553 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

1554 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

1555 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

1556 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

1557 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

1558 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

1559 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

1560 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

1561 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

1562 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

1564 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

1565 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

1566 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

1567 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

1568 
	#AT91C_SSC_RC0R
 ((
AT91_REG
 *) 0xFFFD4038)

1569 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

1570 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

1571 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

1572 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

1573 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

1574 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

1575 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

1576 
	#AT91C_SSC_RC1R
 ((
AT91_REG
 *) 0xFFFD403C)

1577 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

1578 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

1579 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

1581 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

1582 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

1583 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

1584 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

1585 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

1586 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

1587 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

1588 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

1589 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

1590 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

1592 
	#AT91C_US1_XXR
 ((
AT91_REG
 *) 0xFFFC4048)

1593 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

1594 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

1595 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

1596 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

1597 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

1598 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

1599 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

1600 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

1601 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

1602 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

1603 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

1604 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

1605 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

1606 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

1608 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

1609 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

1610 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

1611 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

1612 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

1613 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

1614 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

1615 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

1616 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

1617 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

1619 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

1620 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

1621 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

1622 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

1623 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

1624 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

1625 
	#AT91C_US0_XXR
 ((
AT91_REG
 *) 0xFFFC0048)

1626 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

1627 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

1628 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

1629 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

1630 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

1631 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

1632 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

1633 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

1635 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

1636 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

1637 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

1638 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

1639 
	#AT91C_TWI_SMR
 ((
AT91_REG
 *) 0xFFFB8008)

1640 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

1641 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

1642 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

1643 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

1644 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

1645 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

1647 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

1648 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

1649 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

1650 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

1651 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

1652 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

1653 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

1654 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

1655 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

1656 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

1658 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

1659 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

1660 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

1661 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

1662 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

1663 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

1664 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

1665 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

1666 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

1667 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

1669 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

1670 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

1671 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

1672 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

1673 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

1674 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

1675 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

1676 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

1677 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

1678 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

1680 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

1681 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

1683 
	#AT91C_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

1684 
	#AT91C_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

1685 
	#AT91C_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

1686 
	#AT91C_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

1687 
	#AT91C_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

1688 
	#AT91C_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

1690 
	#AT91C_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

1691 
	#AT91C_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

1692 
	#AT91C_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

1693 
	#AT91C_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

1694 
	#AT91C_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

1695 
	#AT91C_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

1697 
	#AT91C_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

1698 
	#AT91C_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

1699 
	#AT91C_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

1700 
	#AT91C_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

1701 
	#AT91C_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

1702 
	#AT91C_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

1704 
	#AT91C_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

1705 
	#AT91C_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

1706 
	#AT91C_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

1707 
	#AT91C_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

1708 
	#AT91C_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

1709 
	#AT91C_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

1711 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

1712 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

1713 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

1714 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

1715 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

1716 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

1717 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

1718 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

1719 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

1721 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

1722 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

1723 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

1724 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

1725 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

1726 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

1727 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

1728 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

1729 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

1730 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

1731 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

1732 

	)

1736 
	#AT91C_PIO_PA0
 (() 1 << 0)

1737 
	#AT91C_PA0_PWM0
 ((Ë
AT91C_PIO_PA0
)

1738 
	#AT91C_PA0_TIOA0
 ((Ë
AT91C_PIO_PA0
)

1739 
	#AT91C_PIO_PA1
 (() 1 << 1)

1740 
	#AT91C_PA1_PWM1
 ((Ë
AT91C_PIO_PA1
)

1741 
	#AT91C_PA1_TIOB0
 ((Ë
AT91C_PIO_PA1
)

1742 
	#AT91C_PIO_PA10
 (() 1 << 10)

1743 
	#AT91C_PA10_DTXD
 ((Ë
AT91C_PIO_PA10
)

1744 
	#AT91C_PA10_NPCS2
 ((Ë
AT91C_PIO_PA10
)

1745 
	#AT91C_PIO_PA11
 (() 1 << 11)

1746 
	#AT91C_PA11_NPCS0
 ((Ë
AT91C_PIO_PA11
)

1747 
	#AT91C_PA11_PWM0
 ((Ë
AT91C_PIO_PA11
)

1748 
	#AT91C_PIO_PA12
 (() 1 << 12)

1749 
	#AT91C_PA12_MISO
 ((Ë
AT91C_PIO_PA12
)

1750 
	#AT91C_PA12_PWM1
 ((Ë
AT91C_PIO_PA12
)

1751 
	#AT91C_PIO_PA13
 (() 1 << 13)

1752 
	#AT91C_PA13_MOSI
 ((Ë
AT91C_PIO_PA13
)

1753 
	#AT91C_PA13_PWM2
 ((Ë
AT91C_PIO_PA13
)

1754 
	#AT91C_PIO_PA14
 (() 1 << 14)

1755 
	#AT91C_PA14_SPCK
 ((Ë
AT91C_PIO_PA14
)

1756 
	#AT91C_PA14_PWM3
 ((Ë
AT91C_PIO_PA14
)

1757 
	#AT91C_PIO_PA15
 (() 1 << 15)

1758 
	#AT91C_PA15_TF
 ((Ë
AT91C_PIO_PA15
)

1759 
	#AT91C_PA15_TIOA1
 ((Ë
AT91C_PIO_PA15
)

1760 
	#AT91C_PIO_PA16
 (() 1 << 16)

1761 
	#AT91C_PA16_TK
 ((Ë
AT91C_PIO_PA16
)

1762 
	#AT91C_PA16_TIOB1
 ((Ë
AT91C_PIO_PA16
)

1763 
	#AT91C_PIO_PA17
 (() 1 << 17)

1764 
	#AT91C_PA17_TD
 ((Ë
AT91C_PIO_PA17
)

1765 
	#AT91C_PA17_PCK1
 ((Ë
AT91C_PIO_PA17
)

1766 
	#AT91C_PIO_PA18
 (() 1 << 18)

1767 
	#AT91C_PA18_RD
 ((Ë
AT91C_PIO_PA18
)

1768 
	#AT91C_PA18_PCK2
 ((Ë
AT91C_PIO_PA18
)

1769 
	#AT91C_PIO_PA19
 (() 1 << 19)

1770 
	#AT91C_PA19_RK
 ((Ë
AT91C_PIO_PA19
)

1771 
	#AT91C_PA19_FIQ
 ((Ë
AT91C_PIO_PA19
)

1772 
	#AT91C_PIO_PA2
 (() 1 << 2)

1773 
	#AT91C_PA2_PWM2
 ((Ë
AT91C_PIO_PA2
)

1774 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

1775 
	#AT91C_PIO_PA20
 (() 1 << 20)

1776 
	#AT91C_PA20_RF
 ((Ë
AT91C_PIO_PA20
)

1777 
	#AT91C_PA20_IRQ0
 ((Ë
AT91C_PIO_PA20
)

1778 
	#AT91C_PIO_PA21
 (() 1 << 21)

1779 
	#AT91C_PA21_RXD1
 ((Ë
AT91C_PIO_PA21
)

1780 
	#AT91C_PA21_PCK1
 ((Ë
AT91C_PIO_PA21
)

1781 
	#AT91C_PIO_PA22
 (() 1 << 22)

1782 
	#AT91C_PA22_TXD1
 ((Ë
AT91C_PIO_PA22
)

1783 
	#AT91C_PA22_NPCS3
 ((Ë
AT91C_PIO_PA22
)

1784 
	#AT91C_PIO_PA23
 (() 1 << 23)

1785 
	#AT91C_PA23_SCK1
 ((Ë
AT91C_PIO_PA23
)

1786 
	#AT91C_PA23_PWM0
 ((Ë
AT91C_PIO_PA23
)

1787 
	#AT91C_PIO_PA24
 (() 1 << 24)

1788 
	#AT91C_PA24_RTS1
 ((Ë
AT91C_PIO_PA24
)

1789 
	#AT91C_PA24_PWM1
 ((Ë
AT91C_PIO_PA24
)

1790 
	#AT91C_PIO_PA25
 (() 1 << 25)

1791 
	#AT91C_PA25_CTS1
 ((Ë
AT91C_PIO_PA25
)

1792 
	#AT91C_PA25_PWM2
 ((Ë
AT91C_PIO_PA25
)

1793 
	#AT91C_PIO_PA26
 (() 1 << 26)

1794 
	#AT91C_PA26_DCD1
 ((Ë
AT91C_PIO_PA26
)

1795 
	#AT91C_PA26_TIOA2
 ((Ë
AT91C_PIO_PA26
)

1796 
	#AT91C_PIO_PA27
 (() 1 << 27)

1797 
	#AT91C_PA27_DTR1
 ((Ë
AT91C_PIO_PA27
)

1798 
	#AT91C_PA27_TIOB2
 ((Ë
AT91C_PIO_PA27
)

1799 
	#AT91C_PIO_PA28
 (() 1 << 28)

1800 
	#AT91C_PA28_DSR1
 ((Ë
AT91C_PIO_PA28
)

1801 
	#AT91C_PA28_TCLK1
 ((Ë
AT91C_PIO_PA28
)

1802 
	#AT91C_PIO_PA29
 (() 1 << 29)

1803 
	#AT91C_PA29_RI1
 ((Ë
AT91C_PIO_PA29
)

1804 
	#AT91C_PA29_TCLK2
 ((Ë
AT91C_PIO_PA29
)

1805 
	#AT91C_PIO_PA3
 (() 1 << 3)

1806 
	#AT91C_PA3_TWD
 ((Ë
AT91C_PIO_PA3
)

1807 
	#AT91C_PA3_NPCS3
 ((Ë
AT91C_PIO_PA3
)

1808 
	#AT91C_PIO_PA30
 (() 1 << 30)

1809 
	#AT91C_PA30_IRQ1
 ((Ë
AT91C_PIO_PA30
)

1810 
	#AT91C_PA30_NPCS2
 ((Ë
AT91C_PIO_PA30
)

1811 
	#AT91C_PIO_PA31
 (() 1 << 31)

1812 
	#AT91C_PA31_NPCS1
 ((Ë
AT91C_PIO_PA31
)

1813 
	#AT91C_PA31_PCK2
 ((Ë
AT91C_PIO_PA31
)

1814 
	#AT91C_PIO_PA4
 (() 1 << 4)

1815 
	#AT91C_PA4_TWCK
 ((Ë
AT91C_PIO_PA4
)

1816 
	#AT91C_PA4_TCLK0
 ((Ë
AT91C_PIO_PA4
)

1817 
	#AT91C_PIO_PA5
 (() 1 << 5)

1818 
	#AT91C_PA5_RXD0
 ((Ë
AT91C_PIO_PA5
)

1819 
	#AT91C_PA5_NPCS3
 ((Ë
AT91C_PIO_PA5
)

1820 
	#AT91C_PIO_PA6
 (() 1 << 6)

1821 
	#AT91C_PA6_TXD0
 ((Ë
AT91C_PIO_PA6
)

1822 
	#AT91C_PA6_PCK0
 ((Ë
AT91C_PIO_PA6
)

1823 
	#AT91C_PIO_PA7
 (() 1 << 7)

1824 
	#AT91C_PA7_RTS0
 ((Ë
AT91C_PIO_PA7
)

1825 
	#AT91C_PA7_PWM3
 ((Ë
AT91C_PIO_PA7
)

1826 
	#AT91C_PIO_PA8
 (() 1 << 8)

1827 
	#AT91C_PA8_CTS0
 ((Ë
AT91C_PIO_PA8
)

1828 
	#AT91C_PA8_ADTRG
 ((Ë
AT91C_PIO_PA8
)

1829 
	#AT91C_PIO_PA9
 (() 1 << 9)

1830 
	#AT91C_PA9_DRXD
 ((Ë
AT91C_PIO_PA9
)

1831 
	#AT91C_PA9_NPCS1
 ((Ë
AT91C_PIO_PA9
)

1832 

	)

1836 
	#AT91C_ID_FIQ
 (() 0)

1837 
	#AT91C_ID_SYS
 (() 1)

1838 
	#AT91C_ID_PIOA
 (() 2)

1839 
	#AT91C_ID_3_Re£rved
 (() 3)

1840 
	#AT91C_ID_ADC
 (() 4)

1841 
	#AT91C_ID_SPI
 (() 5)

1842 
	#AT91C_ID_US0
 (() 6)

1843 
	#AT91C_ID_US1
 (() 7)

1844 
	#AT91C_ID_SSC
 (() 8)

1845 
	#AT91C_ID_TWI
 (() 9)

1846 
	#AT91C_ID_PWMC
 (() 10)

1847 
	#AT91C_ID_UDP
 (() 11)

1848 
	#AT91C_ID_TC0
 (() 12)

1849 
	#AT91C_ID_TC1
 (() 13)

1850 
	#AT91C_ID_TC2
 (() 14)

1851 
	#AT91C_ID_15_Re£rved
 (() 15)

1852 
	#AT91C_ID_16_Re£rved
 (() 16)

1853 
	#AT91C_ID_17_Re£rved
 (() 17)

1854 
	#AT91C_ID_18_Re£rved
 (() 18)

1855 
	#AT91C_ID_19_Re£rved
 (() 19)

1856 
	#AT91C_ID_20_Re£rved
 (() 20)

1857 
	#AT91C_ID_21_Re£rved
 (() 21)

1858 
	#AT91C_ID_22_Re£rved
 (() 22)

1859 
	#AT91C_ID_23_Re£rved
 (() 23)

1860 
	#AT91C_ID_24_Re£rved
 (() 24)

1861 
	#AT91C_ID_25_Re£rved
 (() 25)

1862 
	#AT91C_ID_26_Re£rved
 (() 26)

1863 
	#AT91C_ID_27_Re£rved
 (() 27)

1864 
	#AT91C_ID_28_Re£rved
 (() 28)

1865 
	#AT91C_ID_29_Re£rved
 (() 29)

1866 
	#AT91C_ID_IRQ0
 (() 30)

1867 
	#AT91C_ID_IRQ1
 (() 31)

1868 

	)

1872 
	#AT91C_BASE_SYSC
 ((
AT91PS_SYSC
) 0xFFFFF000)

1873 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

1874 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

1875 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

1876 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

1877 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

1878 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

1879 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

1880 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

1881 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

1882 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

1883 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

1884 
	#AT91C_BASE_PDC_SPI
 ((
AT91PS_PDC
) 0xFFFE0100)

1885 
	#AT91C_BASE_SPI
 ((
AT91PS_SPI
) 0xFFFE0000)

1886 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

1887 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

1888 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

1889 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

1890 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

1891 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

1892 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

1893 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

1894 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

1895 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

1896 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

1897 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

1898 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

1899 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

1900 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

1901 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

1902 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

1903 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

1904 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

1905 

	)

1909 
	#AT91C_ISRAM
 ((*) 0x00200000)

1910 
	#AT91C_ISRAM_SIZE
 (() 0x00004000)

1911 
	#AT91C_IFLASH
 ((*) 0x00100000)

1912 
	#AT91C_IFLASH_SIZE
 (() 0x00010000)

1913 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h

38 
	#SYSC_AIC_SMR
 ( 0)

39 
	#SYSC_AIC_SVR
 (128)

40 
	#SYSC_AIC_IVR
 (256)

41 
	#SYSC_AIC_FVR
 (260)

42 
	#SYSC_AIC_ISR
 (264)

43 
	#SYSC_AIC_IPR
 (268)

44 
	#SYSC_AIC_IMR
 (272)

45 
	#SYSC_AIC_CISR
 (276)

46 
	#SYSC_AIC_IECR
 (288)

47 
	#SYSC_AIC_IDCR
 (292)

48 
	#SYSC_AIC_ICCR
 (296)

49 
	#SYSC_AIC_ISCR
 (300)

50 
	#SYSC_AIC_EOICR
 (304)

51 
	#SYSC_AIC_SPU
 (308)

52 
	#SYSC_AIC_DCR
 (312)

53 
	#SYSC_AIC_FFER
 (320)

54 
	#SYSC_AIC_FFDR
 (324)

55 
	#SYSC_AIC_FFSR
 (328)

56 
	#SYSC_DBGU_CR
 (512)

57 
	#SYSC_DBGU_MR
 (516)

58 
	#SYSC_DBGU_IER
 (520)

59 
	#SYSC_DBGU_IDR
 (524)

60 
	#SYSC_DBGU_IMR
 (528)

61 
	#SYSC_DBGU_CSR
 (532)

62 
	#SYSC_DBGU_RHR
 (536)

63 
	#SYSC_DBGU_THR
 (540)

64 
	#SYSC_DBGU_BRGR
 (544)

65 
	#SYSC_DBGU_C1R
 (576)

66 
	#SYSC_DBGU_C2R
 (580)

67 
	#SYSC_DBGU_FNTR
 (584)

68 
	#SYSC_DBGU_RPR
 (768)

69 
	#SYSC_DBGU_RCR
 (772)

70 
	#SYSC_DBGU_TPR
 (776)

71 
	#SYSC_DBGU_TCR
 (780)

72 
	#SYSC_DBGU_RNPR
 (784)

73 
	#SYSC_DBGU_RNCR
 (788)

74 
	#SYSC_DBGU_TNPR
 (792)

75 
	#SYSC_DBGU_TNCR
 (796)

76 
	#SYSC_DBGU_PTCR
 (800)

77 
	#SYSC_DBGU_PTSR
 (804)

78 
	#SYSC_PIOA_PER
 (1024)

79 
	#SYSC_PIOA_PDR
 (1028)

80 
	#SYSC_PIOA_PSR
 (1032)

81 
	#SYSC_PIOA_OER
 (1040)

82 
	#SYSC_PIOA_ODR
 (1044)

83 
	#SYSC_PIOA_OSR
 (1048)

84 
	#SYSC_PIOA_IFER
 (1056)

85 
	#SYSC_PIOA_IFDR
 (1060)

86 
	#SYSC_PIOA_IFSR
 (1064)

87 
	#SYSC_PIOA_SODR
 (1072)

88 
	#SYSC_PIOA_CODR
 (1076)

89 
	#SYSC_PIOA_ODSR
 (1080)

90 
	#SYSC_PIOA_PDSR
 (1084)

91 
	#SYSC_PIOA_IER
 (1088)

92 
	#SYSC_PIOA_IDR
 (1092)

93 
	#SYSC_PIOA_IMR
 (1096)

94 
	#SYSC_PIOA_ISR
 (1100)

95 
	#SYSC_PIOA_MDER
 (1104)

96 
	#SYSC_PIOA_MDDR
 (1108)

97 
	#SYSC_PIOA_MDSR
 (1112)

98 
	#SYSC_PIOA_PPUDR
 (1120)

99 
	#SYSC_PIOA_PPUER
 (1124)

100 
	#SYSC_PIOA_PPUSR
 (1128)

101 
	#SYSC_PIOA_ASR
 (1136)

102 
	#SYSC_PIOA_BSR
 (1140)

103 
	#SYSC_PIOA_ABSR
 (1144)

104 
	#SYSC_PIOA_OWER
 (1184)

105 
	#SYSC_PIOA_OWDR
 (1188)

106 
	#SYSC_PIOA_OWSR
 (1192)

107 
	#SYSC_PMC_SCER
 (3072)

108 
	#SYSC_PMC_SCDR
 (3076)

109 
	#SYSC_PMC_SCSR
 (3080)

110 
	#SYSC_PMC_PCER
 (3088)

111 
	#SYSC_PMC_PCDR
 (3092)

112 
	#SYSC_PMC_PCSR
 (3096)

113 
	#SYSC_PMC_MOR
 (3104)

114 
	#SYSC_PMC_MCFR
 (3108)

115 
	#SYSC_PMC_PLLR
 (3116)

116 
	#SYSC_PMC_MCKR
 (3120)

117 
	#SYSC_PMC_PCKR
 (3136)

118 
	#SYSC_PMC_IER
 (3168)

119 
	#SYSC_PMC_IDR
 (3172)

120 
	#SYSC_PMC_SR
 (3176)

121 
	#SYSC_PMC_IMR
 (3180)

122 
	#SYSC_RSTC_RCR
 (3328)

123 
	#SYSC_RSTC_RSR
 (3332)

124 
	#SYSC_RSTC_RMR
 (3336)

125 
	#SYSC_RTTC_RTMR
 (3360)

126 
	#SYSC_RTTC_RTAR
 (3364)

127 
	#SYSC_RTTC_RTVR
 (3368)

128 
	#SYSC_RTTC_RTSR
 (3372)

129 
	#SYSC_PITC_PIMR
 (3376)

130 
	#SYSC_PITC_PISR
 (3380)

131 
	#SYSC_PITC_PIVR
 (3384)

132 
	#SYSC_PITC_PIIR
 (3388)

133 
	#SYSC_WDTC_WDCR
 (3392)

134 
	#SYSC_WDTC_WDMR
 (3396)

135 
	#SYSC_WDTC_WDSR
 (3400)

136 
	#SYSC_SYSC_VRPM
 (3424)

138 
	#AT91C_SYSC_PSTDBY
 (0x1 << 0)

139 

	)

144 
	#AIC_SMR
 ( 0)

145 
	#AIC_SVR
 (128)

146 
	#AIC_IVR
 (256)

147 
	#AIC_FVR
 (260)

148 
	#AIC_ISR
 (264)

149 
	#AIC_IPR
 (268)

150 
	#AIC_IMR
 (272)

151 
	#AIC_CISR
 (276)

152 
	#AIC_IECR
 (288)

153 
	#AIC_IDCR
 (292)

154 
	#AIC_ICCR
 (296)

155 
	#AIC_ISCR
 (300)

156 
	#AIC_EOICR
 (304)

157 
	#AIC_SPU
 (308)

158 
	#AIC_DCR
 (312)

159 
	#AIC_FFER
 (320)

160 
	#AIC_FFDR
 (324)

161 
	#AIC_FFSR
 (328)

163 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

164 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

165 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

166 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

167 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (0x0 << 5)

168 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (0x1 << 5)

169 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (0x2 << 5)

170 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (0x3 << 5)

172 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

173 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

175 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

176 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

177 

	)

182 
	#DBGU_CR
 ( 0)

183 
	#DBGU_MR
 ( 4)

184 
	#DBGU_IER
 ( 8)

185 
	#DBGU_IDR
 (12)

186 
	#DBGU_IMR
 (16)

187 
	#DBGU_CSR
 (20)

188 
	#DBGU_RHR
 (24)

189 
	#DBGU_THR
 (28)

190 
	#DBGU_BRGR
 (32)

191 
	#DBGU_C1R
 (64)

192 
	#DBGU_C2R
 (68)

193 
	#DBGU_FNTR
 (72)

194 
	#DBGU_RPR
 (256)

195 
	#DBGU_RCR
 (260)

196 
	#DBGU_TPR
 (264)

197 
	#DBGU_TCR
 (268)

198 
	#DBGU_RNPR
 (272)

199 
	#DBGU_RNCR
 (276)

200 
	#DBGU_TNPR
 (280)

201 
	#DBGU_TNCR
 (284)

202 
	#DBGU_PTCR
 (288)

203 
	#DBGU_PTSR
 (292)

205 
	#AT91C_US_RSTRX
 (0x1 << 2)

206 
	#AT91C_US_RSTTX
 (0x1 << 3)

207 
	#AT91C_US_RXEN
 (0x1 << 4)

208 
	#AT91C_US_RXDIS
 (0x1 << 5)

209 
	#AT91C_US_TXEN
 (0x1 << 6)

210 
	#AT91C_US_TXDIS
 (0x1 << 7)

212 
	#AT91C_US_PAR
 (0x7 << 9)

213 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

214 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

215 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

216 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

217 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

218 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

219 
	#AT91C_US_CHMODE
 (0x3 << 14)

220 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

221 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

222 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

223 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

225 
	#AT91C_US_RXRDY
 (0x1 << 0)

226 
	#AT91C_US_TXRDY
 (0x1 << 1)

227 
	#AT91C_US_ENDRX
 (0x1 << 3)

228 
	#AT91C_US_ENDTX
 (0x1 << 4)

229 
	#AT91C_US_OVRE
 (0x1 << 5)

230 
	#AT91C_US_FRAME
 (0x1 << 6)

231 
	#AT91C_US_PARE
 (0x1 << 7)

232 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

233 
	#AT91C_US_TXBUFE
 (0x1 << 11)

234 
	#AT91C_US_RXBUFF
 (0x1 << 12)

235 
	#AT91C_US_COMM_TX
 (0x1 << 30)

236 
	#AT91C_US_COMM_RX
 (0x1 << 31)

241 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

242 

	)

247 
	#PDC_RPR
 ( 0)

248 
	#PDC_RCR
 ( 4)

249 
	#PDC_TPR
 ( 8)

250 
	#PDC_TCR
 (12)

251 
	#PDC_RNPR
 (16)

252 
	#PDC_RNCR
 (20)

253 
	#PDC_TNPR
 (24)

254 
	#PDC_TNCR
 (28)

255 
	#PDC_PTCR
 (32)

256 
	#PDC_PTSR
 (36)

258 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

259 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

260 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

261 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

263 

	)

268 
	#PIO_PER
 ( 0)

269 
	#PIO_PDR
 ( 4)

270 
	#PIO_PSR
 ( 8)

271 
	#PIO_OER
 (16)

272 
	#PIO_ODR
 (20)

273 
	#PIO_OSR
 (24)

274 
	#PIO_IFER
 (32)

275 
	#PIO_IFDR
 (36)

276 
	#PIO_IFSR
 (40)

277 
	#PIO_SODR
 (48)

278 
	#PIO_CODR
 (52)

279 
	#PIO_ODSR
 (56)

280 
	#PIO_PDSR
 (60)

281 
	#PIO_IER
 (64)

282 
	#PIO_IDR
 (68)

283 
	#PIO_IMR
 (72)

284 
	#PIO_ISR
 (76)

285 
	#PIO_MDER
 (80)

286 
	#PIO_MDDR
 (84)

287 
	#PIO_MDSR
 (88)

288 
	#PIO_PPUDR
 (96)

289 
	#PIO_PPUER
 (100)

290 
	#PIO_PPUSR
 (104)

291 
	#PIO_ASR
 (112)

292 
	#PIO_BSR
 (116)

293 
	#PIO_ABSR
 (120)

294 
	#PIO_OWER
 (160)

295 
	#PIO_OWDR
 (164)

296 
	#PIO_OWSR
 (168)

297 

	)

302 
	#CKGR_MOR
 ( 0)

303 
	#CKGR_MCFR
 ( 4)

304 
	#CKGR_PLLR
 (12)

306 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

307 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

308 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

310 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

311 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

313 
	#AT91C_CKGR_DIV
 (0xFF << 0)

314 
	#AT91C_CKGR_DIV_0
 (0x0)

315 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

316 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

317 
	#AT91C_CKGR_OUT
 (0x3 << 14)

318 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

319 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

320 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

321 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

322 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

323 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

324 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

325 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

326 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

327 

	)

332 
	#PMC_SCER
 ( 0)

333 
	#PMC_SCDR
 ( 4)

334 
	#PMC_SCSR
 ( 8)

335 
	#PMC_PCER
 (16)

336 
	#PMC_PCDR
 (20)

337 
	#PMC_PCSR
 (24)

338 
	#PMC_MOR
 (32)

339 
	#PMC_MCFR
 (36)

340 
	#PMC_PLLR
 (44)

341 
	#PMC_MCKR
 (48)

342 
	#PMC_PCKR
 (64)

343 
	#PMC_IER
 (96)

344 
	#PMC_IDR
 (100)

345 
	#PMC_SR
 (104)

346 
	#PMC_IMR
 (108)

348 
	#AT91C_PMC_PCK
 (0x1 << 0)

349 
	#AT91C_PMC_UDP
 (0x1 << 7)

350 
	#AT91C_PMC_PCK0
 (0x1 << 8)

351 
	#AT91C_PMC_PCK1
 (0x1 << 9)

352 
	#AT91C_PMC_PCK2
 (0x1 << 10)

353 
	#AT91C_PMC_PCK3
 (0x1 << 11)

360 
	#AT91C_PMC_CSS
 (0x3 << 0)

361 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

362 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

363 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

364 
	#AT91C_PMC_PRES
 (0x7 << 2)

365 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

366 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

367 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

368 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

369 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

370 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

371 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

374 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

375 
	#AT91C_PMC_LOCK
 (0x1 << 2)

376 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

377 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

378 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

379 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

380 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

384 

	)

389 
	#RSTC_RCR
 ( 0)

390 
	#RSTC_RSR
 ( 4)

391 
	#RSTC_RMR
 ( 8)

393 
	#AT91C_SYSC_PROCRST
 (0x1 << 0)

394 
	#AT91C_SYSC_ICERST
 (0x1 << 1)

395 
	#AT91C_SYSC_PERRST
 (0x1 << 2)

396 
	#AT91C_SYSC_EXTRST
 (0x1 << 3)

397 
	#AT91C_SYSC_KEY
 (0xFF << 24)

399 
	#AT91C_SYSC_URSTS
 (0x1 << 0)

400 
	#AT91C_SYSC_BODSTS
 (0x1 << 1)

401 
	#AT91C_SYSC_RSTTYP
 (0x7 << 8)

402 
	#AT91C_SYSC_RSTTYP_POWERUP
 (0x0 << 8)

403 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (0x2 << 8)

404 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (0x3 << 8)

405 
	#AT91C_SYSC_RSTTYP_USER
 (0x4 << 8)

406 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (0x5 << 8)

407 
	#AT91C_SYSC_NRSTL
 (0x1 << 16)

408 
	#AT91C_SYSC_SRCMP
 (0x1 << 17)

410 
	#AT91C_SYSC_URSTEN
 (0x1 << 0)

411 
	#AT91C_SYSC_URSTIEN
 (0x1 << 4)

412 
	#AT91C_SYSC_ERSTL
 (0xF << 8)

413 
	#AT91C_SYSC_BODIEN
 (0x1 << 16)

414 

	)

419 
	#RTTC_RTMR
 ( 0)

420 
	#RTTC_RTAR
 ( 4)

421 
	#RTTC_RTVR
 ( 8)

422 
	#RTTC_RTSR
 (12)

424 
	#AT91C_SYSC_RTPRES
 (0xFFFF << 0)

425 
	#AT91C_SYSC_ALMIEN
 (0x1 << 16)

426 
	#AT91C_SYSC_RTTINCIEN
 (0x1 << 17)

427 
	#AT91C_SYSC_RTTRST
 (0x1 << 18)

429 
	#AT91C_SYSC_ALMV
 (0x0 << 0)

431 
	#AT91C_SYSC_CRTV
 (0x0 << 0)

433 
	#AT91C_SYSC_ALMS
 (0x1 << 0)

434 
	#AT91C_SYSC_RTTINC
 (0x1 << 1)

435 

	)

440 
	#PITC_PIMR
 ( 0)

441 
	#PITC_PISR
 ( 4)

442 
	#PITC_PIVR
 ( 8)

443 
	#PITC_PIIR
 (12)

445 
	#AT91C_SYSC_PIV
 (0xFFFFF << 0)

446 
	#AT91C_SYSC_PITEN
 (0x1 << 24)

447 
	#AT91C_SYSC_PITIEN
 (0x1 << 25)

449 
	#AT91C_SYSC_PITS
 (0x1 << 0)

451 
	#AT91C_SYSC_CPIV
 (0xFFFFF << 0)

452 
	#AT91C_SYSC_PICNT
 (0xFFF << 20)

454 

	)

459 
	#WDTC_WDCR
 ( 0)

460 
	#WDTC_WDMR
 ( 4)

461 
	#WDTC_WDSR
 ( 8)

463 
	#AT91C_SYSC_WDRSTT
 (0x1 << 0)

465 
	#AT91C_SYSC_WDV
 (0xFFF << 0)

466 
	#AT91C_SYSC_WDFIEN
 (0x1 << 12)

467 
	#AT91C_SYSC_WDRSTEN
 (0x1 << 13)

468 
	#AT91C_SYSC_WDRPROC
 (0x1 << 14)

469 
	#AT91C_SYSC_WDDIS
 (0x1 << 15)

470 
	#AT91C_SYSC_WDD
 (0xFFF << 16)

471 
	#AT91C_SYSC_WDDBGHLT
 (0x1 << 28)

472 
	#AT91C_SYSC_WDIDLEHLT
 (0x1 << 29)

474 
	#AT91C_SYSC_WDUNF
 (0x1 << 0)

475 
	#AT91C_SYSC_WDERR
 (0x1 << 1)

476 

	)

481 
	#MC_RCR
 ( 0)

482 
	#MC_ASR
 ( 4)

483 
	#MC_AASR
 ( 8)

484 
	#MC_FMR
 (96)

485 
	#MC_FCR
 (100)

486 
	#MC_FSR
 (104)

488 
	#AT91C_MC_RCB
 (0x1 << 0)

490 
	#AT91C_MC_UNDADD
 (0x1 << 0)

491 
	#AT91C_MC_MISADD
 (0x1 << 1)

492 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

493 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

494 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

495 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

496 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

497 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

498 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

499 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

500 
	#AT91C_MC_MST0
 (0x1 << 16)

501 
	#AT91C_MC_MST1
 (0x1 << 17)

502 
	#AT91C_MC_SVMST0
 (0x1 << 24)

503 
	#AT91C_MC_SVMST1
 (0x1 << 25)

505 
	#AT91C_MC_FRDY
 (0x1 << 0)

506 
	#AT91C_MC_LOCKE
 (0x1 << 2)

507 
	#AT91C_MC_PROGE
 (0x1 << 3)

508 
	#AT91C_MC_NEBP
 (0x1 << 7)

509 
	#AT91C_MC_FWS
 (0x3 << 8)

510 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

511 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

512 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

513 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

514 
	#AT91C_MC_FMCN
 (0xFF << 16)

516 
	#AT91C_MC_FCMD
 (0xF << 0)

517 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

518 
	#AT91C_MC_FCMD_LOCK
 (0x2)

519 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

520 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

521 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

522 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

523 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

524 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

525 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

526 
	#AT91C_MC_KEY
 (0xFF << 24)

528 
	#AT91C_MC_SECURITY
 (0x1 << 4)

529 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

530 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

531 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

532 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

533 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

534 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

535 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

536 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

537 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

538 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

539 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

540 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

541 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

542 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

543 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

544 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

545 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

546 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

547 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

548 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

549 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

550 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

551 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

552 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

553 

	)

558 
	#SPI_CR
 ( 0)

559 
	#SPI_MR
 ( 4)

560 
	#SPI_RDR
 ( 8)

561 
	#SPI_TDR
 (12)

562 
	#SPI_SR
 (16)

563 
	#SPI_IER
 (20)

564 
	#SPI_IDR
 (24)

565 
	#SPI_IMR
 (28)

566 
	#SPI_CSR
 (48)

567 
	#SPI_RPR
 (256)

568 
	#SPI_RCR
 (260)

569 
	#SPI_TPR
 (264)

570 
	#SPI_TCR
 (268)

571 
	#SPI_RNPR
 (272)

572 
	#SPI_RNCR
 (276)

573 
	#SPI_TNPR
 (280)

574 
	#SPI_TNCR
 (284)

575 
	#SPI_PTCR
 (288)

576 
	#SPI_PTSR
 (292)

578 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

579 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

580 
	#AT91C_SPI_SWRST
 (0x1 << 7)

581 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

583 
	#AT91C_SPI_MSTR
 (0x1 << 0)

584 
	#AT91C_SPI_PS
 (0x1 << 1)

585 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

586 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

587 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

588 
	#AT91C_SPI_FDIV
 (0x1 << 3)

589 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

590 
	#AT91C_SPI_LLB
 (0x1 << 7)

591 
	#AT91C_SPI_PCS
 (0xF << 16)

592 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

594 
	#AT91C_SPI_RD
 (0xFFFF << 0)

595 
	#AT91C_SPI_RPCS
 (0xF << 16)

597 
	#AT91C_SPI_TD
 (0xFFFF << 0)

598 
	#AT91C_SPI_TPCS
 (0xF << 16)

600 
	#AT91C_SPI_RDRF
 (0x1 << 0)

601 
	#AT91C_SPI_TDRE
 (0x1 << 1)

602 
	#AT91C_SPI_MODF
 (0x1 << 2)

603 
	#AT91C_SPI_OVRES
 (0x1 << 3)

604 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

605 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

606 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

607 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

608 
	#AT91C_SPI_NSSR
 (0x1 << 8)

609 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

610 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

615 
	#AT91C_SPI_CPOL
 (0x1 << 0)

616 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

617 
	#AT91C_SPI_CSAAT
 (0x1 << 2)

618 
	#AT91C_SPI_BITS
 (0xF << 4)

619 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

620 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

621 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

622 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

623 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

624 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

625 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

626 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

627 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

628 
	#AT91C_SPI_SCBR
 (0xFF << 8)

629 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

630 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

631 

	)

636 
	#ADC_CR
 ( 0)

637 
	#ADC_MR
 ( 4)

638 
	#ADC_CHER
 (16)

639 
	#ADC_CHDR
 (20)

640 
	#ADC_CHSR
 (24)

641 
	#ADC_SR
 (28)

642 
	#ADC_LCDR
 (32)

643 
	#ADC_IER
 (36)

644 
	#ADC_IDR
 (40)

645 
	#ADC_IMR
 (44)

646 
	#ADC_CDR0
 (48)

647 
	#ADC_CDR1
 (52)

648 
	#ADC_CDR2
 (56)

649 
	#ADC_CDR3
 (60)

650 
	#ADC_CDR4
 (64)

651 
	#ADC_CDR5
 (68)

652 
	#ADC_CDR6
 (72)

653 
	#ADC_CDR7
 (76)

654 
	#ADC_RPR
 (256)

655 
	#ADC_RCR
 (260)

656 
	#ADC_TPR
 (264)

657 
	#ADC_TCR
 (268)

658 
	#ADC_RNPR
 (272)

659 
	#ADC_RNCR
 (276)

660 
	#ADC_TNPR
 (280)

661 
	#ADC_TNCR
 (284)

662 
	#ADC_PTCR
 (288)

663 
	#ADC_PTSR
 (292)

665 
	#AT91C_ADC_SWRST
 (0x1 << 0)

666 
	#AT91C_ADC_START
 (0x1 << 1)

668 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

669 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

670 
	#AT91C_ADC_TRGEN_EN
 (0x1)

671 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

672 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

673 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

674 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

675 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

676 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

677 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

678 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

679 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

680 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

681 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

682 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

683 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

684 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

685 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

686 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

687 
	#AT91C_ADC_SHTIM
 (0xF << 24)

689 
	#AT91C_ADC_CH0
 (0x1 << 0)

690 
	#AT91C_ADC_CH1
 (0x1 << 1)

691 
	#AT91C_ADC_CH2
 (0x1 << 2)

692 
	#AT91C_ADC_CH3
 (0x1 << 3)

693 
	#AT91C_ADC_CH4
 (0x1 << 4)

694 
	#AT91C_ADC_CH5
 (0x1 << 5)

695 
	#AT91C_ADC_CH6
 (0x1 << 6)

696 
	#AT91C_ADC_CH7
 (0x1 << 7)

700 
	#AT91C_ADC_EOC0
 (0x1 << 0)

701 
	#AT91C_ADC_EOC1
 (0x1 << 1)

702 
	#AT91C_ADC_EOC2
 (0x1 << 2)

703 
	#AT91C_ADC_EOC3
 (0x1 << 3)

704 
	#AT91C_ADC_EOC4
 (0x1 << 4)

705 
	#AT91C_ADC_EOC5
 (0x1 << 5)

706 
	#AT91C_ADC_EOC6
 (0x1 << 6)

707 
	#AT91C_ADC_EOC7
 (0x1 << 7)

708 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

709 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

710 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

711 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

712 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

713 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

714 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

715 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

716 
	#AT91C_ADC_DRDY
 (0x1 << 16)

717 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

718 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

719 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

721 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

726 
	#AT91C_ADC_DATA
 (0x3FF << 0)

734 

	)

739 
	#SSC_CR
 ( 0)

740 
	#SSC_CMR
 ( 4)

741 
	#SSC_RCMR
 (16)

742 
	#SSC_RFMR
 (20)

743 
	#SSC_TCMR
 (24)

744 
	#SSC_TFMR
 (28)

745 
	#SSC_RHR
 (32)

746 
	#SSC_THR
 (36)

747 
	#SSC_RSHR
 (48)

748 
	#SSC_TSHR
 (52)

749 
	#SSC_RC0R
 (56)

750 
	#SSC_RC1R
 (60)

751 
	#SSC_SR
 (64)

752 
	#SSC_IER
 (68)

753 
	#SSC_IDR
 (72)

754 
	#SSC_IMR
 (76)

755 
	#SSC_RPR
 (256)

756 
	#SSC_RCR
 (260)

757 
	#SSC_TPR
 (264)

758 
	#SSC_TCR
 (268)

759 
	#SSC_RNPR
 (272)

760 
	#SSC_RNCR
 (276)

761 
	#SSC_TNPR
 (280)

762 
	#SSC_TNCR
 (284)

763 
	#SSC_PTCR
 (288)

764 
	#SSC_PTSR
 (292)

766 
	#AT91C_SSC_RXEN
 (0x1 << 0)

767 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

768 
	#AT91C_SSC_TXEN
 (0x1 << 8)

769 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

770 
	#AT91C_SSC_SWRST
 (0x1 << 15)

772 
	#AT91C_SSC_CKS
 (0x3 << 0)

773 
	#AT91C_SSC_CKS_DIV
 (0x0)

774 
	#AT91C_SSC_CKS_TK
 (0x1)

775 
	#AT91C_SSC_CKS_RK
 (0x2)

776 
	#AT91C_SSC_CKO
 (0x7 << 2)

777 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

778 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

779 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

780 
	#AT91C_SSC_CKI
 (0x1 << 5)

781 
	#AT91C_SSC_CKG
 (0x3 << 6)

782 
	#AT91C_SSC_CKG_NONE
 (0x0 << 6)

783 
	#AT91C_SSC_CKG_LOW
 (0x1 << 6)

784 
	#AT91C_SSC_CKG_HIGH
 (0x2 << 6)

785 
	#AT91C_SSC_START
 (0xF << 8)

786 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

787 
	#AT91C_SSC_START_TX
 (0x1 << 8)

788 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

789 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

790 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

791 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

792 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

793 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

794 
	#AT91C_SSC_START_0
 (0x8 << 8)

795 
	#AT91C_SSC_STOP
 (0x1 << 12)

796 
	#AT91C_SSC_STTOUT
 (0x1 << 15)

797 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

798 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

800 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

801 
	#AT91C_SSC_LOOP
 (0x1 << 5)

802 
	#AT91C_SSC_MSBF
 (0x1 << 7)

803 
	#AT91C_SSC_DATNB
 (0xF << 8)

804 
	#AT91C_SSC_FSLEN
 (0xF << 16)

805 
	#AT91C_SSC_FSOS
 (0x7 << 20)

806 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

807 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

808 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

809 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

810 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

811 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

812 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

815 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

816 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

818 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

819 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

820 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

821 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

822 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

823 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

824 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

825 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

826 
	#AT91C_SSC_CP0
 (0x1 << 8)

827 
	#AT91C_SSC_CP1
 (0x1 << 9)

828 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

829 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

830 
	#AT91C_SSC_TXENA
 (0x1 << 16)

831 
	#AT91C_SSC_RXENA
 (0x1 << 17)

835 

	)

840 
	#US_CR
 ( 0)

841 
	#US_MR
 ( 4)

842 
	#US_IER
 ( 8)

843 
	#US_IDR
 (12)

844 
	#US_IMR
 (16)

845 
	#US_CSR
 (20)

846 
	#US_RHR
 (24)

847 
	#US_THR
 (28)

848 
	#US_BRGR
 (32)

849 
	#US_RTOR
 (36)

850 
	#US_TTGR
 (40)

851 
	#US_FIDI
 (64)

852 
	#US_NER
 (68)

853 
	#US_XXR
 (72)

854 
	#US_IF
 (76)

855 
	#US_RPR
 (256)

856 
	#US_RCR
 (260)

857 
	#US_TPR
 (264)

858 
	#US_TCR
 (268)

859 
	#US_RNPR
 (272)

860 
	#US_RNCR
 (276)

861 
	#US_TNPR
 (280)

862 
	#US_TNCR
 (284)

863 
	#US_PTCR
 (288)

864 
	#US_PTSR
 (292)

866 
	#AT91C_US_RSTSTA
 (0x1 << 8)

867 
	#AT91C_US_STTBRK
 (0x1 << 9)

868 
	#AT91C_US_STPBRK
 (0x1 << 10)

869 
	#AT91C_US_STTTO
 (0x1 << 11)

870 
	#AT91C_US_SENDA
 (0x1 << 12)

871 
	#AT91C_US_RSTIT
 (0x1 << 13)

872 
	#AT91C_US_RSTNACK
 (0x1 << 14)

873 
	#AT91C_US_RETTO
 (0x1 << 15)

874 
	#AT91C_US_DTREN
 (0x1 << 16)

875 
	#AT91C_US_DTRDIS
 (0x1 << 17)

876 
	#AT91C_US_RTSEN
 (0x1 << 18)

877 
	#AT91C_US_RTSDIS
 (0x1 << 19)

879 
	#AT91C_US_USMODE
 (0xF << 0)

880 
	#AT91C_US_USMODE_NORMAL
 (0x0)

881 
	#AT91C_US_USMODE_RS485
 (0x1)

882 
	#AT91C_US_USMODE_HWHSH
 (0x2)

883 
	#AT91C_US_USMODE_MODEM
 (0x3)

884 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

885 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

886 
	#AT91C_US_USMODE_IRDA
 (0x8)

887 
	#AT91C_US_USMODE_SWHSH
 (0xC)

888 
	#AT91C_US_CLKS
 (0x3 << 4)

889 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

890 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

891 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

892 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

893 
	#AT91C_US_CHRL
 (0x3 << 6)

894 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

895 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

896 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

897 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

898 
	#AT91C_US_SYNC
 (0x1 << 8)

899 
	#AT91C_US_NBSTOP
 (0x3 << 12)

900 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

901 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

902 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

903 
	#AT91C_US_MSBF
 (0x1 << 16)

904 
	#AT91C_US_MODE9
 (0x1 << 17)

905 
	#AT91C_US_CKLO
 (0x1 << 18)

906 
	#AT91C_US_OVER
 (0x1 << 19)

907 
	#AT91C_US_INACK
 (0x1 << 20)

908 
	#AT91C_US_DSNACK
 (0x1 << 21)

909 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

910 
	#AT91C_US_FILTER
 (0x1 << 28)

912 
	#AT91C_US_RXBRK
 (0x1 << 2)

913 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

914 
	#AT91C_US_ITERATION
 (0x1 << 10)

915 
	#AT91C_US_NACK
 (0x1 << 13)

916 
	#AT91C_US_RIIC
 (0x1 << 16)

917 
	#AT91C_US_DSRIC
 (0x1 << 17)

918 
	#AT91C_US_DCDIC
 (0x1 << 18)

919 
	#AT91C_US_CTSIC
 (0x1 << 19)

923 
	#AT91C_US_RI
 (0x1 << 20)

924 
	#AT91C_US_DSR
 (0x1 << 21)

925 
	#AT91C_US_DCD
 (0x1 << 22)

926 
	#AT91C_US_CTS
 (0x1 << 23)

927 

	)

932 
	#TWI_CR
 ( 0)

933 
	#TWI_MMR
 ( 4)

934 
	#TWI_SMR
 ( 8)

935 
	#TWI_IADR
 (12)

936 
	#TWI_CWGR
 (16)

937 
	#TWI_SR
 (32)

938 
	#TWI_IER
 (36)

939 
	#TWI_IDR
 (40)

940 
	#TWI_IMR
 (44)

941 
	#TWI_RHR
 (48)

942 
	#TWI_THR
 (52)

944 
	#AT91C_TWI_START
 (0x1 << 0)

945 
	#AT91C_TWI_STOP
 (0x1 << 1)

946 
	#AT91C_TWI_MSEN
 (0x1 << 2)

947 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

948 
	#AT91C_TWI_SVEN
 (0x1 << 4)

949 
	#AT91C_TWI_SVDIS
 (0x1 << 5)

950 
	#AT91C_TWI_SWRST
 (0x1 << 7)

952 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

953 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

954 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

955 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

956 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

957 
	#AT91C_TWI_MREAD
 (0x1 << 12)

958 
	#AT91C_TWI_DADR
 (0x7F << 16)

960 
	#AT91C_TWI_SADR
 (0x7F << 16)

962 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

963 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

964 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

966 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

967 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

968 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

969 
	#AT91C_TWI_SVREAD
 (0x1 << 3)

970 
	#AT91C_TWI_SVACC
 (0x1 << 4)

971 
	#AT91C_TWI_GCACC
 (0x1 << 5)

972 
	#AT91C_TWI_OVRE
 (0x1 << 6)

973 
	#AT91C_TWI_UNRE
 (0x1 << 7)

974 
	#AT91C_TWI_NACK
 (0x1 << 8)

975 
	#AT91C_TWI_ARBLST
 (0x1 << 9)

979 

	)

984 
	#TC_CCR
 ( 0)

985 
	#TC_CMR
 ( 4)

986 
	#TC_CV
 (16)

987 
	#TC_RA
 (20)

988 
	#TC_RB
 (24)

989 
	#TC_RC
 (28)

990 
	#TC_SR
 (32)

991 
	#TC_IER
 (36)

992 
	#TC_IDR
 (40)

993 
	#TC_IMR
 (44)

995 
	#AT91C_TC_CLKEN
 (0x1 << 0)

996 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

997 
	#AT91C_TC_SWTRG
 (0x1 << 2)

999 
	#AT91C_TC_CLKS
 (0x7 << 0)

1000 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

1001 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

1002 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

1003 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

1004 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

1005 
	#AT91C_TC_CLKS_XC0
 (0x5)

1006 
	#AT91C_TC_CLKS_XC1
 (0x6)

1007 
	#AT91C_TC_CLKS_XC2
 (0x7)

1008 
	#AT91C_TC_CLKI
 (0x1 << 3)

1009 
	#AT91C_TC_BURST
 (0x3 << 4)

1010 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

1011 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

1012 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

1013 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

1014 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

1015 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

1016 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

1017 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

1018 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

1019 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

1020 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

1021 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

1022 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

1023 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

1024 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

1025 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

1026 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

1027 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

1028 
	#AT91C_TC_ABETRG
 (0x1 << 10)

1029 
	#AT91C_TC_EEVT
 (0x3 << 10)

1030 
	#AT91C_TC_EEVT_NONE
 (0x0 << 10)

1031 
	#AT91C_TC_EEVT_RISING
 (0x1 << 10)

1032 
	#AT91C_TC_EEVT_FALLING
 (0x2 << 10)

1033 
	#AT91C_TC_EEVT_BOTH
 (0x3 << 10)

1034 
	#AT91C_TC_ENETRG
 (0x1 << 12)

1035 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

1036 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

1037 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

1038 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

1039 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

1040 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

1041 
	#AT91C_TC_WAVE
 (0x1 << 15)

1042 
	#AT91C_TC_LDRA
 (0x3 << 16)

1043 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

1044 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

1045 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

1046 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

1047 
	#AT91C_TC_ACPA
 (0x3 << 16)

1048 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

1049 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

1050 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

1051 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

1052 
	#AT91C_TC_LDRB
 (0x3 << 18)

1053 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

1054 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

1055 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

1056 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

1057 
	#AT91C_TC_ACPC
 (0x3 << 18)

1058 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

1059 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

1060 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

1061 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

1062 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1063 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1064 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1065 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1066 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1067 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1068 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1069 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1070 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1071 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1072 
	#AT91C_TC_BCPB
 (0x3 << 24)

1073 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1074 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1075 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1076 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1077 
	#AT91C_TC_BCPC
 (0x3 << 26)

1078 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1079 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1080 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1081 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1082 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1083 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1084 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1085 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1086 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1087 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1088 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1089 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1090 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1091 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1093 
	#AT91C_TC_COVFS
 (0x1 << 0)

1094 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1095 
	#AT91C_TC_CPAS
 (0x1 << 2)

1096 
	#AT91C_TC_CPBS
 (0x1 << 3)

1097 
	#AT91C_TC_CPCS
 (0x1 << 4)

1098 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1099 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1100 
	#AT91C_TC_ETRCS
 (0x1 << 7)

1101 
	#AT91C_TC_ETRGS
 (0x1 << 16)

1102 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1103 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1107 

	)

1112 
	#TCB_TC0
 ( 0)

1113 
	#TCB_TC1
 (64)

1114 
	#TCB_TC2
 (128)

1115 
	#TCB_BCR
 (192)

1116 
	#TCB_BMR
 (196)

1118 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1120 
	#AT91C_TCB_TC0XC0S
 (0x1 << 0)

1121 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1122 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1123 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1124 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1125 
	#AT91C_TCB_TC1XC1S
 (0x1 << 2)

1126 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1127 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1128 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1129 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1130 
	#AT91C_TCB_TC2XC2S
 (0x1 << 4)

1131 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1132 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1133 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1134 
	#AT91C_TCB_TC2XC2S_TIOA2
 (0x3 << 4)

1135 

	)

1140 
	#PWMC_CMR
 ( 0)

1141 
	#PWMC_CDTYR
 ( 4)

1142 
	#PWMC_CPRDR
 ( 8)

1143 
	#PWMC_CCNTR
 (12)

1144 
	#PWMC_CUPDR
 (16)

1145 
	#PWMC_Re£rved
 (20)

1147 
	#AT91C_PWMC_CPRE
 (0xF << 0)

1148 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

1149 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

1150 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

1151 
	#AT91C_PWMC_CALG
 (0x1 << 8)

1152 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

1153 
	#AT91C_PWMC_CPD
 (0x1 << 10)

1155 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

1157 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

1159 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

1161 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

1162 

	)

1167 
	#PWMC_MR
 ( 0)

1168 
	#PWMC_ENA
 ( 4)

1169 
	#PWMC_DIS
 ( 8)

1170 
	#PWMC_SR
 (12)

1171 
	#PWMC_IER
 (16)

1172 
	#PWMC_IDR
 (20)

1173 
	#PWMC_IMR
 (24)

1174 
	#PWMC_ISR
 (28)

1175 
	#PWMC_VR
 (252)

1176 
	#PWMC_CH
 (512)

1178 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

1179 
	#AT91C_PWMC_PREA
 (0xF << 8)

1180 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

1181 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

1182 
	#AT91C_PWMC_PREB
 (0xF << 24)

1183 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

1185 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

1186 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

1187 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

1188 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

1189 
	#AT91C_PWMC_CHID4
 (0x1 << 4)

1190 
	#AT91C_PWMC_CHID5
 (0x1 << 5)

1191 
	#AT91C_PWMC_CHID6
 (0x1 << 6)

1192 
	#AT91C_PWMC_CHID7
 (0x1 << 7)

1199 

	)

1204 
	#UDP_NUM
 ( 0)

1205 
	#UDP_GLBSTATE
 ( 4)

1206 
	#UDP_FADDR
 ( 8)

1207 
	#UDP_IER
 (16)

1208 
	#UDP_IDR
 (20)

1209 
	#UDP_IMR
 (24)

1210 
	#UDP_ISR
 (28)

1211 
	#UDP_ICR
 (32)

1212 
	#UDP_RSTEP
 (40)

1213 
	#UDP_CSR
 (48)

1214 
	#UDP_FDR
 (80)

1216 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

1217 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

1218 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

1220 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

1221 
	#AT91C_UDP_CONFG
 (0x1 << 1)

1222 
	#AT91C_UDP_RMWUPE
 (0x1 << 2)

1223 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

1225 
	#AT91C_UDP_FADD
 (0xFF << 0)

1226 
	#AT91C_UDP_FEN
 (0x1 << 8)

1228 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

1229 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

1230 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

1231 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

1232 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

1233 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

1234 
	#AT91C_UDP_EPINT6
 (0x1 << 6)

1235 
	#AT91C_UDP_EPINT7
 (0x1 << 7)

1236 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

1237 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

1238 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

1239 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

1240 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

1244 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

1247 
	#AT91C_UDP_EP0
 (0x1 << 0)

1248 
	#AT91C_UDP_EP1
 (0x1 << 1)

1249 
	#AT91C_UDP_EP2
 (0x1 << 2)

1250 
	#AT91C_UDP_EP3
 (0x1 << 3)

1251 
	#AT91C_UDP_EP4
 (0x1 << 4)

1252 
	#AT91C_UDP_EP5
 (0x1 << 5)

1253 
	#AT91C_UDP_EP6
 (0x1 << 6)

1254 
	#AT91C_UDP_EP7
 (0x1 << 7)

1256 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

1257 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

1258 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

1259 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

1260 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

1261 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

1262 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

1263 
	#AT91C_UDP_DIR
 (0x1 << 7)

1264 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

1265 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

1266 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

1267 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

1268 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

1269 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

1270 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

1271 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

1272 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

1273 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

1274 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

1275 

	)

1280 
	#AT91C_SYSC_SYSC_VRPM
 (0xFFFFFD60)

1282 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1283 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1284 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1285 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1286 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1287 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1288 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1289 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1290 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1291 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1292 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1293 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1294 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1295 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1296 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1297 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1298 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1299 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1301 
	#AT91C_DBGU_C2R
 (0xFFFFF244)

1302 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1303 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1304 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1305 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1306 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1307 
	#AT91C_DBGU_C1R
 (0xFFFFF240)

1308 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1309 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1310 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1311 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1312 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1314 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1315 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1316 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1317 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1318 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1319 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1320 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1321 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1322 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1323 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1325 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1326 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1327 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1328 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1329 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1330 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1331 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1332 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1333 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1334 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1335 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1336 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1337 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1338 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1339 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1340 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1341 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1342 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1343 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1344 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1345 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1346 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1347 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1348 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1349 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1350 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1351 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1352 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1353 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1355 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1356 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1357 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1359 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1360 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1361 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1362 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1363 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1364 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1365 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1366 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1367 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1368 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1369 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1370 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1371 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1372 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1373 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1375 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1376 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1377 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1379 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1380 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1381 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1382 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1384 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1385 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1386 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1387 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1389 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1390 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1391 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1393 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1394 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1395 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1396 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1397 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1398 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1400 
	#AT91C_SPI_PTCR
 (0xFFFE0120)

1401 
	#AT91C_SPI_TNPR
 (0xFFFE0118)

1402 
	#AT91C_SPI_RNPR
 (0xFFFE0110)

1403 
	#AT91C_SPI_TPR
 (0xFFFE0108)

1404 
	#AT91C_SPI_RPR
 (0xFFFE0100)

1405 
	#AT91C_SPI_PTSR
 (0xFFFE0124)

1406 
	#AT91C_SPI_TNCR
 (0xFFFE011C)

1407 
	#AT91C_SPI_RNCR
 (0xFFFE0114)

1408 
	#AT91C_SPI_TCR
 (0xFFFE010C)

1409 
	#AT91C_SPI_RCR
 (0xFFFE0104)

1411 
	#AT91C_SPI_CSR
 (0xFFFE0030)

1412 
	#AT91C_SPI_IDR
 (0xFFFE0018)

1413 
	#AT91C_SPI_SR
 (0xFFFE0010)

1414 
	#AT91C_SPI_RDR
 (0xFFFE0008)

1415 
	#AT91C_SPI_CR
 (0xFFFE0000)

1416 
	#AT91C_SPI_IMR
 (0xFFFE001C)

1417 
	#AT91C_SPI_IER
 (0xFFFE0014)

1418 
	#AT91C_SPI_TDR
 (0xFFFE000C)

1419 
	#AT91C_SPI_MR
 (0xFFFE0004)

1421 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

1422 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

1423 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

1424 
	#AT91C_ADC_TPR
 (0xFFFD8108)

1425 
	#AT91C_ADC_RPR
 (0xFFFD8100)

1426 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

1427 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

1428 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

1429 
	#AT91C_ADC_TCR
 (0xFFFD810C)

1430 
	#AT91C_ADC_RCR
 (0xFFFD8104)

1432 
	#AT91C_ADC_IMR
 (0xFFFD802C)

1433 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

1434 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

1435 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

1436 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

1437 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

1438 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

1439 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

1440 
	#AT91C_ADC_MR
 (0xFFFD8004)

1441 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

1442 
	#AT91C_ADC_CR
 (0xFFFD8000)

1443 
	#AT91C_ADC_CHER
 (0xFFFD8010)

1444 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

1445 
	#AT91C_ADC_IER
 (0xFFFD8024)

1446 
	#AT91C_ADC_SR
 (0xFFFD801C)

1447 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

1448 
	#AT91C_ADC_IDR
 (0xFFFD8028)

1449 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

1451 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1452 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1453 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1454 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1455 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1456 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1457 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1458 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1459 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1460 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1462 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1463 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1464 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1465 
	#AT91C_SSC_SR
 (0xFFFD4040)

1466 
	#AT91C_SSC_RC0R
 (0xFFFD4038)

1467 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1468 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1469 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1470 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1471 
	#AT91C_SSC_CR
 (0xFFFD4000)

1472 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1473 
	#AT91C_SSC_IER
 (0xFFFD4044)

1474 
	#AT91C_SSC_RC1R
 (0xFFFD403C)

1475 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1476 
	#AT91C_SSC_THR
 (0xFFFD4024)

1477 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1479 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1480 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1481 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1482 
	#AT91C_US1_TCR
 (0xFFFC410C)

1483 
	#AT91C_US1_RCR
 (0xFFFC4104)

1484 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1485 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1486 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1487 
	#AT91C_US1_TPR
 (0xFFFC4108)

1488 
	#AT91C_US1_RPR
 (0xFFFC4100)

1490 
	#AT91C_US1_XXR
 (0xFFFC4048)

1491 
	#AT91C_US1_RHR
 (0xFFFC4018)

1492 
	#AT91C_US1_IMR
 (0xFFFC4010)

1493 
	#AT91C_US1_IER
 (0xFFFC4008)

1494 
	#AT91C_US1_CR
 (0xFFFC4000)

1495 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1496 
	#AT91C_US1_THR
 (0xFFFC401C)

1497 
	#AT91C_US1_CSR
 (0xFFFC4014)

1498 
	#AT91C_US1_IDR
 (0xFFFC400C)

1499 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1500 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1501 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1502 
	#AT91C_US1_IF
 (0xFFFC404C)

1503 
	#AT91C_US1_NER
 (0xFFFC4044)

1504 
	#AT91C_US1_MR
 (0xFFFC4004)

1506 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1507 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1508 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1509 
	#AT91C_US0_TPR
 (0xFFFC0108)

1510 
	#AT91C_US0_RPR
 (0xFFFC0100)

1511 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1512 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1513 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1514 
	#AT91C_US0_TCR
 (0xFFFC010C)

1515 
	#AT91C_US0_RCR
 (0xFFFC0104)

1517 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1518 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1519 
	#AT91C_US0_RHR
 (0xFFFC0018)

1520 
	#AT91C_US0_IMR
 (0xFFFC0010)

1521 
	#AT91C_US0_NER
 (0xFFFC0044)

1522 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1523 
	#AT91C_US0_XXR
 (0xFFFC0048)

1524 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1525 
	#AT91C_US0_CR
 (0xFFFC0000)

1526 
	#AT91C_US0_IER
 (0xFFFC0008)

1527 
	#AT91C_US0_IF
 (0xFFFC004C)

1528 
	#AT91C_US0_MR
 (0xFFFC0004)

1529 
	#AT91C_US0_IDR
 (0xFFFC000C)

1530 
	#AT91C_US0_CSR
 (0xFFFC0014)

1531 
	#AT91C_US0_THR
 (0xFFFC001C)

1533 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1534 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1535 
	#AT91C_TWI_SR
 (0xFFFB8020)

1536 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1537 
	#AT91C_TWI_SMR
 (0xFFFB8008)

1538 
	#AT91C_TWI_CR
 (0xFFFB8000)

1539 
	#AT91C_TWI_THR
 (0xFFFB8034)

1540 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1541 
	#AT91C_TWI_IER
 (0xFFFB8024)

1542 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1543 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1545 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1546 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1547 
	#AT91C_TC2_RC
 (0xFFFA009C)

1548 
	#AT91C_TC2_RA
 (0xFFFA0094)

1549 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1550 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1551 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1552 
	#AT91C_TC2_RB
 (0xFFFA0098)

1553 
	#AT91C_TC2_CV
 (0xFFFA0090)

1554 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1556 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1557 
	#AT91C_TC1_IER
 (0xFFFA0064)

1558 
	#AT91C_TC1_RC
 (0xFFFA005C)

1559 
	#AT91C_TC1_RA
 (0xFFFA0054)

1560 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1561 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1562 
	#AT91C_TC1_SR
 (0xFFFA0060)

1563 
	#AT91C_TC1_RB
 (0xFFFA0058)

1564 
	#AT91C_TC1_CV
 (0xFFFA0050)

1565 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1567 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1568 
	#AT91C_TC0_IER
 (0xFFFA0024)

1569 
	#AT91C_TC0_RC
 (0xFFFA001C)

1570 
	#AT91C_TC0_RA
 (0xFFFA0014)

1571 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1572 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1573 
	#AT91C_TC0_SR
 (0xFFFA0020)

1574 
	#AT91C_TC0_RB
 (0xFFFA0018)

1575 
	#AT91C_TC0_CV
 (0xFFFA0010)

1576 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1578 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1579 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1581 
	#AT91C_CH3_CUPDR
 (0xFFFCC270)

1582 
	#AT91C_CH3_CPRDR
 (0xFFFCC268)

1583 
	#AT91C_CH3_CMR
 (0xFFFCC260)

1584 
	#AT91C_CH3_Re£rved
 (0xFFFCC274)

1585 
	#AT91C_CH3_CCNTR
 (0xFFFCC26C)

1586 
	#AT91C_CH3_CDTYR
 (0xFFFCC264)

1588 
	#AT91C_CH2_CUPDR
 (0xFFFCC250)

1589 
	#AT91C_CH2_CPRDR
 (0xFFFCC248)

1590 
	#AT91C_CH2_CMR
 (0xFFFCC240)

1591 
	#AT91C_CH2_Re£rved
 (0xFFFCC254)

1592 
	#AT91C_CH2_CCNTR
 (0xFFFCC24C)

1593 
	#AT91C_CH2_CDTYR
 (0xFFFCC244)

1595 
	#AT91C_CH1_CUPDR
 (0xFFFCC230)

1596 
	#AT91C_CH1_CPRDR
 (0xFFFCC228)

1597 
	#AT91C_CH1_CMR
 (0xFFFCC220)

1598 
	#AT91C_CH1_Re£rved
 (0xFFFCC234)

1599 
	#AT91C_CH1_CCNTR
 (0xFFFCC22C)

1600 
	#AT91C_CH1_CDTYR
 (0xFFFCC224)

1602 
	#AT91C_CH0_CUPDR
 (0xFFFCC210)

1603 
	#AT91C_CH0_CPRDR
 (0xFFFCC208)

1604 
	#AT91C_CH0_CMR
 (0xFFFCC200)

1605 
	#AT91C_CH0_Re£rved
 (0xFFFCC214)

1606 
	#AT91C_CH0_CCNTR
 (0xFFFCC20C)

1607 
	#AT91C_CH0_CDTYR
 (0xFFFCC204)

1609 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1610 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1611 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1612 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1613 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1614 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1615 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1616 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1617 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1619 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1620 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1621 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1622 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1623 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1624 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1625 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1626 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1627 
	#AT91C_UDP_IER
 (0xFFFB0010)

1628 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1629 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1630 

	)

1634 
	#AT91C_PIO_PA0
 (1 << 0)

1635 
	#AT91C_PA0_PWM0
 (
AT91C_PIO_PA0
)

1636 
	#AT91C_PA0_TIOA0
 (
AT91C_PIO_PA0
)

1637 
	#AT91C_PIO_PA1
 (1 << 1)

1638 
	#AT91C_PA1_PWM1
 (
AT91C_PIO_PA1
)

1639 
	#AT91C_PA1_TIOB0
 (
AT91C_PIO_PA1
)

1640 
	#AT91C_PIO_PA10
 (1 << 10)

1641 
	#AT91C_PA10_DTXD
 (
AT91C_PIO_PA10
)

1642 
	#AT91C_PA10_NPCS2
 (
AT91C_PIO_PA10
)

1643 
	#AT91C_PIO_PA11
 (1 << 11)

1644 
	#AT91C_PA11_NPCS0
 (
AT91C_PIO_PA11
)

1645 
	#AT91C_PA11_PWM0
 (
AT91C_PIO_PA11
)

1646 
	#AT91C_PIO_PA12
 (1 << 12)

1647 
	#AT91C_PA12_MISO
 (
AT91C_PIO_PA12
)

1648 
	#AT91C_PA12_PWM1
 (
AT91C_PIO_PA12
)

1649 
	#AT91C_PIO_PA13
 (1 << 13)

1650 
	#AT91C_PA13_MOSI
 (
AT91C_PIO_PA13
)

1651 
	#AT91C_PA13_PWM2
 (
AT91C_PIO_PA13
)

1652 
	#AT91C_PIO_PA14
 (1 << 14)

1653 
	#AT91C_PA14_SPCK
 (
AT91C_PIO_PA14
)

1654 
	#AT91C_PA14_PWM3
 (
AT91C_PIO_PA14
)

1655 
	#AT91C_PIO_PA15
 (1 << 15)

1656 
	#AT91C_PA15_TF
 (
AT91C_PIO_PA15
)

1657 
	#AT91C_PA15_TIOA1
 (
AT91C_PIO_PA15
)

1658 
	#AT91C_PIO_PA16
 (1 << 16)

1659 
	#AT91C_PA16_TK
 (
AT91C_PIO_PA16
)

1660 
	#AT91C_PA16_TIOB1
 (
AT91C_PIO_PA16
)

1661 
	#AT91C_PIO_PA17
 (1 << 17)

1662 
	#AT91C_PA17_TD
 (
AT91C_PIO_PA17
)

1663 
	#AT91C_PA17_PCK1
 (
AT91C_PIO_PA17
)

1664 
	#AT91C_PIO_PA18
 (1 << 18)

1665 
	#AT91C_PA18_RD
 (
AT91C_PIO_PA18
)

1666 
	#AT91C_PA18_PCK2
 (
AT91C_PIO_PA18
)

1667 
	#AT91C_PIO_PA19
 (1 << 19)

1668 
	#AT91C_PA19_RK
 (
AT91C_PIO_PA19
)

1669 
	#AT91C_PA19_FIQ
 (
AT91C_PIO_PA19
)

1670 
	#AT91C_PIO_PA2
 (1 << 2)

1671 
	#AT91C_PA2_PWM2
 (
AT91C_PIO_PA2
)

1672 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

1673 
	#AT91C_PIO_PA20
 (1 << 20)

1674 
	#AT91C_PA20_RF
 (
AT91C_PIO_PA20
)

1675 
	#AT91C_PA20_IRQ0
 (
AT91C_PIO_PA20
)

1676 
	#AT91C_PIO_PA21
 (1 << 21)

1677 
	#AT91C_PA21_RXD1
 (
AT91C_PIO_PA21
)

1678 
	#AT91C_PA21_PCK1
 (
AT91C_PIO_PA21
)

1679 
	#AT91C_PIO_PA22
 (1 << 22)

1680 
	#AT91C_PA22_TXD1
 (
AT91C_PIO_PA22
)

1681 
	#AT91C_PA22_NPCS3
 (
AT91C_PIO_PA22
)

1682 
	#AT91C_PIO_PA23
 (1 << 23)

1683 
	#AT91C_PA23_SCK1
 (
AT91C_PIO_PA23
)

1684 
	#AT91C_PA23_PWM0
 (
AT91C_PIO_PA23
)

1685 
	#AT91C_PIO_PA24
 (1 << 24)

1686 
	#AT91C_PA24_RTS1
 (
AT91C_PIO_PA24
)

1687 
	#AT91C_PA24_PWM1
 (
AT91C_PIO_PA24
)

1688 
	#AT91C_PIO_PA25
 (1 << 25)

1689 
	#AT91C_PA25_CTS1
 (
AT91C_PIO_PA25
)

1690 
	#AT91C_PA25_PWM2
 (
AT91C_PIO_PA25
)

1691 
	#AT91C_PIO_PA26
 (1 << 26)

1692 
	#AT91C_PA26_DCD1
 (
AT91C_PIO_PA26
)

1693 
	#AT91C_PA26_TIOA2
 (
AT91C_PIO_PA26
)

1694 
	#AT91C_PIO_PA27
 (1 << 27)

1695 
	#AT91C_PA27_DTR1
 (
AT91C_PIO_PA27
)

1696 
	#AT91C_PA27_TIOB2
 (
AT91C_PIO_PA27
)

1697 
	#AT91C_PIO_PA28
 (1 << 28)

1698 
	#AT91C_PA28_DSR1
 (
AT91C_PIO_PA28
)

1699 
	#AT91C_PA28_TCLK1
 (
AT91C_PIO_PA28
)

1700 
	#AT91C_PIO_PA29
 (1 << 29)

1701 
	#AT91C_PA29_RI1
 (
AT91C_PIO_PA29
)

1702 
	#AT91C_PA29_TCLK2
 (
AT91C_PIO_PA29
)

1703 
	#AT91C_PIO_PA3
 (1 << 3)

1704 
	#AT91C_PA3_TWD
 (
AT91C_PIO_PA3
)

1705 
	#AT91C_PA3_NPCS3
 (
AT91C_PIO_PA3
)

1706 
	#AT91C_PIO_PA30
 (1 << 30)

1707 
	#AT91C_PA30_IRQ1
 (
AT91C_PIO_PA30
)

1708 
	#AT91C_PA30_NPCS2
 (
AT91C_PIO_PA30
)

1709 
	#AT91C_PIO_PA31
 (1 << 31)

1710 
	#AT91C_PA31_NPCS1
 (
AT91C_PIO_PA31
)

1711 
	#AT91C_PA31_PCK2
 (
AT91C_PIO_PA31
)

1712 
	#AT91C_PIO_PA4
 (1 << 4)

1713 
	#AT91C_PA4_TWCK
 (
AT91C_PIO_PA4
)

1714 
	#AT91C_PA4_TCLK0
 (
AT91C_PIO_PA4
)

1715 
	#AT91C_PIO_PA5
 (1 << 5)

1716 
	#AT91C_PA5_RXD0
 (
AT91C_PIO_PA5
)

1717 
	#AT91C_PA5_NPCS3
 (
AT91C_PIO_PA5
)

1718 
	#AT91C_PIO_PA6
 (1 << 6)

1719 
	#AT91C_PA6_TXD0
 (
AT91C_PIO_PA6
)

1720 
	#AT91C_PA6_PCK0
 (
AT91C_PIO_PA6
)

1721 
	#AT91C_PIO_PA7
 (1 << 7)

1722 
	#AT91C_PA7_RTS0
 (
AT91C_PIO_PA7
)

1723 
	#AT91C_PA7_PWM3
 (
AT91C_PIO_PA7
)

1724 
	#AT91C_PIO_PA8
 (1 << 8)

1725 
	#AT91C_PA8_CTS0
 (
AT91C_PIO_PA8
)

1726 
	#AT91C_PA8_ADTRG
 (
AT91C_PIO_PA8
)

1727 
	#AT91C_PIO_PA9
 (1 << 9)

1728 
	#AT91C_PA9_DRXD
 (
AT91C_PIO_PA9
)

1729 
	#AT91C_PA9_NPCS1
 (
AT91C_PIO_PA9
)

1730 

	)

1734 
	#AT91C_ID_FIQ
 ( 0)

1735 
	#AT91C_ID_SYS
 ( 1)

1736 
	#AT91C_ID_PIOA
 ( 2)

1737 
	#AT91C_ID_3_Re£rved
 ( 3)

1738 
	#AT91C_ID_ADC
 ( 4)

1739 
	#AT91C_ID_SPI
 ( 5)

1740 
	#AT91C_ID_US0
 ( 6)

1741 
	#AT91C_ID_US1
 ( 7)

1742 
	#AT91C_ID_SSC
 ( 8)

1743 
	#AT91C_ID_TWI
 ( 9)

1744 
	#AT91C_ID_PWMC
 (10)

1745 
	#AT91C_ID_UDP
 (11)

1746 
	#AT91C_ID_TC0
 (12)

1747 
	#AT91C_ID_TC1
 (13)

1748 
	#AT91C_ID_TC2
 (14)

1749 
	#AT91C_ID_15_Re£rved
 (15)

1750 
	#AT91C_ID_16_Re£rved
 (16)

1751 
	#AT91C_ID_17_Re£rved
 (17)

1752 
	#AT91C_ID_18_Re£rved
 (18)

1753 
	#AT91C_ID_19_Re£rved
 (19)

1754 
	#AT91C_ID_20_Re£rved
 (20)

1755 
	#AT91C_ID_21_Re£rved
 (21)

1756 
	#AT91C_ID_22_Re£rved
 (22)

1757 
	#AT91C_ID_23_Re£rved
 (23)

1758 
	#AT91C_ID_24_Re£rved
 (24)

1759 
	#AT91C_ID_25_Re£rved
 (25)

1760 
	#AT91C_ID_26_Re£rved
 (26)

1761 
	#AT91C_ID_27_Re£rved
 (27)

1762 
	#AT91C_ID_28_Re£rved
 (28)

1763 
	#AT91C_ID_29_Re£rved
 (29)

1764 
	#AT91C_ID_IRQ0
 (30)

1765 
	#AT91C_ID_IRQ1
 (31)

1766 

	)

1770 
	#AT91C_BASE_SYSC
 (0xFFFFF000)

1771 
	#AT91C_BASE_AIC
 (0xFFFFF000)

1772 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

1773 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

1774 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

1775 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

1776 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

1777 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

1778 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

1779 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

1780 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

1781 
	#AT91C_BASE_MC
 (0xFFFFFF00)

1782 
	#AT91C_BASE_PDC_SPI
 (0xFFFE0100)

1783 
	#AT91C_BASE_SPI
 (0xFFFE0000)

1784 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

1785 
	#AT91C_BASE_ADC
 (0xFFFD8000)

1786 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

1787 
	#AT91C_BASE_SSC
 (0xFFFD4000)

1788 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

1789 
	#AT91C_BASE_US1
 (0xFFFC4000)

1790 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

1791 
	#AT91C_BASE_US0
 (0xFFFC0000)

1792 
	#AT91C_BASE_TWI
 (0xFFFB8000)

1793 
	#AT91C_BASE_TC2
 (0xFFFA0080)

1794 
	#AT91C_BASE_TC1
 (0xFFFA0040)

1795 
	#AT91C_BASE_TC0
 (0xFFFA0000)

1796 
	#AT91C_BASE_TCB
 (0xFFFA0000)

1797 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

1798 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

1799 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

1800 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

1801 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

1802 
	#AT91C_BASE_UDP
 (0xFFFB0000)

1803 

	)

1807 
	#AT91C_ISRAM
 (0x00200000)

1808 
	#AT91C_ISRAM_SIZE
 (0x00004000)

1809 
	#AT91C_IFLASH
 (0x00100000)

1810 
	#AT91C_IFLASH_SIZE
 (0x00010000)

1811 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X128.h

46 #i‚de‡
AT91SAM7X128_H


47 
	#AT91SAM7X128_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00008000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00020000)

2714 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00008000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00020000)

2445 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X256.h

46 #i‚de‡
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vﬁ©ûê
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((Ë
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((Ë
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((Ë
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((Ë
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((Ë
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((Ë
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((Ë
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((Ë
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((Ë
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((Ë
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((Ë
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((Ë
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((Ë
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((Ë
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((Ë
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((Ë
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((Ë
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((Ë
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((Ë
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((Ë
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((Ë
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((Ë
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((Ë
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((Ë
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((Ë
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((Ë
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((Ë
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((Ë
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((Ë
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((Ë
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((Ë
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((Ë
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((Ë
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((Ë
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((Ë
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((Ë
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((Ë
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((Ë
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((Ë
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((Ë
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((Ë
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((Ë
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((Ë
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((Ë
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((Ë
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((Ë
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((Ë
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((Ë
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((Ë
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((Ë
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((Ë
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((Ë
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((Ë
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((Ë
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((Ë
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((Ë
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((Ë
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((Ë
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((Ë
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((Ë
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((Ë
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((Ë
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((Ë
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((Ë
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((Ë
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((Ë
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((Ë
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((Ë
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((Ë
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((Ë
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((Ë
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((Ë
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((Ë
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((Ë
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((Ë
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((Ë
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((Ë
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((Ë
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((Ë
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((Ë
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((Ë
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((Ë
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((Ë
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((Ë
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((Ë
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((Ë
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((Ë
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((Ë
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((Ë
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((Ë
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((Ë
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((Ë
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((Ë
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((Ë
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((Ë
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((Ë
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((Ë
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((Ë
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((Ë
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((Ë
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((Ë
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00010000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00040000)

2445 

	)

	@portable/IAR/AtmelSAM7S64/ISR_Support.h

54 
EXTERN
 
pxCuºítTCB


55 
EXTERN
 
	gulCrôiˇlNe°ög


58 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


61 
p‹tSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

95 
LDR
 
	gR1
, =
pxCuºítTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
p‹tRESTORE_CONTEXT
 
	gMACRO


104 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

105 
LDR
 
	gR1
, =
pxCuºítTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

110 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

111 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re°‹e
 
the
  
	gaddªss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


127 ; 
c‹ª˘
 
	gaddªss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h

30 #i‚de‡
lib_AT91SAM7S64_H


31 
	#lib_AT91SAM7S64_H


	)

37 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

38 

	)

43 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

45 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

47 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

48 
	}
}

54 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

55 
AT91PS_MC
 
pMC
,

56 
mode
)

59 
pMC
->
MC_FMR
 = 
mode
;

60 
	}
}

66 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

67 
AT91PS_MC
 
pMC
)

69  
pMC
->
MC_FMR
;

70 
	}
}

76 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

77 
ma°î_˛ock
)

79  (
ma°î_˛ock
/1000000 +2);

80 
	}
}

86 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

87 
AT91PS_MC
 
pMC
,

88 
å™s„r_cmd
)

90 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

91 
	}
}

97 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

98 
AT91PS_MC
 
pMC
)

100  
pMC
->
MC_FSR
;

101 
	}
}

107 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

108 
AT91PS_MC
 
pMC
,

109 
Êag
)

111  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

112 
	}
}

118 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

119 
AT91PS_MC
 
pMC
,

120 
Êag
)

122  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

123 
	}
}

132 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

133 
AT91PS_PDC
 
pPDC
,

134 *
addªss
,

135 
byãs
)

137 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

138 
pPDC
->
PDC_RNCR
 = 
byãs
;

139 
	}
}

145 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

146 
AT91PS_PDC
 
pPDC
,

147 *
addªss
,

148 
byãs
)

150 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

151 
pPDC
->
PDC_TNCR
 = 
byãs
;

152 
	}
}

158 
__ölöe
 
	$AT91F_PDC_SëRx
 (

159 
AT91PS_PDC
 
pPDC
,

160 *
addªss
,

161 
byãs
)

163 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

164 
pPDC
->
PDC_RCR
 = 
byãs
;

165 
	}
}

171 
__ölöe
 
	$AT91F_PDC_SëTx
 (

172 
AT91PS_PDC
 
pPDC
,

173 *
addªss
,

174 
byãs
)

176 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

177 
pPDC
->
PDC_TCR
 = 
byãs
;

178 
	}
}

184 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

185 
AT91PS_PDC
 
pPDC
 )

187 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

188 
	}
}

194 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

195 
AT91PS_PDC
 
pPDC
 )

197 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

198 
	}
}

204 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

205 
AT91PS_PDC
 
pPDC
 )

207 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

208 
	}
}

214 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

215 
AT91PS_PDC
 
pPDC
 )

217 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

218 
	}
}

224 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

225 
AT91PS_PDC
 
pPDC
 )

227  !(
pPDC
->
PDC_TCR
);

228 
	}
}

234 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

235 
AT91PS_PDC
 
pPDC
 )

237  !(
pPDC
->
PDC_TNCR
);

238 
	}
}

244 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

245 
AT91PS_PDC
 
pPDC
 )

247  !(
pPDC
->
PDC_RCR
);

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

255 
AT91PS_PDC
 
pPDC
 )

257  !(
pPDC
->
PDC_RNCR
);

258 
	}
}

264 
__ölöe
 
	$AT91F_PDC_O≥n
 (

265 
AT91PS_PDC
 
pPDC
)

268 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

269 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

272 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

273 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

274 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

275 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

278 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

279 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

280 
	}
}

286 
__ölöe
 
	$AT91F_PDC_Clo£
 (

287 
AT91PS_PDC
 
pPDC
)

290 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

291 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

294 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

295 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

296 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

297 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

299 
	}
}

305 
__ölöe
 
	$AT91F_PDC_SídFøme
(

306 
AT91PS_PDC
 
pPDC
,

307 *
pBuf„r
,

308 
szBuf„r
,

309 *
pNextBuf„r
,

310 
szNextBuf„r
 )

312 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

314 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

315 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

318 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

320 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

327 
	}
}

333 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

334 
AT91PS_PDC
 
pPDC
,

335 *
pBuf„r
,

336 
szBuf„r
,

337 *
pNextBuf„r
,

338 
szNextBuf„r
 )

340 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

342 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

343 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

346 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

348 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

355 
	}
}

363 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

364 
AT91PS_DBGU
 
pDbgu
,

365 
Êag
)

367 
pDbgu
->
DBGU_IER
 = 
Êag
;

368 
	}
}

374 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

375 
AT91PS_DBGU
 
pDbgu
,

376 
Êag
)

378 
pDbgu
->
DBGU_IDR
 = 
Êag
;

379 
	}
}

385 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

386 
AT91PS_DBGU
 
pDbgu
)

388  
pDbgu
->
DBGU_IMR
;

389 
	}
}

395 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

396 
AT91PS_DBGU
 
pDbgu
,

397 
Êag
)

399  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

400 
	}
}

410 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

411 
	gAT91C_SSC_CKS_DIV
 +\

412 
	gAT91C_SSC_CKO_CONTINOUS
 +\

413 
	gAT91C_SSC_CKG_NONE
 +\

414 
	gAT91C_SSC_START_FALL_RF
 +\

415 
	gAT91C_SSC_STTOUT
 +\

416 ((1<<16Ë& 
	gAT91C_SSC_STTDLY
) +\

417 ((((
nb_bô_by_¶Ÿ
*
	gnb_¶Ÿ_by_‰ame
)/2)-1) <<24))

423 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

424 (
	gnb_bô_by_¶Ÿ
-1) +\

425 
	gAT91C_SSC_MSBF
 +\

426 (((
	gnb_¶Ÿ_by_‰ame
-1)<<8Ë& 
	gAT91C_SSC_DATNB
) +\

427 (((
	gnb_bô_by_¶Ÿ
-1)<<16Ë& 
	gAT91C_SSC_FSLEN
) +\

428 
	gAT91C_SSC_FSOS_NEGATIVE
)

435 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

436 
AT91PS_SSC
 
pSSC
,

437 
maöClock
,

438 
•ìd
)

440 
baud_vÆue
;

442 i‡(
•ìd
 == 0)

443 
baud_vÆue
 = 0;

446 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

447 i‡((
baud_vÆue
 % 10) >= 5)

448 
baud_vÆue
 = (baud_value / 10) + 1;

450 
baud_vÆue
 /= 10;

453 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

454 
	}
}

460 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

461 
AT91PS_SSC
 
pSSC
,

462 
sy°_˛ock
,

463 
baud_øã
,

464 
˛ock_rx
,

465 
mode_rx
,

466 
˛ock_tx
,

467 
mode_tx
)

470 
pSSC
->
SSC_IDR
 = () -1;

473 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

476 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

479 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

482 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

485 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

488 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

491 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

494 
	}
}

500 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

501 
AT91PS_SSC
 
pSSC
)

504 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

505 
	}
}

511 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

512 
AT91PS_SSC
 
pSSC
)

515 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

516 
	}
}

522 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

523 
AT91PS_SSC
 
pSSC
)

526 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

527 
	}
}

533 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

534 
AT91PS_SSC
 
pSSC
)

537 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

538 
	}
}

544 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

545 
AT91PS_SSC
 
pSSC
,

546 
Êag
)

549 
pSSC
->
SSC_IER
 = 
Êag
;

550 
	}
}

556 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

557 
AT91PS_SSC
 
pSSC
,

558 
Êag
)

561 
pSSC
->
SSC_IDR
 = 
Êag
;

562 
	}
}

568 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

569 
AT91PS_SSC
 
pSSC
,

570 *
pBuf„r
,

571 
szBuf„r
,

572 *
pNextBuf„r
,

573 
szNextBuf„r
 )

575  
	`AT91F_PDC_Re˚iveFøme
(

576 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

577 
pBuf„r
,

578 
szBuf„r
,

579 
pNextBuf„r
,

580 
szNextBuf„r
);

581 
	}
}

587 
__ölöe
 
	$AT91F_SSC_SídFøme
(

588 
AT91PS_SSC
 
pSSC
,

589 *
pBuf„r
,

590 
szBuf„r
,

591 *
pNextBuf„r
,

592 
szNextBuf„r
 )

594  
	`AT91F_PDC_SídFøme
(

595 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

596 
pBuf„r
,

597 
szBuf„r
,

598 
pNextBuf„r
,

599 
szNextBuf„r
);

600 
	}
}

606 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

607 
AT91PS_SSC
 
pSsc
)

609  
pSsc
->
SSC_IMR
;

610 
	}
}

616 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

617 
AT91PS_SSC
 
pSsc
,

618 
Êag
)

620  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

621 
	}
}

630 
__ölöe
 
	$AT91F_SPI_O≥n
 (

631 c⁄° 
nuŒ
)

635 
	}
}

641 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

642 
AT91PS_SPI
 
pSPI
,

643 
cs
,

644 
vÆ
)

647 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

648 
	}
}

654 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

655 
AT91PS_SPI
 
pSPI
,

656 
Êag
)

659 
pSPI
->
SPI_IER
 = 
Êag
;

660 
	}
}

666 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

667 
AT91PS_SPI
 
pSPI
,

668 
Êag
)

671 
pSPI
->
SPI_IDR
 = 
Êag
;

672 
	}
}

678 
__ölöe
 
	$AT91F_SPI_Re£t
 (

679 
AT91PS_SPI
 
pSPI


683 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

684 
	}
}

690 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

691 
AT91PS_SPI
 
pSPI


695 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

696 
	}
}

702 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

703 
AT91PS_SPI
 
pSPI


707 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

708 
	}
}

714 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

715 
AT91PS_SPI
 
pSPI
,

716 
mode
)

719 
pSPI
->
SPI_MR
 = 
mode
;

720 
	}
}

726 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

727 
AT91PS_SPI
 
pSPI
,

728 
PCS_Devi˚
)

731 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

732 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

733 
	}
}

739 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

740 
AT91PS_SPI
 
pSPI
,

741 *
pBuf„r
,

742 
szBuf„r
,

743 *
pNextBuf„r
,

744 
szNextBuf„r
 )

746  
	`AT91F_PDC_Re˚iveFøme
(

747 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

748 
pBuf„r
,

749 
szBuf„r
,

750 
pNextBuf„r
,

751 
szNextBuf„r
);

752 
	}
}

758 
__ölöe
 
	$AT91F_SPI_SídFøme
(

759 
AT91PS_SPI
 
pSPI
,

760 *
pBuf„r
,

761 
szBuf„r
,

762 *
pNextBuf„r
,

763 
szNextBuf„r
 )

765  
	`AT91F_PDC_SídFøme
(

766 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

767 
pBuf„r
,

768 
szBuf„r
,

769 
pNextBuf„r
,

770 
szNextBuf„r
);

771 
	}
}

777 
__ölöe
 
	$AT91F_SPI_Clo£
 (

778 
AT91PS_SPI
 
pSPI
)

781 
pSPI
->
SPI_CSR
[0] = 0 ;

782 
pSPI
->
SPI_CSR
[1] = 0 ;

783 
pSPI
->
SPI_CSR
[2] = 0 ;

784 
pSPI
->
SPI_CSR
[3] = 0 ;

787 
pSPI
->
SPI_MR
 = 0 ;

790 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

793 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

796 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

797 
	}
}

803 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

804 
AT91PS_SPI
 
pSPI
,

805 
ch¨a˘î
,

806 
cs_numbî
 )

808 
vÆue_f‹_cs
;

809 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

810 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

811 
	}
}

817 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

818 c⁄° 
AT91PS_SPI
 
pSPI
)

820 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

821 
	}
}

827 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

828 
AT91PS_SPI
 
pSpi
)

830  
pSpi
->
SPI_IMR
;

831 
	}
}

837 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

838 
AT91PS_SPI
 
pSpi
,

839 
Êag
)

841  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

842 
	}
}

851 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

852 
AT91PS_PWMC
 
pPWM
)

854  
pPWM
->
PWMC_SR
;

855 
	}
}

861 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

862 
AT91PS_PWMC
 
pPwm
,

863 
Êag
)

865 
pPwm
->
PWMC_IER
 = 
Êag
;

866 
	}
}

872 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

873 
AT91PS_PWMC
 
pPwm
,

874 
Êag
)

876 
pPwm
->
PWMC_IDR
 = 
Êag
;

877 
	}
}

883 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

884 
AT91PS_PWMC
 
pPwm
)

886  
pPwm
->
PWMC_IMR
;

887 
	}
}

893 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

894 
AT91PS_PWMC
 
pPWM
,

895 
Êag
)

897  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

898 
	}
}

904 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

905 
AT91PS_PWMC
 
pPWM
,

906 
Êag
)

908  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

909 
	}
}

915 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

916 
AT91PS_PWMC
 
pPWM
,

917 
ch™√lId
,

918 
mode
,

919 
≥riod
,

920 
duty
)

922 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

923 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

924 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

925 
	}
}

931 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

932 
AT91PS_PWMC
 
pPWM
,

933 
Êag
)

935 
pPWM
->
PWMC_ENA
 = 
Êag
;

936 
	}
}

942 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

943 
AT91PS_PWMC
 
pPWM
,

944 
Êag
)

946 
pPWM
->
PWMC_DIS
 = 
Êag
;

947 
	}
}

953 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

954 
AT91PS_PWMC
 
pPWM
,

955 
ch™√lId
,

956 
upd©e
)

958 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

959 
	}
}

968 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

969 
AT91PS_TC
 
pTc
,

970 
Êag
)

972 
pTc
->
TC_IER
 = 
Êag
;

973 
	}
}

979 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

980 
AT91PS_TC
 
pTc
,

981 
Êag
)

983 
pTc
->
TC_IDR
 = 
Êag
;

984 
	}
}

990 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

991 
AT91PS_TC
 
pTc
)

993  
pTc
->
TC_IMR
;

994 
	}
}

1000 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

1001 
AT91PS_TC
 
pTc
,

1002 
Êag
)

1004  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

1005 
	}
}

1014 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1015 
AT91PS_PMC
 
pPMC
,

1016 
mode
)

1019 
pPMC
->
PMC_SCER
 = 
mode
;

1020 
	}
}

1026 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1027 
AT91PS_PMC
 
pPMC
,

1028 
mode
)

1031 
pPMC
->
PMC_SCDR
 = 
mode
;

1032 
	}
}

1038 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1039 
AT91PS_PMC
 
pPMC


1042  
pPMC
->
PMC_SCSR
;

1043 
	}
}

1049 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1050 
AT91PS_PMC
 
pPMC
,

1051 
≥rùhIds
)

1053 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1054 
	}
}

1060 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1061 
AT91PS_PMC
 
pPMC
,

1062 
≥rùhIds
)

1064 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1065 
	}
}

1071 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1072 
AT91PS_PMC
 
pPMC
)

1074  
pPMC
->
PMC_PCSR
;

1075 
	}
}

1081 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1082 
AT91PS_CKGR
 
pCKGR
,

1083 
mode
)

1085 
pCKGR
->
CKGR_MOR
 = 
mode
;

1086 
	}
}

1092 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1093 
AT91PS_CKGR
 
pCKGR
)

1095  
pCKGR
->
CKGR_MOR
;

1096 
	}
}

1102 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1103 
AT91PS_CKGR
 
pCKGR
)

1105 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1106 
	}
}

1112 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1113 
AT91PS_CKGR
 
pCKGR
)

1115 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1116 
	}
}

1122 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1123 
AT91PS_CKGR
 
pCKGR
,

1124 
°¨tup_time
,

1125 
¶owClock
)

1127 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1128 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1129 
	}
}

1135 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1136 
AT91PS_CKGR
 
pCKGR
)

1138  
pCKGR
->
CKGR_MCFR
;

1139 
	}
}

1145 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1146 
AT91PS_CKGR
 
pCKGR
,

1147 
¶owClock
)

1149  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1150 
	}
}

1156 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1157 
AT91PS_PMC
 
pPMC
,

1158 
mode
)

1160 
pPMC
->
PMC_MCKR
 = 
mode
;

1161 
	}
}

1167 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1168 
AT91PS_PMC
 
pPMC
)

1170  
pPMC
->
PMC_MCKR
;

1171 
	}
}

1177 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1178 
AT91PS_PMC
 
pPMC
,

1179 
AT91PS_CKGR
 
pCKGR
,

1180 
¶owClock
)

1182 
ªg
 = 
pPMC
->
PMC_MCKR
;

1183 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1184 
∂lDividî
, 
∂lMu…ùlõr
;

1186 
ªg
 & 
AT91C_PMC_CSS
) {

1187 
AT91C_PMC_CSS_SLOW_CLK
:

1188  
¶owClock
 / 
¥esˇÀr
;

1189 
AT91C_PMC_CSS_MAIN_CLK
:

1190  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1191 
AT91C_PMC_CSS_PLL_CLK
:

1192 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1193 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1194 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1195  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1198 
	}
}

1204 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1205 
AT91PS_PMC
 
pPMC
,

1206 
pck
,

1207 
mode
)

1209 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1210 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1211 
	}
}

1217 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1218 
AT91PS_PMC
 
pPMC
,

1219 
pck
)

1221 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1222 
	}
}

1228 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1229 
AT91PS_PMC
 
pPMC
,

1230 
Êag
)

1233 
pPMC
->
PMC_IER
 = 
Êag
;

1234 
	}
}

1240 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1241 
AT91PS_PMC
 
pPMC
,

1242 
Êag
)

1245 
pPMC
->
PMC_IDR
 = 
Êag
;

1246 
	}
}

1252 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1253 
AT91PS_PMC
 
pPMC
)

1255  
pPMC
->
PMC_SR
;

1256 
	}
}

1262 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1263 
AT91PS_PMC
 
pPMC
)

1265  
pPMC
->
PMC_IMR
;

1266 
	}
}

1272 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1273 
AT91PS_PMC
 
pPMC
,

1274 
Êag
)

1276  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1277 
	}
}

1283 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1284 
AT91PS_PMC
 
pPMC
,

1285 
Êag
)

1287  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1288 
	}
}

1295 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

1296 
AT91PS_ADC
 
pADC
,

1297 
Êag
)

1300 
pADC
->
ADC_IER
 = 
Êag
;

1301 
	}
}

1307 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

1308 
AT91PS_ADC
 
pADC
,

1309 
Êag
)

1312 
pADC
->
ADC_IDR
 = 
Êag
;

1313 
	}
}

1319 
__ölöe
 
	$AT91F_ADC_GëSètus
(

1320 
AT91PS_ADC
 
pADC
)

1322  
pADC
->
ADC_SR
;

1323 
	}
}

1329 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

1330 
AT91PS_ADC
 
pADC
)

1332  
pADC
->
ADC_IMR
;

1333 
	}
}

1339 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

1340 
AT91PS_ADC
 
pADC
,

1341 
Êag
)

1343  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

1344 
	}
}

1350 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

1351 
AT91PS_ADC
 
pADC
,

1352 
Êag
)

1354  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

1355 
	}
}

1361 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

1362 
AT91PS_ADC
 
pADC
,

1363 
mode
)

1366 
pADC
->
ADC_MR
 = 
mode
;

1367 
	}
}

1373 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

1374 
AT91PS_ADC
 
pADC


1377  
pADC
->
ADC_MR
;

1378 
	}
}

1384 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

1385 
AT91PS_ADC
 
pADC
,

1386 
mck_˛ock
,

1387 
adc_˛ock
,

1388 
°¨tup_time
,

1389 
ßm∂e_™d_hﬁd_time
)

1391 
¥esˇl
,
°¨tup
,
shtim
;

1393 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

1394 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

1395 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

1398 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

1399 
	}
}

1405 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

1406 
AT91PS_ADC
 
pADC
,

1407 
ch™√l
)

1410 
pADC
->
ADC_CHER
 = 
ch™√l
;

1411 
	}
}

1417 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

1418 
AT91PS_ADC
 
pADC
,

1419 
ch™√l
)

1422 
pADC
->
ADC_CHDR
 = 
ch™√l
;

1423 
	}
}

1429 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

1430 
AT91PS_ADC
 
pADC


1433  
pADC
->
ADC_CHSR
;

1434 
	}
}

1440 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

1441 
AT91PS_ADC
 
pADC


1444 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

1445 
	}
}

1451 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

1452 
AT91PS_ADC
 
pADC


1455 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

1456 
	}
}

1462 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

1463 
AT91PS_ADC
 
pADC


1466  
pADC
->
ADC_LCDR
;

1467 
	}
}

1473 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

1474 
AT91PS_ADC
 
pADC


1477  
pADC
->
ADC_CDR0
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

1485 
AT91PS_ADC
 
pADC


1488  
pADC
->
ADC_CDR1
;

1489 
	}
}

1495 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

1496 
AT91PS_ADC
 
pADC


1499  
pADC
->
ADC_CDR2
;

1500 
	}
}

1506 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

1507 
AT91PS_ADC
 
pADC


1510  
pADC
->
ADC_CDR3
;

1511 
	}
}

1517 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

1518 
AT91PS_ADC
 
pADC


1521  
pADC
->
ADC_CDR4
;

1522 
	}
}

1528 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

1529 
AT91PS_ADC
 
pADC


1532  
pADC
->
ADC_CDR5
;

1533 
	}
}

1539 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

1540 
AT91PS_ADC
 
pADC


1543  
pADC
->
ADC_CDR6
;

1544 
	}
}

1550 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

1551 
AT91PS_ADC
 
pADC


1554  
pADC
->
ADC_CDR7
;

1555 
	}
}

1564 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

1565 
AT91PS_PIO
 
pPio
,

1566 
≥rùhAE«bÀ
,

1567 
≥rùhBE«bÀ
)

1570 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

1571 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

1572 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

1573 
	}
}

1579 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

1580 
AT91PS_PIO
 
pPio
,

1581 
pioE«bÀ
)

1583 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

1584 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

1585 
	}
}

1591 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

1592 
AT91PS_PIO
 
pPio
,

1593 
öputE«bÀ
)

1596 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

1597 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

1598 
	}
}

1604 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

1605 
AT91PS_PIO
 
pPio
,

1606 
mu…iDrvE«bÀ
)

1609 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

1610 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

1611 
	}
}

1617 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

1618 
AT91PS_PIO
 
pPio
,

1619 
puŒupE«bÀ
)

1622 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

1623 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

1624 
	}
}

1630 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

1631 
AT91PS_PIO
 
pPio
,

1632 
dúe˘Drive
)

1636 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

1637 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

1638 
	}
}

1644 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

1645 
AT91PS_PIO
 
pPio
,

1646 
öputFûãr
)

1650 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

1651 
pPio
->
PIO_IFER
 = 
öputFûãr
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

1659 
AT91PS_PIO
 
pPio
)

1661  
pPio
->
PIO_PDSR
;

1662 
	}
}

1668 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

1669 
AT91PS_PIO
 
pPio
,

1670 
Êag
)

1672  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

1673 
	}
}

1680 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

1681 
AT91PS_PIO
 
pPio
,

1682 
Êag
)

1684 
pPio
->
PIO_SODR
 = 
Êag
;

1685 
	}
}

1691 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

1692 
AT91PS_PIO
 
pPio
,

1693 
Êag
)

1695 
pPio
->
PIO_CODR
 = 
Êag
;

1696 
	}
}

1702 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

1703 
AT91PS_PIO
 
pPio
,

1704 
Êag
)

1706 
pPio
->
PIO_ODSR
 = 
Êag
;

1707 
	}
}

1713 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

1714 
AT91PS_PIO
 
pPio
,

1715 
Êag
)

1717 
pPio
->
PIO_PER
 = 
Êag
;

1718 
	}
}

1724 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

1725 
AT91PS_PIO
 
pPio
,

1726 
Êag
)

1728 
pPio
->
PIO_PDR
 = 
Êag
;

1729 
	}
}

1735 
__ölöe
 
	$AT91F_PIO_GëSètus
(

1736 
AT91PS_PIO
 
pPio
)

1738  
pPio
->
PIO_PSR
;

1739 
	}
}

1745 
__ölöe
 
	$AT91F_PIO_IsSë
(

1746 
AT91PS_PIO
 
pPio
,

1747 
Êag
)

1749  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

1750 
	}
}

1756 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

1757 
AT91PS_PIO
 
pPio
,

1758 
Êag
)

1760 
pPio
->
PIO_OER
 = 
Êag
;

1761 
	}
}

1767 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

1768 
AT91PS_PIO
 
pPio
,

1769 
Êag
)

1771 
pPio
->
PIO_ODR
 = 
Êag
;

1772 
	}
}

1778 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

1779 
AT91PS_PIO
 
pPio
)

1781  
pPio
->
PIO_OSR
;

1782 
	}
}

1788 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

1789 
AT91PS_PIO
 
pPio
,

1790 
Êag
)

1792  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

1793 
	}
}

1799 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

1800 
AT91PS_PIO
 
pPio
,

1801 
Êag
)

1803 
pPio
->
PIO_IFER
 = 
Êag
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

1811 
AT91PS_PIO
 
pPio
,

1812 
Êag
)

1814 
pPio
->
PIO_IFDR
 = 
Êag
;

1815 
	}
}

1821 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

1822 
AT91PS_PIO
 
pPio
)

1824  
pPio
->
PIO_IFSR
;

1825 
	}
}

1831 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

1832 
AT91PS_PIO
 
pPio
,

1833 
Êag
)

1835  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

1843 
AT91PS_PIO
 
pPio
)

1845  
pPio
->
PIO_ODSR
;

1846 
	}
}

1852 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

1853 
AT91PS_PIO
 
pPio
,

1854 
Êag
)

1856 
pPio
->
PIO_IER
 = 
Êag
;

1857 
	}
}

1863 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

1864 
AT91PS_PIO
 
pPio
,

1865 
Êag
)

1867 
pPio
->
PIO_IDR
 = 
Êag
;

1868 
	}
}

1874 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

1875 
AT91PS_PIO
 
pPio
)

1877  
pPio
->
PIO_IMR
;

1878 
	}
}

1884 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

1885 
AT91PS_PIO
 
pPio
)

1887  
pPio
->
PIO_ISR
;

1888 
	}
}

1894 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

1895 
AT91PS_PIO
 
pPio
,

1896 
Êag
)

1898  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

1899 
	}
}

1905 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

1906 
AT91PS_PIO
 
pPio
,

1907 
Êag
)

1909  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

1910 
	}
}

1916 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

1917 
AT91PS_PIO
 
pPio
,

1918 
Êag
)

1920 
pPio
->
PIO_MDER
 = 
Êag
;

1921 
	}
}

1927 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

1928 
AT91PS_PIO
 
pPio
,

1929 
Êag
)

1931 
pPio
->
PIO_MDDR
 = 
Êag
;

1932 
	}
}

1938 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

1939 
AT91PS_PIO
 
pPio
)

1941  
pPio
->
PIO_MDSR
;

1942 
	}
}

1948 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

1949 
AT91PS_PIO
 
pPio
,

1950 
Êag
)

1952  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

1953 
	}
}

1959 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

1960 
AT91PS_PIO
 
pPio
,

1961 
Êag
)

1963 
pPio
->
PIO_ASR
 = 
Êag
;

1964 
	}
}

1970 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

1971 
AT91PS_PIO
 
pPio
,

1972 
Êag
)

1974 
pPio
->
PIO_BSR
 = 
Êag
;

1975 
	}
}

1981 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

1982 
AT91PS_PIO
 
pPio
)

1984  
pPio
->
PIO_ABSR
;

1985 
	}
}

1991 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

1992 
AT91PS_PIO
 
pPio
,

1993 
Êag
)

1995  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

1996 
	}
}

2002 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

2003 
AT91PS_PIO
 
pPio
,

2004 
Êag
)

2006 
pPio
->
PIO_OWER
 = 
Êag
;

2007 
	}
}

2013 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

2014 
AT91PS_PIO
 
pPio
,

2015 
Êag
)

2017 
pPio
->
PIO_OWDR
 = 
Êag
;

2018 
	}
}

2024 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

2025 
AT91PS_PIO
 
pPio
)

2027  
pPio
->
PIO_OWSR
;

2028 
	}
}

2034 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

2035 
AT91PS_PIO
 
pPio
,

2036 
Êag
)

2038  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

2039 
	}
}

2045 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

2046 
AT91PS_PIO
 
pPio
)

2048  
pPio
->
PIO_PPUSR
;

2049 
	}
}

2055 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

2056 
AT91PS_PIO
 
pPio
,

2057 
Êag
)

2059  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

2060 
	}
}

2066 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

2067 
AT91PS_PIO
 
pPio
,

2068 
Êag
)

2070  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

2071 
	}
}

2080 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2081 
AT91PS_TWI
 
pTWI
,

2082 
Êag
)

2085 
pTWI
->
TWI_IER
 = 
Êag
;

2086 
	}
}

2092 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2093 
AT91PS_TWI
 
pTWI
,

2094 
Êag
)

2097 
pTWI
->
TWI_IDR
 = 
Êag
;

2098 
	}
}

2104 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2107 
pTWI
->
TWI_IDR
 = () -1;

2110 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2113 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
 | 
AT91C_TWI_SVDIS
;

2115 
	}
}

2121 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2122 
AT91PS_TWI
 
pTwi
)

2124  
pTwi
->
TWI_IMR
;

2125 
	}
}

2131 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2132 
AT91PS_TWI
 
pTwi
,

2133 
Êag
)

2135  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2136 
	}
}

2145 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

2146 
	gAT91C_US_NBSTOP_1_BIT
 + \

2147 
	gAT91C_US_PAR_NONE
 + \

2148 
	gAT91C_US_CHRL_8_BITS
 + \

2149 
	gAT91C_US_CLKS_CLOCK
 )

2152 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

2153 
	gAT91C_US_NBSTOP_1_BIT
 + \

2154 
	gAT91C_US_PAR_NONE
 + \

2155 
	gAT91C_US_CHRL_8_BITS
 + \

2156 
	gAT91C_US_CLKS_EXT
 )

2159 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

2160 
	gAT91C_US_USMODE_NORMAL
 + \

2161 
	gAT91C_US_NBSTOP_1_BIT
 + \

2162 
	gAT91C_US_PAR_NONE
 + \

2163 
	gAT91C_US_CHRL_8_BITS
 + \

2164 
	gAT91C_US_CLKS_CLOCK
 )

2167 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

2170 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

2171 
	gAT91C_US_CLKS_CLOCK
 +\

2172 
	gAT91C_US_NBSTOP_1_BIT
 + \

2173 
	gAT91C_US_PAR_EVEN
 + \

2174 
	gAT91C_US_CHRL_8_BITS
 + \

2175 
	gAT91C_US_CKLO
 +\

2176 
	gAT91C_US_OVER
)

2179 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

2180 
	gAT91C_US_NBSTOP_1_BIT
 + \

2181 
	gAT91C_US_PAR_NONE
 + \

2182 
	gAT91C_US_CHRL_8_BITS
 + \

2183 
	gAT91C_US_CLKS_CLOCK
 )

2189 
__ölöe
 
	$AT91F_US_Baudøã
 (

2190 c⁄° 
maö_˛ock
,

2191 c⁄° 
baud_øã
)

2193 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

2194 i‡((
baud_vÆue
 % 10) >= 5)

2195 
baud_vÆue
 = (baud_value / 10) + 1;

2197 
baud_vÆue
 /= 10;

2198  
baud_vÆue
;

2199 
	}
}

2205 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

2206 
AT91PS_USART
 
pUSART
,

2207 
maöClock
,

2208 
•ìd
)

2211 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2212 
	}
}

2218 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2219 
AT91PS_USART
 
pUSART
,

2220 
timegu¨d
)

2223 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2224 
	}
}

2230 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2231 
AT91PS_USART
 
pUSART
,

2232 
Êag
)

2235 
pUSART
->
US_IER
 = 
Êag
;

2236 
	}
}

2242 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2243 
AT91PS_USART
 
pUSART
,

2244 
Êag
)

2247 
pUSART
->
US_IDR
 = 
Êag
;

2248 
	}
}

2254 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2255 
AT91PS_USART
 
pUSART
,

2256 
maöClock
,

2257 
mode
 ,

2258 
baudR©e
 ,

2259 
timegu¨d
 )

2262 
pUSART
->
US_IDR
 = () -1;

2265 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2268 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2271 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2274 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2277 
pUSART
->
US_MR
 = 
mode
 ;

2279 
	}
}

2285 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2286 
AT91PS_USART
 
pUSART
)

2289 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2290 
	}
}

2296 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2297 
AT91PS_USART
 
pUSART
)

2300 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2301 
	}
}

2307 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2308 
AT91PS_USART
 
pUSART
)

2311 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2313 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2314 
	}
}

2320 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2321 
AT91PS_USART
 
pUSART
)

2324 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2326 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2327 
	}
}

2333 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2334 
AT91PS_USART
 
pUSART
)

2337 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2338 
	}
}

2344 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2345 
AT91PS_USART
 
pUSART
)

2348 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2349 
	}
}

2355 
__ölöe
 
	$AT91F_US_Clo£
 (

2356 
AT91PS_USART
 
pUSART
)

2359 
pUSART
->
US_BRGR
 = 0 ;

2362 
pUSART
->
US_MR
 = 0 ;

2365 
pUSART
->
US_TTGR
 = 0;

2368 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2371 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2374 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2375 
	}
}

2381 
__ölöe
 
	$AT91F_US_TxRódy
 (

2382 
AT91PS_USART
 
pUSART
 )

2384  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2385 
	}
}

2391 
__ölöe
 
	$AT91F_US_RxRódy
 (

2392 
AT91PS_USART
 
pUSART
 )

2394  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2395 
	}
}

2401 
__ölöe
 
	$AT91F_US_Eº‹
 (

2402 
AT91PS_USART
 
pUSART
 )

2404  (
pUSART
->
US_CSR
 &

2405 (
AT91C_US_OVRE
 |

2406 
AT91C_US_FRAME
 |

2407 
AT91C_US_PARE
));

2408 
	}
}

2414 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2415 
AT91PS_USART
 
pUSART
,

2416 
ch¨a˘î
 )

2418 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2419 
	}
}

2425 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2426 c⁄° 
AT91PS_USART
 
pUSART
)

2428 ((
pUSART
->
US_RHR
) & 0x1FF);

2429 
	}
}

2435 
__ölöe
 
	$AT91F_US_SídFøme
(

2436 
AT91PS_USART
 
pUSART
,

2437 *
pBuf„r
,

2438 
szBuf„r
,

2439 *
pNextBuf„r
,

2440 
szNextBuf„r
 )

2442  
	`AT91F_PDC_SídFøme
(

2443 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2444 
pBuf„r
,

2445 
szBuf„r
,

2446 
pNextBuf„r
,

2447 
szNextBuf„r
);

2448 
	}
}

2454 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2455 
AT91PS_USART
 
pUSART
,

2456 *
pBuf„r
,

2457 
szBuf„r
,

2458 *
pNextBuf„r
,

2459 
szNextBuf„r
 )

2461  
	`AT91F_PDC_Re˚iveFøme
(

2462 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2463 
pBuf„r
,

2464 
szBuf„r
,

2465 
pNextBuf„r
,

2466 
szNextBuf„r
);

2467 
	}
}

2473 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2474 
AT91PS_USART
 
pUSART
,

2475 
vÆue


2478 
pUSART
->
US_IF
 = 
vÆue
;

2479 
	}
}

2488 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2489 
AT91PS_UDP
 
pUDP
,

2490 
Êag
)

2493 
pUDP
->
UDP_IER
 = 
Êag
;

2494 
	}
}

2500 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2501 
AT91PS_UDP
 
pUDP
,

2502 
Êag
)

2505 
pUDP
->
UDP_IDR
 = 
Êag
;

2506 
	}
}

2512 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2513 
AT91PS_UDP
 
pUDP
,

2514 
addªss
)

2516 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2517 
	}
}

2523 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2524 
AT91PS_UDP
 
pUDP
,

2525 
Êag
)

2527 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2528 
	}
}

2534 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2535 
AT91PS_UDP
 
pUDP
,

2536 
Êag
)

2538 
pUDP
->
UDP_GLBSTATE
 &~(
Êag
);

2539 
	}
}

2545 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2546 
AT91PS_UDP
 
pUDP
,

2547 
Êag
)

2549 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2550 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2551 
	}
}

2557 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2558 
AT91PS_UDP
 
pUDP
)

2560  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2561 
	}
}

2567 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2568 
AT91PS_UDP
 
pUDP
,

2569 
Êag
)

2571 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2572 
	}
}

2578 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2579 
AT91PS_UDP
 
pUDP
,

2580 
ídpoöt
)

2582 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2583 
	}
}

2589 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2590 
AT91PS_UDP
 
pUDP
,

2591 
ídpoöt
,

2592 
vÆue
)

2594 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2595 
	}
}

2601 
__ölöe
 
	$AT91F_UDP_EpRód
(

2602 
AT91PS_UDP
 
pUDP
,

2603 
ídpoöt
)

2605  
pUDP
->
UDP_FDR
[
ídpoöt
];

2606 
	}
}

2612 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2613 
AT91PS_UDP
 
pUDP
,

2614 
ídpoöt
)

2616 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2617 
	}
}

2623 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2624 
AT91PS_UDP
 
pUDP
,

2625 
ídpoöt
,

2626 
Êag
)

2628 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2629 
	}
}

2635 
__ölöe
 
	$AT91F_UDP_EpSë
(

2636 
AT91PS_UDP
 
pUDP
,

2637 
ídpoöt
,

2638 
Êag
)

2640 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2641 
	}
}

2647 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2648 
AT91PS_UDP
 
pUDP
,

2649 
ídpoöt
)

2651  
pUDP
->
UDP_CSR
[
ídpoöt
];

2652 
	}
}

2658 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2659 
AT91PS_UDP
 
pUdp
)

2661  
pUdp
->
UDP_IMR
;

2662 
	}
}

2668 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2669 
AT91PS_UDP
 
pUdp
,

2670 
Êag
)

2672  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2673 
	}
}

2678 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

2679 

	)

2684 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

2685 
AT91PS_AIC
 
pAic
,

2686 
úq_id
,

2687 
¥i‹ôy
,

2688 
§c_ty≥
,

2689 (*
√wH™dÀr
) () )

2691 
ﬁdH™dÀr
;

2692 
mask
 ;

2694 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

2696 
mask
 = 0x1 << 
úq_id
 ;

2698 
pAic
->
AIC_IDCR
 = 
mask
 ;

2700 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

2702 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

2704 
pAic
->
AIC_ICCR
 = 
mask
 ;

2706  
ﬁdH™dÀr
;

2707 
	}
}

2713 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

2714 
AT91PS_AIC
 
pAic
,

2715 
úq_id
 )

2718 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

2719 
	}
}

2725 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

2726 
AT91PS_AIC
 
pAic
,

2727 
úq_id
 )

2729 
mask
 = 0x1 << 
úq_id
;

2731 
pAic
->
AIC_IDCR
 = 
mask
 ;

2733 
pAic
->
AIC_ICCR
 = 
mask
 ;

2734 
	}
}

2740 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

2741 
AT91PS_AIC
 
pAic
,

2742 
úq_id
)

2745 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

2746 
	}
}

2752 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

2753 
AT91PS_AIC
 
pAic
)

2755 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

2756 
	}
}

2762 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

2763 *
pVe˘‹
,

2764 (*
H™dÀr
) () )

2766 
ﬁdVe˘‹
 = *
pVe˘‹
;

2768 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

2769 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

2771 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

2773  
ﬁdVe˘‹
;

2774 
	}
}

2780 
__ölöe
 
	$AT91F_AIC_Trig
 (

2781 
AT91PS_AIC
 
pAic
,

2782 
úq_id
)

2784 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

2785 
	}
}

2791 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

2792 
AT91PS_AIC
 
pAic
,

2793 
úq_id
)

2795  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

2796 
	}
}

2802 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

2803 
AT91PS_AIC
 
pAic
,

2804 
úq_id
)

2806  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

2807 
	}
}

2813 
__ölöe
 
AT91F_AIC_O≥n
(

2814 
AT91PS_AIC
 
pAic
,

2815 (*
IrqH™dÀr
) (),

2816 (*
FiqH™dÀr
) (),

2817 (*
DeÁu…H™dÀr
) (),

2818 (*
SpuriousH™dÀr
) (),

2819 
¥Ÿe˘Mode
)

2821 
	gi
;

2824 
	gi
 = 0; i < 32; ++i) {

2825 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

2826 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
, 
DeÁu…H™dÀr
);

2830 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

2832 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

2834 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

2835 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

2841 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

2843 
	`AT91F_PMC_E«bÀPîùhClock
(

2844 
AT91C_BASE_PMC
,

2845 ((Ë1 << 
AT91C_ID_SYS
));

2846 
	}
}

2852 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

2854 
	`AT91F_PMC_E«bÀPîùhClock
(

2855 
AT91C_BASE_PMC
,

2856 ((Ë1 << 
AT91C_ID_SYS
));

2857 
	}
}

2863 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

2866 
	`AT91F_PIO_CfgPîùh
(

2867 
AT91C_BASE_PIOA
,

2868 ((Ë
AT91C_PA10_DTXD
 ) |

2869 ((Ë
AT91C_PA9_DRXD
 ),

2871 
	}
}

2877 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

2880 
	`AT91F_PIO_CfgPîùh
(

2881 
AT91C_BASE_PIOA
,

2883 ((Ë
AT91C_PA14_PWM3
 ) |

2884 ((Ë
AT91C_PA7_PWM3
 ));

2885 
	}
}

2891 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

2894 
	`AT91F_PIO_CfgPîùh
(

2895 
AT91C_BASE_PIOA
,

2896 ((Ë
AT91C_PA2_PWM2
 ),

2897 ((Ë
AT91C_PA25_PWM2
 ) |

2898 ((Ë
AT91C_PA13_PWM2
 ));

2899 
	}
}

2905 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

2908 
	`AT91F_PIO_CfgPîùh
(

2909 
AT91C_BASE_PIOA
,

2910 ((Ë
AT91C_PA1_PWM1
 ),

2911 ((Ë
AT91C_PA24_PWM1
 ) |

2912 ((Ë
AT91C_PA12_PWM1
 ));

2913 
	}
}

2919 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

2922 
	`AT91F_PIO_CfgPîùh
(

2923 
AT91C_BASE_PIOA
,

2924 ((Ë
AT91C_PA0_PWM0
 ),

2925 ((Ë
AT91C_PA23_PWM0
 ) |

2926 ((Ë
AT91C_PA11_PWM0
 ));

2927 
	}
}

2933 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

2935 
	`AT91F_PMC_E«bÀPîùhClock
(

2936 
AT91C_BASE_PMC
,

2937 ((Ë1 << 
AT91C_ID_SSC
));

2938 
	}
}

2944 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

2947 
	`AT91F_PIO_CfgPîùh
(

2948 
AT91C_BASE_PIOA
,

2949 ((Ë
AT91C_PA17_TD
 ) |

2950 ((Ë
AT91C_PA15_TF
 ) |

2951 ((Ë
AT91C_PA19_RK
 ) |

2952 ((Ë
AT91C_PA18_RD
 ) |

2953 ((Ë
AT91C_PA20_RF
 ) |

2954 ((Ë
AT91C_PA16_TK
 ),

2956 
	}
}

2962 
__ölöe
 
	$AT91F_SPI_CfgPMC
 ()

2964 
	`AT91F_PMC_E«bÀPîùhClock
(

2965 
AT91C_BASE_PMC
,

2966 ((Ë1 << 
AT91C_ID_SPI
));

2967 
	}
}

2973 
__ölöe
 
	$AT91F_SPI_CfgPIO
 ()

2976 
	`AT91F_PIO_CfgPîùh
(

2977 
AT91C_BASE_PIOA
,

2978 ((Ë
AT91C_PA11_NPCS0
 ) |

2979 ((Ë
AT91C_PA13_MOSI
 ) |

2980 ((Ë
AT91C_PA31_NPCS1
 ) |

2981 ((Ë
AT91C_PA12_MISO
 ) |

2982 ((Ë
AT91C_PA14_SPCK
 ),

2983 ((Ë
AT91C_PA9_NPCS1
 ) |

2984 ((Ë
AT91C_PA30_NPCS2
 ) |

2985 ((Ë
AT91C_PA10_NPCS2
 ) |

2986 ((Ë
AT91C_PA22_NPCS3
 ) |

2987 ((Ë
AT91C_PA3_NPCS3
 ) |

2988 ((Ë
AT91C_PA5_NPCS3
 ));

2989 
	}
}

2995 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

2997 
	`AT91F_PMC_E«bÀPîùhClock
(

2998 
AT91C_BASE_PMC
,

2999 ((Ë1 << 
AT91C_ID_PWMC
));

3000 
	}
}

3006 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

3008 
	`AT91F_PMC_E«bÀPîùhClock
(

3009 
AT91C_BASE_PMC
,

3010 ((Ë1 << 
AT91C_ID_TC2
));

3011 
	}
}

3017 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

3020 
	`AT91F_PIO_CfgPîùh
(

3021 
AT91C_BASE_PIOA
,

3023 ((Ë
AT91C_PA26_TIOA2
 ) |

3024 ((Ë
AT91C_PA27_TIOB2
 ) |

3025 ((Ë
AT91C_PA29_TCLK2
 ));

3026 
	}
}

3032 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

3034 
	`AT91F_PMC_E«bÀPîùhClock
(

3035 
AT91C_BASE_PMC
,

3036 ((Ë1 << 
AT91C_ID_TC1
));

3037 
	}
}

3043 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

3046 
	`AT91F_PIO_CfgPîùh
(

3047 
AT91C_BASE_PIOA
,

3049 ((Ë
AT91C_PA15_TIOA1
 ) |

3050 ((Ë
AT91C_PA16_TIOB1
 ) |

3051 ((Ë
AT91C_PA28_TCLK1
 ));

3052 
	}
}

3058 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

3060 
	`AT91F_PMC_E«bÀPîùhClock
(

3061 
AT91C_BASE_PMC
,

3062 ((Ë1 << 
AT91C_ID_TC0
));

3063 
	}
}

3069 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

3072 
	`AT91F_PIO_CfgPîùh
(

3073 
AT91C_BASE_PIOA
,

3075 ((Ë
AT91C_PA0_TIOA0
 ) |

3076 ((Ë
AT91C_PA1_TIOB0
 ) |

3077 ((Ë
AT91C_PA4_TCLK0
 ));

3078 
	}
}

3084 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3086 
	`AT91F_PMC_E«bÀPîùhClock
(

3087 
AT91C_BASE_PMC
,

3088 ((Ë1 << 
AT91C_ID_SYS
));

3089 
	}
}

3095 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3098 
	`AT91F_PIO_CfgPîùh
(

3099 
AT91C_BASE_PIOA
,

3101 ((Ë
AT91C_PA17_PCK1
 ) |

3102 ((Ë
AT91C_PA21_PCK1
 ) |

3103 ((Ë
AT91C_PA31_PCK2
 ) |

3104 ((Ë
AT91C_PA18_PCK2
 ) |

3105 ((Ë
AT91C_PA6_PCK0
 ));

3106 
	}
}

3112 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

3114 
	`AT91F_PMC_E«bÀPîùhClock
(

3115 
AT91C_BASE_PMC
,

3116 ((Ë1 << 
AT91C_ID_ADC
));

3117 
	}
}

3123 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

3126 
	`AT91F_PIO_CfgPîùh
(

3127 
AT91C_BASE_PIOA
,

3129 ((Ë
AT91C_PA8_ADTRG
 ));

3130 
	}
}

3136 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

3138 
	`AT91F_PMC_E«bÀPîùhClock
(

3139 
AT91C_BASE_PMC
,

3140 ((Ë1 << 
AT91C_ID_PIOA
));

3141 
	}
}

3147 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

3149 
	`AT91F_PMC_E«bÀPîùhClock
(

3150 
AT91C_BASE_PMC
,

3151 ((Ë1 << 
AT91C_ID_TWI
));

3152 
	}
}

3158 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

3161 
	`AT91F_PIO_CfgPîùh
(

3162 
AT91C_BASE_PIOA
,

3163 ((Ë
AT91C_PA3_TWD
 ) |

3164 ((Ë
AT91C_PA4_TWCK
 ),

3166 
	}
}

3172 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

3174 
	`AT91F_PMC_E«bÀPîùhClock
(

3175 
AT91C_BASE_PMC
,

3176 ((Ë1 << 
AT91C_ID_US1
));

3177 
	}
}

3183 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

3186 
	`AT91F_PIO_CfgPîùh
(

3187 
AT91C_BASE_PIOA
,

3188 ((Ë
AT91C_PA21_RXD1
 ) |

3189 ((Ë
AT91C_PA27_DTR1
 ) |

3190 ((Ë
AT91C_PA26_DCD1
 ) |

3191 ((Ë
AT91C_PA22_TXD1
 ) |

3192 ((Ë
AT91C_PA24_RTS1
 ) |

3193 ((Ë
AT91C_PA23_SCK1
 ) |

3194 ((Ë
AT91C_PA28_DSR1
 ) |

3195 ((Ë
AT91C_PA29_RI1
 ) |

3196 ((Ë
AT91C_PA25_CTS1
 ),

3198 
	}
}

3204 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

3206 
	`AT91F_PMC_E«bÀPîùhClock
(

3207 
AT91C_BASE_PMC
,

3208 ((Ë1 << 
AT91C_ID_US0
));

3209 
	}
}

3215 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

3218 
	`AT91F_PIO_CfgPîùh
(

3219 
AT91C_BASE_PIOA
,

3220 ((Ë
AT91C_PA5_RXD0
 ) |

3221 ((Ë
AT91C_PA6_TXD0
 ) |

3222 ((Ë
AT91C_PA7_RTS0
 ) |

3223 ((Ë
AT91C_PA8_CTS0
 ),

3224 ((Ë
AT91C_PA2_SCK0
 ));

3225 
	}
}

3231 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

3233 
	`AT91F_PMC_E«bÀPîùhClock
(

3234 
AT91C_BASE_PMC
,

3235 ((Ë1 << 
AT91C_ID_UDP
));

3236 
	}
}

3242 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

3244 
	`AT91F_PMC_E«bÀPîùhClock
(

3245 
AT91C_BASE_PMC
,

3246 ((Ë1 << 
AT91C_ID_IRQ0
) |

3247 ((Ë1 << 
AT91C_ID_FIQ
) |

3248 ((Ë1 << 
AT91C_ID_IRQ1
));

3249 
	}
}

3255 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

3258 
	`AT91F_PIO_CfgPîùh
(

3259 
AT91C_BASE_PIOA
,

3260 ((Ë
AT91C_PA30_IRQ1
 ),

3261 ((Ë
AT91C_PA20_IRQ0
 ) |

3262 ((Ë
AT91C_PA19_FIQ
 ));

3263 
	}
}

	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h

43 #i‚de‡
lib_AT91SAM7X128_H


44 
	#lib_AT91SAM7X128_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
	gnb_¶Ÿ_by_‰ame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2293 (
	gnb_bô_by_¶Ÿ
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¶Ÿ_by_‰ame
-1)<<8Ë& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_bô_by_¶Ÿ
-1)<<16Ë& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h

43 #i‚de‡
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__ölöe
 
AT91F_AIC_C⁄figuªIt
 (

56 
AT91PS_AIC
 
pAic
,

57 
úq_id
,

58 
¥i‹ôy
,

59 
§c_ty≥
,

60 (*
√wH™dÀr
) () )

62 
ﬁdH™dÀr
;

63 
mask
 ;

65 
ﬁdH™dÀr
 = 
pAic
->
AIC_SVR
[
úq_id
];

67 
mask
 = 0x1 << 
úq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
úq_id
] = (Ë
√wH™dÀr
 ;

73 
pAic
->
AIC_SMR
[
úq_id
] = 
§c_ty≥
 | 
¥i‹ôy
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ﬁdH™dÀr
;

78 
	}
}

84 
__ölöe
 
	$AT91F_AIC_E«bÀIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
úq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
úq_id
 ;

90 
	}
}

96 
__ölöe
 
	$AT91F_AIC_DißbÀIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
úq_id
 )

100 
mask
 = 0x1 << 
úq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__ölöe
 
	$AT91F_AIC_CÀ¨It
 (

112 
AT91PS_AIC
 
pAic
,

113 
úq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
úq_id
);

117 
	}
}

123 
__ölöe
 
	$AT91F_AIC_AcknowÀdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =ÖAic->AIC_EOICR;

127 
	}
}

133 
__ölöe
 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
 (

134 *
pVe˘‹
,

135 (*
H™dÀr
) () )

137 
ﬁdVe˘‹
 = *
pVe˘‹
;

139 i‡((Ë
H™dÀr
 =(Ë
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVe˘‹
 = (Ë
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVe˘‹
 = (((((Ë
H™dÀr
) - (()ÖVector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ﬁdVe˘‹
;

145 
	}
}

151 
__ölöe
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
úq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
úq_id
) ;

156 
	}
}

162 
__ölöe
 
	$AT91F_AIC_IsA˘ive
 (

163 
AT91PS_AIC
 
pAic
,

164 
úq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
úq_id
));

167 
	}
}

173 
__ölöe
 
	$AT91F_AIC_IsPídög
 (

174 
AT91PS_AIC
 
pAic
,

175 
úq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
úq_id
));

178 
	}
}

184 
__ölöe
 
AT91F_AIC_O≥n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqH™dÀr
) (),

187 (*
FiqH™dÀr
) (),

188 (*
DeÁu…H™dÀr
) (),

189 (*
SpuriousH™dÀr
) (),

190 
¥Ÿe˘Mode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_DißbÀIt
(
pAic
, 
i
);

197 
AT91F_AIC_C⁄figuªIt
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeÁu…H™dÀr
);

201 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x18, 
IrqH™dÀr
);

203 
AT91F_AIC_SëEx˚±i⁄Ve˘‹
((*Ë0x1C, 
FiqH™dÀr
);

205 
	gpAic
->
	gAIC_SPU
 = (Ë
SpuriousH™dÀr
;

206 
	gpAic
->
	gAIC_DCR
 = 
¥Ÿe˘Mode
;

215 
__ölöe
 
	$AT91F_PDC_SëNextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
addªss
,

218 
byãs
)

220 
pPDC
->
PDC_RNPR
 = (Ë
addªss
;

221 
pPDC
->
PDC_RNCR
 = 
byãs
;

222 
	}
}

228 
__ölöe
 
	$AT91F_PDC_SëNextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
addªss
,

231 
byãs
)

233 
pPDC
->
PDC_TNPR
 = (Ë
addªss
;

234 
pPDC
->
PDC_TNCR
 = 
byãs
;

235 
	}
}

241 
__ölöe
 
	$AT91F_PDC_SëRx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
addªss
,

244 
byãs
)

246 
pPDC
->
PDC_RPR
 = (Ë
addªss
;

247 
pPDC
->
PDC_RCR
 = 
byãs
;

248 
	}
}

254 
__ölöe
 
	$AT91F_PDC_SëTx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
addªss
,

257 
byãs
)

259 
pPDC
->
PDC_TPR
 = (Ë
addªss
;

260 
pPDC
->
PDC_TCR
 = 
byãs
;

261 
	}
}

267 
__ölöe
 
	$AT91F_PDC_E«bÀTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__ölöe
 
	$AT91F_PDC_E«bÀRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__ölöe
 
	$AT91F_PDC_DißbÀTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__ölöe
 
	$AT91F_PDC_DißbÀRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__ölöe
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__ölöe
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__ölöe
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__ölöe
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__ölöe
 
	$AT91F_PDC_O≥n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

352 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

355 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_E«bÀRx
(
pPDC
);

362 
	`AT91F_PDC_E«bÀTx
(
pPDC
);

363 
	}
}

369 
__ölöe
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_DißbÀRx
(
pPDC
);

374 
	`AT91F_PDC_DißbÀTx
(
pPDC
);

377 
	`AT91F_PDC_SëNextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_SëNextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_SëTx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_SëRx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__ölöe
 
	$AT91F_PDC_SídFøme
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBuf„r
,

391 
szBuf„r
,

392 *
pNextBuf„r
,

393 
szNextBuf„r
 )

395 i‡(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_SëTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

398 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

401 i‡(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_SëNextTx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

410 
	}
}

416 
__ölöe
 
	$AT91F_PDC_Re˚iveFøme
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBuf„r
,

419 
szBuf„r
,

420 *
pNextBuf„r
,

421 
szNextBuf„r
 )

423 i‡(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_SëRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

426 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pNextBuf„r
, 
szNextBuf„r
);

429 i‡(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_SëNextRx
(
pPDC
, 
pBuf„r
, 
szBuf„r
);

438 
	}
}

446 
__ölöe
 
	$AT91F_DBGU_I¡îru±E«bÀ
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
Êag
)

450 
pDbgu
->
DBGU_IER
 = 
Êag
;

451 
	}
}

457 
__ölöe
 
	$AT91F_DBGU_I¡îru±DißbÀ
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
Êag
)

461 
pDbgu
->
DBGU_IDR
 = 
Êag
;

462 
	}
}

468 
__ölöe
 
	$AT91F_DBGU_GëI¡îru±MaskSètus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__ölöe
 
	$AT91F_DBGU_IsI¡îru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
Êag
)

482  (
	`AT91F_DBGU_GëI¡îru±MaskSètus
(
pDbgu
Ë& 
Êag
);

483 
	}
}

492 
__ölöe
 
	$AT91F_PIO_CfgPîùh
(

493 
AT91PS_PIO
 
pPio
,

494 
≥rùhAE«bÀ
,

495 
≥rùhBE«bÀ
)

498 
pPio
->
PIO_ASR
 = 
≥rùhAE«bÀ
;

499 
pPio
->
PIO_BSR
 = 
≥rùhBE«bÀ
;

500 
pPio
->
PIO_PDR
 = (
≥rùhAE«bÀ
 | 
≥rùhBE«bÀ
);

501 
	}
}

507 
__ölöe
 
	$AT91F_PIO_CfgOuçut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioE«bÀ
)

511 
pPio
->
PIO_PER
 = 
pioE«bÀ
;

512 
pPio
->
PIO_OER
 = 
pioE«bÀ
;

513 
	}
}

519 
__ölöe
 
	$AT91F_PIO_CfgI≈ut
(

520 
AT91PS_PIO
 
pPio
,

521 
öputE«bÀ
)

524 
pPio
->
PIO_ODR
 = 
öputE«bÀ
;

525 
pPio
->
PIO_PER
 = 
öputE«bÀ
;

526 
	}
}

532 
__ölöe
 
	$AT91F_PIO_CfgO≥ndøö
(

533 
AT91PS_PIO
 
pPio
,

534 
mu…iDrvE«bÀ
)

537 
pPio
->
PIO_MDDR
 = ~
mu…iDrvE«bÀ
;

538 
pPio
->
PIO_MDER
 = 
mu…iDrvE«bÀ
;

539 
	}
}

545 
__ölöe
 
	$AT91F_PIO_CfgPuŒup
(

546 
AT91PS_PIO
 
pPio
,

547 
puŒupE«bÀ
)

550 
pPio
->
PIO_PPUDR
 = ~
puŒupE«bÀ
;

551 
pPio
->
PIO_PPUER
 = 
puŒupE«bÀ
;

552 
	}
}

558 
__ölöe
 
	$AT91F_PIO_CfgDúe˘Drive
(

559 
AT91PS_PIO
 
pPio
,

560 
dúe˘Drive
)

564 
pPio
->
PIO_OWDR
 = ~
dúe˘Drive
;

565 
pPio
->
PIO_OWER
 = 
dúe˘Drive
;

566 
	}
}

572 
__ölöe
 
	$AT91F_PIO_CfgI≈utFûãr
(

573 
AT91PS_PIO
 
pPio
,

574 
öputFûãr
)

578 
pPio
->
PIO_IFDR
 = ~
öputFûãr
;

579 
pPio
->
PIO_IFER
 = 
öputFûãr
;

580 
	}
}

586 
__ölöe
 
	$AT91F_PIO_GëI≈ut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__ölöe
 
	$AT91F_PIO_IsI≈utSë
(

597 
AT91PS_PIO
 
pPio
,

598 
Êag
)

600  (
	`AT91F_PIO_GëI≈ut
(
pPio
Ë& 
Êag
);

601 
	}
}

608 
__ölöe
 
	$AT91F_PIO_SëOuçut
(

609 
AT91PS_PIO
 
pPio
,

610 
Êag
)

612 
pPio
->
PIO_SODR
 = 
Êag
;

613 
	}
}

619 
__ölöe
 
	$AT91F_PIO_CÀ¨Ouçut
(

620 
AT91PS_PIO
 
pPio
,

621 
Êag
)

623 
pPio
->
PIO_CODR
 = 
Êag
;

624 
	}
}

630 
__ölöe
 
	$AT91F_PIO_F‹˚Ouçut
(

631 
AT91PS_PIO
 
pPio
,

632 
Êag
)

634 
pPio
->
PIO_ODSR
 = 
Êag
;

635 
	}
}

641 
__ölöe
 
	$AT91F_PIO_E«bÀ
(

642 
AT91PS_PIO
 
pPio
,

643 
Êag
)

645 
pPio
->
PIO_PER
 = 
Êag
;

646 
	}
}

652 
__ölöe
 
	$AT91F_PIO_DißbÀ
(

653 
AT91PS_PIO
 
pPio
,

654 
Êag
)

656 
pPio
->
PIO_PDR
 = 
Êag
;

657 
	}
}

663 
__ölöe
 
	$AT91F_PIO_GëSètus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__ölöe
 
	$AT91F_PIO_IsSë
(

674 
AT91PS_PIO
 
pPio
,

675 
Êag
)

677  (
	`AT91F_PIO_GëSètus
(
pPio
Ë& 
Êag
);

678 
	}
}

684 
__ölöe
 
	$AT91F_PIO_OuçutE«bÀ
(

685 
AT91PS_PIO
 
pPio
,

686 
Êag
)

688 
pPio
->
PIO_OER
 = 
Êag
;

689 
	}
}

695 
__ölöe
 
	$AT91F_PIO_OuçutDißbÀ
(

696 
AT91PS_PIO
 
pPio
,

697 
Êag
)

699 
pPio
->
PIO_ODR
 = 
Êag
;

700 
	}
}

706 
__ölöe
 
	$AT91F_PIO_GëOuçutSètus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__ölöe
 
	$AT91F_PIO_IsOuçutSë
(

717 
AT91PS_PIO
 
pPio
,

718 
Êag
)

720  (
	`AT91F_PIO_GëOuçutSètus
(
pPio
Ë& 
Êag
);

721 
	}
}

727 
__ölöe
 
	$AT91F_PIO_I≈utFûãrE«bÀ
(

728 
AT91PS_PIO
 
pPio
,

729 
Êag
)

731 
pPio
->
PIO_IFER
 = 
Êag
;

732 
	}
}

738 
__ölöe
 
	$AT91F_PIO_I≈utFûãrDißbÀ
(

739 
AT91PS_PIO
 
pPio
,

740 
Êag
)

742 
pPio
->
PIO_IFDR
 = 
Êag
;

743 
	}
}

749 
__ölöe
 
	$AT91F_PIO_GëI≈utFûãrSètus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__ölöe
 
	$AT91F_PIO_IsI≈utFûãrSë
(

760 
AT91PS_PIO
 
pPio
,

761 
Êag
)

763  (
	`AT91F_PIO_GëI≈utFûãrSètus
(
pPio
Ë& 
Êag
);

764 
	}
}

770 
__ölöe
 
	$AT91F_PIO_GëOuçutD©aSètus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__ölöe
 
	$AT91F_PIO_I¡îru±E«bÀ
(

781 
AT91PS_PIO
 
pPio
,

782 
Êag
)

784 
pPio
->
PIO_IER
 = 
Êag
;

785 
	}
}

791 
__ölöe
 
	$AT91F_PIO_I¡îru±DißbÀ
(

792 
AT91PS_PIO
 
pPio
,

793 
Êag
)

795 
pPio
->
PIO_IDR
 = 
Êag
;

796 
	}
}

802 
__ölöe
 
	$AT91F_PIO_GëI¡îru±MaskSètus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__ölöe
 
	$AT91F_PIO_GëI¡îru±Sètus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
Êag
)

826  (
	`AT91F_PIO_GëI¡îru±MaskSètus
(
pPio
Ë& 
Êag
);

827 
	}
}

833 
__ölöe
 
	$AT91F_PIO_IsI¡îru±Së
(

834 
AT91PS_PIO
 
pPio
,

835 
Êag
)

837  (
	`AT91F_PIO_GëI¡îru±Sètus
(
pPio
Ë& 
Êag
);

838 
	}
}

844 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîE«bÀ
(

845 
AT91PS_PIO
 
pPio
,

846 
Êag
)

848 
pPio
->
PIO_MDER
 = 
Êag
;

849 
	}
}

855 
__ölöe
 
	$AT91F_PIO_Mu…iDrivîDißbÀ
(

856 
AT91PS_PIO
 
pPio
,

857 
Êag
)

859 
pPio
->
PIO_MDDR
 = 
Êag
;

860 
	}
}

866 
__ölöe
 
	$AT91F_PIO_GëMu…iDrivîSètus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__ölöe
 
	$AT91F_PIO_IsMu…iDrivîSë
(

877 
AT91PS_PIO
 
pPio
,

878 
Êag
)

880  (
	`AT91F_PIO_GëMu…iDrivîSètus
(
pPio
Ë& 
Êag
);

881 
	}
}

887 
__ölöe
 
	$AT91F_PIO_A_Regi°îSñe˘i⁄
(

888 
AT91PS_PIO
 
pPio
,

889 
Êag
)

891 
pPio
->
PIO_ASR
 = 
Êag
;

892 
	}
}

898 
__ölöe
 
	$AT91F_PIO_B_Regi°îSñe˘i⁄
(

899 
AT91PS_PIO
 
pPio
,

900 
Êag
)

902 
pPio
->
PIO_BSR
 = 
Êag
;

903 
	}
}

909 
__ölöe
 
	$AT91F_PIO_Gë_AB_Regi°îSètus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__ölöe
 
	$AT91F_PIO_IsAB_Regi°îSë
(

920 
AT91PS_PIO
 
pPio
,

921 
Êag
)

923  (
	`AT91F_PIO_Gë_AB_Regi°îSètus
(
pPio
Ë& 
Êag
);

924 
	}
}

930 
__ölöe
 
	$AT91F_PIO_OuçutWrôeE«bÀ
(

931 
AT91PS_PIO
 
pPio
,

932 
Êag
)

934 
pPio
->
PIO_OWER
 = 
Êag
;

935 
	}
}

941 
__ölöe
 
	$AT91F_PIO_OuçutWrôeDißbÀ
(

942 
AT91PS_PIO
 
pPio
,

943 
Êag
)

945 
pPio
->
PIO_OWDR
 = 
Êag
;

946 
	}
}

952 
__ölöe
 
	$AT91F_PIO_GëOuçutWrôeSètus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__ölöe
 
	$AT91F_PIO_IsOuçutWrôeSë
(

963 
AT91PS_PIO
 
pPio
,

964 
Êag
)

966  (
	`AT91F_PIO_GëOuçutWrôeSètus
(
pPio
Ë& 
Êag
);

967 
	}
}

973 
__ölöe
 
	$AT91F_PIO_GëCfgPuŒup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__ölöe
 
	$AT91F_PIO_IsOuçutD©aSètusSë
(

984 
AT91PS_PIO
 
pPio
,

985 
Êag
)

987  (
	`AT91F_PIO_GëOuçutD©aSètus
(
pPio
Ë& 
Êag
);

988 
	}
}

994 
__ölöe
 
	$AT91F_PIO_IsCfgPuŒupSètusSë
(

995 
AT91PS_PIO
 
pPio
,

996 
Êag
)

998  (~
	`AT91F_PIO_GëCfgPuŒup
(
pPio
Ë& 
Êag
);

999 
	}
}

1008 
__ölöe
 
	$AT91F_PMC_CfgSysClkE«bÀReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__ölöe
 
	$AT91F_PMC_CfgSysClkDißbÀReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__ölöe
 
	$AT91F_PMC_GëSysClkSètusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__ölöe
 
	$AT91F_PMC_E«bÀPîùhClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
≥rùhIds
)

1047 
pPMC
->
PMC_PCER
 = 
≥rùhIds
;

1048 
	}
}

1054 
__ölöe
 
	$AT91F_PMC_DißbÀPîùhClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
≥rùhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
≥rùhIds
;

1059 
	}
}

1065 
__ölöe
 
	$AT91F_PMC_GëPîùhClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscûœt‹Reg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__ölöe
 
	$AT91F_CKGR_GëMaöOscûœt‹Reg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__ölöe
 
	$AT91F_CKGR_E«bÀMaöOscûœt‹
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__ölöe
 
	$AT91F_CKGR_DißbÀMaöOscûœt‹
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__ölöe
 
	$AT91F_CKGR_CfgMaöOscSèπUpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
°¨tup_time
,

1119 
¶owClock
)

1121 
pCKGR
->
CKGR_MOR
 &~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |((
¶owClock
 * 
°¨tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__ölöe
 
	$AT91F_CKGR_GëMaöClockFªqReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__ölöe
 
	$AT91F_CKGR_GëMaöClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¶owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
Ë* 
¶owClock
) >> 4;

1144 
	}
}

1150 
__ölöe
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__ölöe
 
	$AT91F_PMC_GëMCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__ölöe
 
	$AT91F_PMC_GëMa°îClock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¶owClock
)

1176 
ªg
 = 
pPMC
->
PMC_MCKR
;

1177 
¥esˇÀr
 = (1 << ((
ªg
 & 
AT91C_PMC_PRES
) >> 2));

1178 
∂lDividî
, 
∂lMu…ùlõr
;

1180 
ªg
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¶owClock
 / 
¥esˇÀr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
¥esˇÀr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
ªg
 = 
pCKGR
->
CKGR_PLLR
;

1187 
∂lDividî
 = (
ªg
 & 
AT91C_CKGR_DIV
);

1188 
∂lMu…ùlõr
 = ((
ªg
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_GëMaöClock
(
pCKGR
, 
¶owClock
Ë/ 
∂lDividî
 * 
∂lMu…ùlõr
 / 
¥esˇÀr
;

1192 
	}
}

1198 
__ölöe
 
	$AT91F_PMC_E«bÀPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__ölöe
 
	$AT91F_PMC_DißbÀPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__ölöe
 
	$AT91F_PMC_E«bÀIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
Êag
)

1227 
pPMC
->
PMC_IER
 = 
Êag
;

1228 
	}
}

1234 
__ölöe
 
	$AT91F_PMC_DißbÀIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
Êag
)

1239 
pPMC
->
PMC_IDR
 = 
Êag
;

1240 
	}
}

1246 
__ölöe
 
	$AT91F_PMC_GëSètus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__ölöe
 
	$AT91F_PMC_GëI¡îru±MaskSètus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__ölöe
 
	$AT91F_PMC_IsI¡îru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
Êag
)

1270  (
	`AT91F_PMC_GëI¡îru±MaskSètus
(
pPMC
Ë& 
Êag
);

1271 
	}
}

1277 
__ölöe
 
	$AT91F_PMC_IsSètusSë
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
Êag
)

1281  (
	`AT91F_PMC_GëSètus
(
pPMC
Ë& 
Êag
);

1282 
	}
}

1289 
__ölöe
 
	$AT91F_RSTSo·Re£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
ª£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
ª£t
);

1294 
	}
}

1300 
__ölöe
 
	$AT91F_RSTSëMode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__ölöe
 
	$AT91F_RSTGëMode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__ölöe
 
	$AT91F_RSTGëSètus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__ölöe
 
	$AT91F_RSTIsSo·R°A˘ive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
Ë& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__ölöe
 
	$AT91F_RTTSëTimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 i‡(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__ölöe
 
	$AT91F_RTTSëPªsˇÀr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
π¥es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |(
π¥es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__ölöe
 
	$AT91F_RTTRe°¨t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__ölöe
 
	$AT91F_RTTSëAœrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__ölöe
 
	$AT91F_RTTCÀ¨AœrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__ölöe
 
	$AT91F_RTTSëRâIncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__ölöe
 
	$AT91F_RTTCÀ¨RâIncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__ölöe
 
	$AT91F_RTTSëAœrmVÆue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
Æ¨m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
Æ¨m
;

1426 
	}
}

1432 
__ölöe
 
	$AT91F_RTTGëAœrmVÆue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__ölöe
 
	$AT91F_RTTGëSètus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__ölöe
 
	$AT91F_RTTRódVÆue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vﬁ©ûê
vÆ1
,
vÆ2
;

1458 
vÆ1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
vÆ2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
vÆ1
 !
vÆ2
);

1462 (
vÆ1
);

1463 
	}
}

1471 
__ölöe
 
	$AT91F_PITInô
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
≥riod
,

1474 
pô_‰equícy
)

1476 
pPITC
->
PITC_PIMR
 = 
≥riod
? (≥riod * 
pô_‰equícy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__ölöe
 
	$AT91F_PITSëPIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__ölöe
 
	$AT91F_PITE«bÀI¡
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__ölöe
 
	$AT91F_PITDißbÀI¡
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__ölöe
 
	$AT91F_PITGëMode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__ölöe
 
	$AT91F_PITGëSètus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__ölöe
 
	$AT91F_PITGëPIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__ölöe
 
	$AT91F_PITGëPIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__ölöe
 
	$AT91F_WDTSëMode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__ölöe
 
	$AT91F_WDTRe°¨t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__ölöe
 
	$AT91F_WDTSGëètus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__ölöe
 
	$AT91F_WDTGëPîiod
(
ms
)

1590 i‡((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__ölöe
 
	$AT91F_VREG_E«bÀ_LowPowîMode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__ölöe
 
	$AT91F_VREG_DißbÀ_LowPowîMode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__ölöe
 
	$AT91F_MC_Rem≠
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCË
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__ölöe
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__ölöe
 
	$AT91F_MC_EFC_GëModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__ölöe
 
	$AT91F_MC_EFC_CompuãFMCN
(

1659 
ma°î_˛ock
)

1661  (
ma°î_˛ock
/1000000 +2);

1662 
	}
}

1668 
__ölöe
 
	$AT91F_MC_EFC_Pîf‹mCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
å™s„r_cmd
)

1672 
pMC
->
MC_FCR
 = 
å™s„r_cmd
;

1673 
	}
}

1679 
__ölöe
 
	$AT91F_MC_EFC_GëSètus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
Êag
)

1693  (
	`AT91F_MC_EFC_GëModeReg
(
pMC
Ë& 
Êag
);

1694 
	}
}

1700 
__ölöe
 
	$AT91F_MC_EFC_IsI¡îru±Së
(

1701 
AT91PS_MC
 
pMC
,

1702 
Êag
)

1704  (
	`AT91F_MC_EFC_GëSètus
(
pMC
Ë& 
Êag
);

1705 
	}
}

1714 
__ölöe
 
	$AT91F_SPI_O≥n
 (

1715 c⁄° 
nuŒ
)

1719 
	}
}

1725 
__ölöe
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
vÆ
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
Ë
vÆ
;

1732 
	}
}

1738 
__ölöe
 
	$AT91F_SPI_E«bÀIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
Êag
)

1743 
pSPI
->
SPI_IER
 = 
Êag
;

1744 
	}
}

1750 
__ölöe
 
	$AT91F_SPI_DißbÀIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
Êag
)

1755 
pSPI
->
SPI_IDR
 = 
Êag
;

1756 
	}
}

1762 
__ölöe
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__ölöe
 
	$AT91F_SPI_E«bÀ
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__ölöe
 
	$AT91F_SPI_DißbÀ
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__ölöe
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__ölöe
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Devi˚
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |–(
PCS_Devi˚
<<16Ë& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__ölöe
 
	$AT91F_SPI_Re˚iveFøme
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBuf„r
,

1826 
szBuf„r
,

1827 *
pNextBuf„r
,

1828 
szNextBuf„r
 )

1830  
	`AT91F_PDC_Re˚iveFøme
(

1831 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1832 
pBuf„r
,

1833 
szBuf„r
,

1834 
pNextBuf„r
,

1835 
szNextBuf„r
);

1836 
	}
}

1842 
__ölöe
 
	$AT91F_SPI_SídFøme
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBuf„r
,

1845 
szBuf„r
,

1846 *
pNextBuf„r
,

1847 
szNextBuf„r
 )

1849  
	`AT91F_PDC_SídFøme
(

1850 (
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
),

1851 
pBuf„r
,

1852 
szBuf„r
,

1853 
pNextBuf„r
,

1854 
szNextBuf„r
);

1855 
	}
}

1861 
__ölöe
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__ölöe
 
	$AT91F_SPI_PutCh¨
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¨a˘î
,

1890 
cs_numbî
 )

1892 
vÆue_f‹_cs
;

1893 
vÆue_f‹_cs
 = (~(1 << 
cs_numbî
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¨a˘î
 & 0xFFFFË| (
vÆue_f‹_cs
 << 16);

1895 
	}
}

1901 
__ölöe
 
	$AT91F_SPI_GëCh¨
 (

1902 c⁄° 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__ölöe
 
	$AT91F_SPI_GëI¡îru±MaskSètus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__ölöe
 
	$AT91F_SPI_IsI¡îru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
Êag
)

1925  (
	`AT91F_SPI_GëI¡îru±MaskSètus
(
pSpi
Ë& 
Êag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__ölöe
 
	$AT91F_US_Baudøã
 (

1980 c⁄° 
maö_˛ock
,

1981 c⁄° 
baud_øã
)

1983 
baud_vÆue
 = ((
maö_˛ock
*10)/(
baud_øã
 * 16));

1984 i‡((
baud_vÆue
 % 10) >= 5)

1985 
baud_vÆue
 = (baud_value / 10) + 1;

1987 
baud_vÆue
 /= 10;

1988  
baud_vÆue
;

1989 
	}
}

1995 
__ölöe
 
	$AT91F_US_SëBaudøã
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
maöClock
,

1998 
•ìd
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baudøã
(
maöClock
, 
•ìd
);

2002 
	}
}

2008 
__ölöe
 
	$AT91F_US_SëTimegu¨d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¨d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¨d
 ;

2014 
	}
}

2020 
__ölöe
 
	$AT91F_US_E«bÀIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
Êag
)

2025 
pUSART
->
US_IER
 = 
Êag
;

2026 
	}
}

2032 
__ölöe
 
	$AT91F_US_DißbÀIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
Êag
)

2037 
pUSART
->
US_IDR
 = 
Êag
;

2038 
	}
}

2044 
__ölöe
 
	$AT91F_US_C⁄figuª
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
maöClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¨d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_SëBaudøã
(
pUSART
, 
maöClock
, 
baudR©e
);

2061 
	`AT91F_US_SëTimegu¨d
(
pUSART
, 
timegu¨d
);

2064 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__ölöe
 
	$AT91F_US_E«bÀRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__ölöe
 
	$AT91F_US_E«bÀTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__ölöe
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__ölöe
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__ölöe
 
	$AT91F_US_DißbÀRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__ölöe
 
	$AT91F_US_DißbÀTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__ölöe
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__ölöe
 
	$AT91F_US_TxRódy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__ölöe
 
	$AT91F_US_RxRódy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__ölöe
 
	$AT91F_US_Eº‹
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__ölöe
 
	$AT91F_US_PutCh¨
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¨a˘î
 )

2208 
pUSART
->
US_THR
 = (
ch¨a˘î
 & 0x1FF);

2209 
	}
}

2215 
__ölöe
 
	$AT91F_US_GëCh¨
 (

2216 c⁄° 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__ölöe
 
	$AT91F_US_SídFøme
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBuf„r
,

2228 
szBuf„r
,

2229 *
pNextBuf„r
,

2230 
szNextBuf„r
 )

2232  
	`AT91F_PDC_SídFøme
(

2233 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2234 
pBuf„r
,

2235 
szBuf„r
,

2236 
pNextBuf„r
,

2237 
szNextBuf„r
);

2238 
	}
}

2244 
__ölöe
 
	$AT91F_US_Re˚iveFøme
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBuf„r
,

2247 
szBuf„r
,

2248 *
pNextBuf„r
,

2249 
szNextBuf„r
 )

2251  
	`AT91F_PDC_Re˚iveFøme
(

2252 (
AT91PS_PDC
Ë&(
pUSART
->
US_RPR
),

2253 
pBuf„r
,

2254 
szBuf„r
,

2255 
pNextBuf„r
,

2256 
szNextBuf„r
);

2257 
	}
}

2263 
__ölöe
 
	$AT91F_US_SëIrdaFûãr
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
vÆue


2268 
pUSART
->
US_IF
 = 
vÆue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16Ë& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_bô_by_¶Ÿ
*
	gnb_¶Ÿ_by_‰ame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_bô_by_¶Ÿ
, 
nb_¶Ÿ_by_‰ame
)–+\

	)

2293 (
	gnb_bô_by_¶Ÿ
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¶Ÿ_by_‰ame
-1)<<8Ë& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_bô_by_¶Ÿ
-1)<<16Ë& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__ölöe
 
	$AT91F_SSC_SëBaudøã
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
maöClock
,

2307 
•ìd
)

2309 
baud_vÆue
;

2311 i‡(
•ìd
 == 0)

2312 
baud_vÆue
 = 0;

2315 
baud_vÆue
 = (Ë(
maöClock
 * 10)/(2*
•ìd
);

2316 i‡((
baud_vÆue
 % 10) >= 5)

2317 
baud_vÆue
 = (baud_value / 10) + 1;

2319 
baud_vÆue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_vÆue
;

2323 
	}
}

2329 
__ölöe
 
	$AT91F_SSC_C⁄figuª
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy°_˛ock
,

2332 
baud_øã
,

2333 
˛ock_rx
,

2334 
mode_rx
,

2335 
˛ock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_SëBaudøã
(
pSSC
, 
sy°_˛ock
, 
baud_øã
);

2348 
pSSC
->
SSC_RCMR
 = 
˛ock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
˛ock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O≥n
((
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__ölöe
 
	$AT91F_SSC_E«bÀRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__ölöe
 
	$AT91F_SSC_DißbÀRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__ölöe
 
	$AT91F_SSC_E«bÀTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__ölöe
 
	$AT91F_SSC_DißbÀTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__ölöe
 
	$AT91F_SSC_E«bÀIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
Êag
)

2418 
pSSC
->
SSC_IER
 = 
Êag
;

2419 
	}
}

2425 
__ölöe
 
	$AT91F_SSC_DißbÀIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
Êag
)

2430 
pSSC
->
SSC_IDR
 = 
Êag
;

2431 
	}
}

2437 
__ölöe
 
	$AT91F_SSC_Re˚iveFøme
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBuf„r
,

2440 
szBuf„r
,

2441 *
pNextBuf„r
,

2442 
szNextBuf„r
 )

2444  
	`AT91F_PDC_Re˚iveFøme
(

2445 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2446 
pBuf„r
,

2447 
szBuf„r
,

2448 
pNextBuf„r
,

2449 
szNextBuf„r
);

2450 
	}
}

2456 
__ölöe
 
	$AT91F_SSC_SídFøme
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBuf„r
,

2459 
szBuf„r
,

2460 *
pNextBuf„r
,

2461 
szNextBuf„r
 )

2463  
	`AT91F_PDC_SídFøme
(

2464 (
AT91PS_PDC
Ë&(
pSSC
->
SSC_RPR
),

2465 
pBuf„r
,

2466 
szBuf„r
,

2467 
pNextBuf„r
,

2468 
szNextBuf„r
);

2469 
	}
}

2475 
__ölöe
 
	$AT91F_SSC_GëI¡îru±MaskSètus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__ölöe
 
	$AT91F_SSC_IsI¡îru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
Êag
)

2489  (
	`AT91F_SSC_GëI¡îru±MaskSètus
(
pSsc
Ë& 
Êag
);

2490 
	}
}

2499 
__ölöe
 
	$AT91F_TWI_E«bÀIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
Êag
)

2504 
pTWI
->
TWI_IER
 = 
Êag
;

2505 
	}
}

2511 
__ölöe
 
	$AT91F_TWI_DißbÀIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
Êag
)

2516 
pTWI
->
TWI_IDR
 = 
Êag
;

2517 
	}
}

2523 
__ölöe
 
	$AT91F_TWI_C⁄figuª
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__ölöe
 
	$AT91F_TWI_GëI¡îru±MaskSètus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__ölöe
 
	$AT91F_TWI_IsI¡îru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
Êag
)

2554  (
	`AT91F_TWI_GëI¡îru±MaskSètus
(
pTwi
Ë& 
Êag
);

2555 
	}
}

2564 
__ölöe
 
	$AT91F_PWMC_GëSètus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__ölöe
 
	$AT91F_PWMC_I¡îru±E«bÀ
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
Êag
)

2578 
pPwm
->
PWMC_IER
 = 
Êag
;

2579 
	}
}

2585 
__ölöe
 
	$AT91F_PWMC_I¡îru±DißbÀ
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
Êag
)

2589 
pPwm
->
PWMC_IDR
 = 
Êag
;

2590 
	}
}

2596 
__ölöe
 
	$AT91F_PWMC_GëI¡îru±MaskSètus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__ölöe
 
	$AT91F_PWMC_IsI¡îru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
Êag
)

2610  (
	`AT91F_PWMC_GëI¡îru±MaskSètus
(
pPWM
Ë& 
Êag
);

2611 
	}
}

2617 
__ölöe
 
	$AT91F_PWMC_IsSètusSë
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
Êag
)

2621  (
	`AT91F_PWMC_GëSètus
(
pPWM
Ë& 
Êag
);

2622 
	}
}

2628 
__ölöe
 
	$AT91F_PWMC_CfgCh™√l
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
ch™√lId
,

2631 
mode
,

2632 
≥riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CPRDR
 = 
≥riod
;

2638 
	}
}

2644 
__ölöe
 
	$AT91F_PWMC_SèπCh™√l
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
Êag
)

2648 
pPWM
->
PWMC_ENA
 = 
Êag
;

2649 
	}
}

2655 
__ölöe
 
	$AT91F_PWMC_St›Ch™√l
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
Êag
)

2659 
pPWM
->
PWMC_DIS
 = 
Êag
;

2660 
	}
}

2666 
__ölöe
 
	$AT91F_PWMC_Upd©eCh™√l
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
ch™√lId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
ch™√lId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__ölöe
 
	$AT91F_UDP_E«bÀIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
Êag
)

2686 
pUDP
->
UDP_IER
 = 
Êag
;

2687 
	}
}

2693 
__ölöe
 
	$AT91F_UDP_DißbÀIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
Êag
)

2698 
pUDP
->
UDP_IDR
 = 
Êag
;

2699 
	}
}

2705 
__ölöe
 
	$AT91F_UDP_SëAddªss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
addªss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
addªss
);

2710 
	}
}

2716 
__ölöe
 
	$AT91F_UDP_E«bÀEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
ídpoöt
)

2720 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__ölöe
 
	$AT91F_UDP_DißbÀEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
ídpoöt
)

2731 
pUDP
->
UDP_CSR
[
ídpoöt
] &~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__ölöe
 
	$AT91F_UDP_SëSèã
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
Êag
)

2742 
pUDP
->
UDP_GLBSTATE
 &~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |
Êag
;

2744 
	}
}

2750 
__ölöe
 
	$AT91F_UDP_GëSèã
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__ölöe
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
Êag
)

2764 
pUDP
->
UDP_RSTEP
 = 
Êag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__ölöe
 
	$AT91F_UDP_EpSèŒ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
ídpoöt
)

2776 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__ölöe
 
	$AT91F_UDP_EpWrôe
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
ídpoöt
,

2786 
vÆue
)

2788 
pUDP
->
UDP_FDR
[
ídpoöt
] = 
vÆue
;

2789 
	}
}

2795 
__ölöe
 
	$AT91F_UDP_EpRód
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
ídpoöt
)

2799  
pUDP
->
UDP_FDR
[
ídpoöt
];

2800 
	}
}

2806 
__ölöe
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
ídpoöt
)

2810 
pUDP
->
UDP_CSR
[
ídpoöt
] |
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__ölöe
 
	$AT91F_UDP_EpCÀ¨
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
ídpoöt
,

2820 
Êag
)

2822 
pUDP
->
UDP_CSR
[
ídpoöt
] &~(
Êag
);

2823 
	}
}

2829 
__ölöe
 
	$AT91F_UDP_EpSë
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
ídpoöt
,

2832 
Êag
)

2834 
pUDP
->
UDP_CSR
[
ídpoöt
] |
Êag
;

2835 
	}
}

2841 
__ölöe
 
	$AT91F_UDP_EpSètus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
ídpoöt
)

2845  
pUDP
->
UDP_CSR
[
ídpoöt
];

2846 
	}
}

2852 
__ölöe
 
	$AT91F_UDP_GëI¡îru±MaskSètus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__ölöe
 
	$AT91F_UDP_IsI¡îru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
Êag
)

2866  (
	`AT91F_UDP_GëI¡îru±MaskSètus
(
pUdp
Ë& 
Êag
);

2867 
	}
}

2876 
__ölöe
 
	$AT91F_TC_I¡îru±E«bÀ
(

2877 
AT91PS_TC
 
pTc
,

2878 
Êag
)

2880 
pTc
->
TC_IER
 = 
Êag
;

2881 
	}
}

2887 
__ölöe
 
	$AT91F_TC_I¡îru±DißbÀ
(

2888 
AT91PS_TC
 
pTc
,

2889 
Êag
)

2891 
pTc
->
TC_IDR
 = 
Êag
;

2892 
	}
}

2898 
__ölöe
 
	$AT91F_TC_GëI¡îru±MaskSètus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__ölöe
 
	$AT91F_TC_IsI¡îru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
Êag
)

2912  (
	`AT91F_TC_GëI¡îru±MaskSètus
(
pTc
Ë& 
Êag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__ölöe
 
	$AT91F_InôMaûboxRegi°îs
(
AT91PS_CAN_MB
 
CAN_Maûbox
,

2926 
mode_ªg
,

2927 
ac˚±™˚_mask_ªg
,

2928 
id_ªg
,

2929 
d©a_low_ªg
,

2930 
d©a_high_ªg
,

2931 
c⁄åﬁ_ªg
)

2933 
CAN_Maûbox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode_ªg
;

2935 
CAN_Maûbox
->
CAN_MB_MAM
 = 
ac˚±™˚_mask_ªg
;

2936 
CAN_Maûbox
->
CAN_MB_MID
 = 
id_ªg
;

2937 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a_low_ªg
;

2938 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a_high_ªg
;

2939 
CAN_Maûbox
->
CAN_MB_MCR
 = 
c⁄åﬁ_ªg
;

2940 
	}
}

2946 
__ölöe
 
	$AT91F_E«bÀCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__ölöe
 
	$AT91F_DißbÀCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__ölöe
 
	$AT91F_CAN_E«bÀIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
Êag
)

2974 
pCAN
->
CAN_IER
 = 
Êag
;

2975 
	}
}

2981 
__ölöe
 
	$AT91F_CAN_DißbÀIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
Êag
)

2986 
pCAN
->
CAN_IDR
 = 
Êag
;

2987 
	}
}

2993 
__ölöe
 
	$AT91F_CAN_GëSètus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__ölöe
 
	$AT91F_CAN_GëI¡îru±MaskSètus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__ölöe
 
	$AT91F_CAN_IsI¡îru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
Êag
)

3017  (
	`AT91F_CAN_GëI¡îru±MaskSètus
(
pCAN
Ë& 
Êag
);

3018 
	}
}

3024 
__ölöe
 
	$AT91F_CAN_IsSètusSë
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
Êag
)

3028  (
	`AT91F_CAN_GëSètus
(
pCAN
Ë& 
Êag
);

3029 
	}
}

3035 
__ölöe
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__ölöe
 
	$AT91F_CAN_GëModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__ölöe
 
	$AT91F_CAN_CfgBaudøãReg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baudøã_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baudøã_cfg
;

3064 
	}
}

3070 
__ölöe
 
	$AT91F_CAN_GëBaudøã
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__ölöe
 
	$AT91F_CAN_GëI¡î«lCou¡î
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__ölöe
 
	$AT91F_CAN_GëTime°amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__ölöe
 
	$AT91F_CAN_GëEº‹Cou¡î
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__ölöe
 
	$AT91F_CAN_InôTøns„rReque°
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
å™s„r_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
å™s„r_cmd
;

3119 
	}
}

3125 
__ölöe
 
	$AT91F_CAN_InôAb‹tReque°
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
ab‹t_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
ab‹t_cmd
;

3130 
	}
}

3136 
__ölöe
 
	$AT91F_CAN_CfgMesßgeModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3138 
mode
)

3140 
CAN_Maûbox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__ölöe
 
	$AT91F_CAN_GëMesßgeModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3150  
CAN_Maûbox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__ölöe
 
	$AT91F_CAN_CfgMesßgeIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3160 
id
,

3161 
vîsi⁄
)

3163 if(
vîsi⁄
==0)

3164 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Maûbox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__ölöe
 
	$AT91F_CAN_GëMesßgeIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3176  
CAN_Maûbox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__ölöe
 
	$AT91F_CAN_CfgMesßgeAc˚±™˚MaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3185 
mask
)

3187 
CAN_Maûbox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__ölöe
 
	$AT91F_CAN_GëMesßgeAc˚±™˚MaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3197  
CAN_Maûbox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__ölöe
 
	$AT91F_CAN_GëFamûyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3207  
CAN_Maûbox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__ölöe
 
	$AT91F_CAN_CfgMesßgeCålReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3216 
mesßge_˘æ_cmd
)

3218 
CAN_Maûbox
->
CAN_MB_MCR
 = 
mesßge_˘æ_cmd
;

3219 
	}
}

3225 
__ölöe
 
	$AT91F_CAN_GëMesßgeSètus
 (

3226 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3228  
CAN_Maûbox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3237 
d©a
)

3239 
CAN_Maûbox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3249  
CAN_Maûbox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__ölöe
 
	$AT91F_CAN_CfgMesßgeD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Maûbox
,

3258 
d©a
)

3260 
CAN_Maûbox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__ölöe
 
	$AT91F_CAN_GëMesßgeD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Maûbox
)

3270  
CAN_Maûbox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__ölöe
 
	$AT91F_CAN_O≥n
 (

3278 c⁄° 
nuŒ
)

3282 
	}
}

3290 
__ölöe
 
	$AT91F_ADC_E«bÀIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
Êag
)

3295 
pADC
->
ADC_IER
 = 
Êag
;

3296 
	}
}

3302 
__ölöe
 
	$AT91F_ADC_DißbÀIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
Êag
)

3307 
pADC
->
ADC_IDR
 = 
Êag
;

3308 
	}
}

3314 
__ölöe
 
	$AT91F_ADC_GëSètus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__ölöe
 
	$AT91F_ADC_GëI¡îru±MaskSètus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__ölöe
 
	$AT91F_ADC_IsI¡îru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
Êag
)

3338  (
	`AT91F_ADC_GëI¡îru±MaskSètus
(
pADC
Ë& 
Êag
);

3339 
	}
}

3345 
__ölöe
 
	$AT91F_ADC_IsSètusSë
(

3346 
AT91PS_ADC
 
pADC
,

3347 
Êag
)

3349  (
	`AT91F_ADC_GëSètus
(
pADC
Ë& 
Êag
);

3350 
	}
}

3356 
__ölöe
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__ölöe
 
	$AT91F_ADC_GëModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__ölöe
 
	$AT91F_ADC_CfgTimögs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_˛ock
,

3382 
adc_˛ock
,

3383 
°¨tup_time
,

3384 
ßm∂e_™d_hﬁd_time
)

3386 
¥esˇl
,
°¨tup
,
shtim
;

3388 
¥esˇl
 = 
mck_˛ock
/(2*
adc_˛ock
) - 1;

3389 
°¨tup
 = 
adc_˛ock
*
°¨tup_time
/8 - 1;

3390 
shtim
 = 
adc_˛ock
*
ßm∂e_™d_hﬁd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
¥esˇl
<<8Ë& 
AT91C_ADC_PRESCAL
Ë| ( (
°¨tup
<<16Ë& 
AT91C_ADC_STARTUP
Ë| ( (
shtim
<<24Ë& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__ölöe
 
	$AT91F_ADC_E«bÀCh™√l
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
ch™√l
)

3405 
pADC
->
ADC_CHER
 = 
ch™√l
;

3406 
	}
}

3412 
__ölöe
 
	$AT91F_ADC_DißbÀCh™√l
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
ch™√l
)

3417 
pADC
->
ADC_CHDR
 = 
ch™√l
;

3418 
	}
}

3424 
__ölöe
 
	$AT91F_ADC_GëCh™√lSètus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__ölöe
 
	$AT91F_ADC_SèπC⁄vîsi⁄
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__ölöe
 
	$AT91F_ADC_So·Re£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__ölöe
 
	$AT91F_ADC_GëLa°C⁄vîãdD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__ölöe
 
	$AT91F_ADC_GëC⁄vîãdD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__ölöe
 
	$AT91F_AES_E«bÀIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
Êag
)

3564 
pAES
->
AES_IER
 = 
Êag
;

3565 
	}
}

3571 
__ölöe
 
	$AT91F_AES_DißbÀIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
Êag
)

3576 
pAES
->
AES_IDR
 = 
Êag
;

3577 
	}
}

3583 
__ölöe
 
	$AT91F_AES_GëSètus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__ölöe
 
	$AT91F_AES_GëI¡îru±MaskSètus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__ölöe
 
	$AT91F_AES_IsI¡îru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
Êag
)

3607  (
	`AT91F_AES_GëI¡îru±MaskSètus
(
pAES
Ë& 
Êag
);

3608 
	}
}

3614 
__ölöe
 
	$AT91F_AES_IsSètusSë
(

3615 
AT91PS_AES
 
pAES
,

3616 
Êag
)

3618  (
	`AT91F_AES_GëSètus
(
pAES
Ë& 
Êag
);

3619 
	}
}

3625 
__ölöe
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__ölöe
 
	$AT91F_AES_GëModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__ölöe
 
	$AT91F_AES_SèπPro˚ssög
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__ölöe
 
	$AT91F_AES_So·Re£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__ölöe
 
	$AT91F_AES_LﬂdNewSìd
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__ölöe
 
	$AT91F_AES_SëCry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
ödex
,

3684 
keyw‹d


3687 
pAES
->
AES_KEYWxR
[
ödex
] = 
keyw‹d
;

3688 
	}
}

3694 
__ölöe
 
	$AT91F_AES_I≈utD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
ödex
,

3697 
öd©a


3700 
pAES
->
AES_IDATAxR
[
ödex
] = 
öd©a
;

3701 
	}
}

3707 
__ölöe
 
	$AT91F_AES_GëOuçutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
ödex


3712  
pAES
->
AES_ODATAxR
[
ödex
];

3713 
	}
}

3719 
__ölöe
 
	$AT91F_AES_SëInôüliz©i⁄Ve˘‹
 (

3720 
AT91PS_AES
 
pAES
,

3721 
ödex
,

3722 
öôve˘‹


3725 
pAES
->
AES_IVxR
[
ödex
] = 
öôve˘‹
;

3726 
	}
}

3735 
__ölöe
 
	$AT91F_TDES_E«bÀIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
Êag
)

3740 
pTDES
->
TDES_IER
 = 
Êag
;

3741 
	}
}

3747 
__ölöe
 
	$AT91F_TDES_DißbÀIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
Êag
)

3752 
pTDES
->
TDES_IDR
 = 
Êag
;

3753 
	}
}

3759 
__ölöe
 
	$AT91F_TDES_GëSètus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__ölöe
 
	$AT91F_TDES_GëI¡îru±MaskSètus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__ölöe
 
	$AT91F_TDES_IsI¡îru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
Êag
)

3783  (
	`AT91F_TDES_GëI¡îru±MaskSètus
(
pTDES
Ë& 
Êag
);

3784 
	}
}

3790 
__ölöe
 
	$AT91F_TDES_IsSètusSë
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
Êag
)

3794  (
	`AT91F_TDES_GëSètus
(
pTDES
Ë& 
Êag
);

3795 
	}
}

3801 
__ölöe
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__ölöe
 
	$AT91F_TDES_GëModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__ölöe
 
	$AT91F_TDES_SèπPro˚ssög
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__ölöe
 
	$AT91F_TDES_So·Re£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__ölöe
 
	$AT91F_TDES_SëCry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
ödex
,

3849 
keyw‹d


3852 
pTDES
->
TDES_KEY1WxR
[
ödex
] = 
keyw‹d
;

3853 
	}
}

3859 
__ölöe
 
	$AT91F_TDES_SëCry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
ödex
,

3862 
keyw‹d


3865 
pTDES
->
TDES_KEY2WxR
[
ödex
] = 
keyw‹d
;

3866 
	}
}

3872 
__ölöe
 
	$AT91F_TDES_SëCry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
ödex
,

3875 
keyw‹d


3878 
pTDES
->
TDES_KEY3WxR
[
ödex
] = 
keyw‹d
;

3879 
	}
}

3885 
__ölöe
 
	$AT91F_TDES_I≈utD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
ödex
,

3888 
öd©a


3891 
pTDES
->
TDES_IDATAxR
[
ödex
] = 
öd©a
;

3892 
	}
}

3898 
__ölöe
 
	$AT91F_TDES_GëOuçutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
ödex


3903  
pTDES
->
TDES_ODATAxR
[
ödex
];

3904 
	}
}

3910 
__ölöe
 
	$AT91F_TDES_SëInôüliz©i⁄Ve˘‹
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
ödex
,

3913 
öôve˘‹


3916 
pTDES
->
TDES_IVxR
[
ödex
] = 
öôve˘‹
;

3917 
	}
}

3923 
__ölöe
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_E«bÀPîùhClock
(

3926 
AT91C_BASE_PMC
,

3927 ((Ë1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__ölöe
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgPîùh
(

3938 
AT91C_BASE_PIOA
,

3939 ((Ë
AT91C_PA27_DRXD
 ) |

3940 ((Ë
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__ölöe
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_E«bÀPîùhClock
(

3951 
AT91C_BASE_PMC
,

3952 ((Ë1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__ölöe
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgPîùh
(

3963 
AT91C_BASE_PIOB
,

3964 ((Ë
AT91C_PB30_PCK2
 ) |

3965 ((Ë
AT91C_PB29_PCK1
 ),

3966 ((Ë
AT91C_PB20_PCK0
 ) |

3967 ((Ë
AT91C_PB0_PCK0
 ) |

3968 ((Ë
AT91C_PB22_PCK2
 ) |

3969 ((Ë
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgPîùh
(

3972 
AT91C_BASE_PIOA
,

3974 ((Ë
AT91C_PA30_PCK2
 ) |

3975 ((Ë
AT91C_PA13_PCK1
 ) |

3976 ((Ë
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__ölöe
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_E«bÀPîùhClock
(

3986 
AT91C_BASE_PMC
,

3987 ((Ë1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__ölöe
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_E«bÀPîùhClock
(

3997 
AT91C_BASE_PMC
,

3998 ((Ë1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__ölöe
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_E«bÀPîùhClock
(

4008 
AT91C_BASE_PMC
,

4009 ((Ë1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__ölöe
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgPîùh
(

4020 
AT91C_BASE_PIOA
,

4021 ((Ë
AT91C_PA25_RK
 ) |

4022 ((Ë
AT91C_PA22_TK
 ) |

4023 ((Ë
AT91C_PA21_TF
 ) |

4024 ((Ë
AT91C_PA24_RD
 ) |

4025 ((Ë
AT91C_PA26_RF
 ) |

4026 ((Ë
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__ölöe
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_E«bÀPîùhClock
(

4037 
AT91C_BASE_PMC
,

4038 ((Ë1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__ölöe
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_E«bÀPîùhClock
(

4048 
AT91C_BASE_PMC
,

4049 ((Ë1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__ölöe
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgPîùh
(

4060 
AT91C_BASE_PIOB
,

4062 ((Ë
AT91C_PB26_RI1
 ) |

4063 ((Ë
AT91C_PB24_DSR1
 ) |

4064 ((Ë
AT91C_PB23_DCD1
 ) |

4065 ((Ë
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgPîùh
(

4068 
AT91C_BASE_PIOA
,

4069 ((Ë
AT91C_PA7_SCK1
 ) |

4070 ((Ë
AT91C_PA8_RTS1
 ) |

4071 ((Ë
AT91C_PA6_TXD1
 ) |

4072 ((Ë
AT91C_PA5_RXD1
 ) |

4073 ((Ë
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__ölöe
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_E«bÀPîùhClock
(

4084 
AT91C_BASE_PMC
,

4085 ((Ë1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__ölöe
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgPîùh
(

4096 
AT91C_BASE_PIOA
,

4097 ((Ë
AT91C_PA0_RXD0
 ) |

4098 ((Ë
AT91C_PA4_CTS0
 ) |

4099 ((Ë
AT91C_PA3_RTS0
 ) |

4100 ((Ë
AT91C_PA2_SCK0
 ) |

4101 ((Ë
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__ölöe
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_E«bÀPîùhClock
(

4112 
AT91C_BASE_PMC
,

4113 ((Ë1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__ölöe
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgPîùh
(

4124 
AT91C_BASE_PIOB
,

4126 ((Ë
AT91C_PB16_NPCS13
 ) |

4127 ((Ë
AT91C_PB10_NPCS11
 ) |

4128 ((Ë
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgPîùh
(

4131 
AT91C_BASE_PIOA
,

4133 ((Ë
AT91C_PA4_NPCS13
 ) |

4134 ((Ë
AT91C_PA29_NPCS13
 ) |

4135 ((Ë
AT91C_PA21_NPCS10
 ) |

4136 ((Ë
AT91C_PA22_SPCK1
 ) |

4137 ((Ë
AT91C_PA25_NPCS11
 ) |

4138 ((Ë
AT91C_PA2_NPCS11
 ) |

4139 ((Ë
AT91C_PA24_MISO1
 ) |

4140 ((Ë
AT91C_PA3_NPCS12
 ) |

4141 ((Ë
AT91C_PA26_NPCS12
 ) |

4142 ((Ë
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__ölöe
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_E«bÀPîùhClock
(

4152 
AT91C_BASE_PMC
,

4153 ((Ë1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__ölöe
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgPîùh
(

4164 
AT91C_BASE_PIOB
,

4166 ((Ë
AT91C_PB13_NPCS01
 ) |

4167 ((Ë
AT91C_PB17_NPCS03
 ) |

4168 ((Ë
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgPîùh
(

4171 
AT91C_BASE_PIOA
,

4172 ((Ë
AT91C_PA16_MISO0
 ) |

4173 ((Ë
AT91C_PA13_NPCS01
 ) |

4174 ((Ë
AT91C_PA15_NPCS03
 ) |

4175 ((Ë
AT91C_PA17_MOSI0
 ) |

4176 ((Ë
AT91C_PA18_SPCK0
 ) |

4177 ((Ë
AT91C_PA14_NPCS02
 ) |

4178 ((Ë
AT91C_PA12_NPCS00
 ),

4179 ((Ë
AT91C_PA7_NPCS01
 ) |

4180 ((Ë
AT91C_PA9_NPCS03
 ) |

4181 ((Ë
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__ölöe
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_E«bÀPîùhClock
(

4191 
AT91C_BASE_PMC
,

4192 ((Ë1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__ölöe
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_E«bÀPîùhClock
(

4202 
AT91C_BASE_PMC
,

4203 ((Ë1 << 
AT91C_ID_FIQ
) |

4204 ((Ë1 << 
AT91C_ID_IRQ0
) |

4205 ((Ë1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__ölöe
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgPîùh
(

4216 
AT91C_BASE_PIOA
,

4217 ((Ë
AT91C_PA30_IRQ0
 ) |

4218 ((Ë
AT91C_PA29_FIQ
 ),

4219 ((Ë
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__ölöe
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_E«bÀPîùhClock
(

4229 
AT91C_BASE_PMC
,

4230 ((Ë1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__ölöe
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_E«bÀPîùhClock
(

4240 
AT91C_BASE_PMC
,

4241 ((Ë1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__ölöe
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgPîùh
(

4252 
AT91C_BASE_PIOA
,

4253 ((Ë
AT91C_PA11_TWCK
 ) |

4254 ((Ë
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__ölöe
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_E«bÀPîùhClock
(

4265 
AT91C_BASE_PMC
,

4266 ((Ë1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__ölöe
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgPîùh
(

4277 
AT91C_BASE_PIOB
,

4279 ((Ë
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__ölöe
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgPîùh
(

4290 
AT91C_BASE_PIOB
,

4291 ((Ë
AT91C_PB22_PWM3
 ),

4292 ((Ë
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__ölöe
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgPîùh
(

4303 
AT91C_BASE_PIOB
,

4304 ((Ë
AT91C_PB21_PWM2
 ),

4305 ((Ë
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__ölöe
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgPîùh
(

4316 
AT91C_BASE_PIOB
,

4317 ((Ë
AT91C_PB20_PWM1
 ),

4318 ((Ë
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__ölöe
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgPîùh
(

4329 
AT91C_BASE_PIOB
,

4330 ((Ë
AT91C_PB19_PWM0
 ),

4331 ((Ë
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__ölöe
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_E«bÀPîùhClock
(

4341 
AT91C_BASE_PMC
,

4342 ((Ë1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__ölöe
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_E«bÀPîùhClock
(

4352 
AT91C_BASE_PMC
,

4353 ((Ë1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__ölöe
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_E«bÀPîùhClock
(

4363 
AT91C_BASE_PMC
,

4364 ((Ë1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__ölöe
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_E«bÀPîùhClock
(

4374 
AT91C_BASE_PMC
,

4375 ((Ë1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__ölöe
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgPîùh
(

4386 
AT91C_BASE_PIOB
,

4387 ((Ë
AT91C_PB2_ETX0
 ) |

4388 ((Ë
AT91C_PB12_ETXER
 ) |

4389 ((Ë
AT91C_PB16_ECOL
 ) |

4390 ((Ë
AT91C_PB11_ETX3
 ) |

4391 ((Ë
AT91C_PB6_ERX1
 ) |

4392 ((Ë
AT91C_PB15_ERXDV
 ) |

4393 ((Ë
AT91C_PB13_ERX2
 ) |

4394 ((Ë
AT91C_PB3_ETX1
 ) |

4395 ((Ë
AT91C_PB8_EMDC
 ) |

4396 ((Ë
AT91C_PB5_ERX0
 ) |

4398 ((Ë
AT91C_PB14_ERX3
 ) |

4399 ((Ë
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((Ë
AT91C_PB1_ETXEN
 ) |

4401 ((Ë
AT91C_PB10_ETX2
 ) |

4402 ((Ë
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((Ë
AT91C_PB9_EMDIO
 ) |

4404 ((Ë
AT91C_PB7_ERXER
 ) |

4405 ((Ë
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__ölöe
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_E«bÀPîùhClock
(

4416 
AT91C_BASE_PMC
,

4417 ((Ë1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__ölöe
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgPîùh
(

4428 
AT91C_BASE_PIOB
,

4429 ((Ë
AT91C_PB23_TIOA0
 ) |

4430 ((Ë
AT91C_PB24_TIOB0
 ),

4431 ((Ë
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__ölöe
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_E«bÀPîùhClock
(

4441 
AT91C_BASE_PMC
,

4442 ((Ë1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__ölöe
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgPîùh
(

4453 
AT91C_BASE_PIOB
,

4454 ((Ë
AT91C_PB25_TIOA1
 ) |

4455 ((Ë
AT91C_PB26_TIOB1
 ),

4456 ((Ë
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__ölöe
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_E«bÀPîùhClock
(

4466 
AT91C_BASE_PMC
,

4467 ((Ë1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__ölöe
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgPîùh
(

4478 
AT91C_BASE_PIOB
,

4479 ((Ë
AT91C_PB28_TIOB2
 ) |

4480 ((Ë
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgPîùh
(

4484 
AT91C_BASE_PIOA
,

4486 ((Ë
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__ölöe
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_E«bÀPîùhClock
(

4496 
AT91C_BASE_PMC
,

4497 ((Ë1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__ölöe
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_E«bÀPîùhClock
(

4507 
AT91C_BASE_PMC
,

4508 ((Ë1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__ölöe
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_E«bÀPîùhClock
(

4518 
AT91C_BASE_PMC
,

4519 ((Ë1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__ölöe
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_E«bÀPîùhClock
(

4529 
AT91C_BASE_PMC
,

4530 ((Ë1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__ölöe
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgPîùh
(

4541 
AT91C_BASE_PIOA
,

4542 ((Ë
AT91C_PA20_CANTX
 ) |

4543 ((Ë
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__ölöe
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_E«bÀPîùhClock
(

4554 
AT91C_BASE_PMC
,

4555 ((Ë1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/IAR/AtmelSAM7S64/port.c

72 
	~<°dlib.h
>

75 
	~"FªeRTOS.h
"

76 
	~"èsk.h
"

79 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

80 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

81 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

84 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
uöt32_t
 ) 16 )

	)

85 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_PERIOD_MS
 )

	)

88 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

91 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

92 
	#p‹tPIT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 24 )

	)

93 
	#p‹tPIT_INT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 25 )

	)

97 
¥vSëupTimîI¡îru±
( );

102 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

112 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

114 
SèckTy≥_t
 *
pxOrigöÆTOS
;

116 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

120 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

129 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

158 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

163 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

168 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

171 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

174 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

181  
pxT›OfSèck
;

182 
	}
}

185 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

187 
	`vP‹tSèπFú°Task
( );

191 
	`¥vSëupTimîI¡îru±
();

194 
	`vP‹tSèπFú°Task
();

198 
	}
}

201 
	$vP‹tEndScheduÀr
( )

205 
	}
}

208 #i‡
c⁄figUSE_PREEMPTION
 == 0

212 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

213 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

215 
uöt32_t
 
ulDummy
;

220 
	`xTaskIn¸emítTick
();

223 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

226 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

227 
	}
}

238 
	$¥vSëupTimîI¡îru±
( )

240 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

244 #i‡
c⁄figUSE_PREEMPTION
 == 0

246 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vP‹tN⁄Pªem±iveTick
 );

250 –
vP‹tPªem±iveTick
 )( );

251 
	`AT91F_AIC_C⁄figuªIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
p‹tINT_LEVEL_SENSITIVE
, ( (*)(ËË
vP‹tPªem±iveTick
 );

256 
pxPIT
->
PITC_PIMR
 = 
p‹tPIT_ENABLE
 | 
p‹tPIT_INT_ENABLE
 | 
p‹tPIT_COUNTER_VALUE
;

260 
	`AT91F_AIC_E«bÀIt
–
AT91C_BASE_AIC
, 
AT91C_ID_SYS
 );

261 
	}
}

264 
	$vP‹tE¡îCrôiˇl
( )

267 
	`__dißbÀ_öãºu±
();

272 
ulCrôiˇlNe°ög
++;

273 
	}
}

276 
	$vP‹tExôCrôiˇl
( )

278 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

281 
ulCrôiˇlNe°ög
--;

285 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

287 
	`__íabÀ_öãºu±
();

290 
	}
}

	@portable/IAR/AtmelSAM7S64/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

110 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

111 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

115 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

116 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

117 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

118 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

120 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

121 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

122 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

123 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

127 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

129 
vTaskSwôchC⁄ãxt
( ); \

131 if–
	gxSwôchRequúed
 ) \

133 
vTaskSwôchC⁄ãxt
(); \

140 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

141 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

143 #ifde‡
__˝lu•lus


	@portable/IAR/AtmelSAM9XE/ISR_Support.h

1 
EXTERN
 
pxCuºítTCB


2 
EXTERN
 
	gulCrôiˇlNe°ög


5 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


8 
p‹tSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

42 
LDR
 
	gR1
, =
pxCuºítTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
p‹tRESTORE_CONTEXT
 
	gMACRO


51 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

52 
LDR
 
	gR1
, =
pxCuºítTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

57 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

58 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re°‹e
 
the
  
	gaddªss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


74 ; 
c‹ª˘
 
	gaddªss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@portable/IAR/AtmelSAM9XE/port.c

72 
	~<°dlib.h
>

75 
	~"FªeRTOS.h
"

76 
	~"èsk.h
"

79 
	~<bﬂrd.h
>

80 
	~<pio/pio.h
>

81 
	~<pio/pio_ô.h
>

82 
	~<pô/pô.h
>

83 
	~<aic/aic.h
>

84 
	~<tc/tc.h
>

85 
	~<utûôy/Àd.h
>

86 
	~<utûôy/åa˚.h
>

91 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

92 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

93 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

96 
	#p‹t1MHz_IN_Hz
 ( 1000000u»)

	)

97 
	#p‹t1SECOND_IN_uS
 ( 1000000.0 )

	)

100 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

103 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

104 
	#p‹tPIT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 24 )

	)

105 
	#p‹tPIT_INT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 25 )

	)

109 
¥vSëupTimîI¡îru±
( );

112 
vP‹tTickISR
( );

117 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

127 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

129 
SèckTy≥_t
 *
pxOrigöÆTOS
;

131 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

135 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

144 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

173 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

178 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

183 #ifde‡
THUMB_INTERWORK


186 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

190 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

197  
pxT›OfSèck
;

198 
	}
}

201 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

203 
	`vP‹tSèπFú°Task
( );

207 
	`¥vSëupTimîI¡îru±
();

210 
	`vP‹tSèπFú°Task
();

214 
	}
}

217 
	$vP‹tEndScheduÀr
( )

221 
	}
}

224 
__¨m
 
	$vP‹tTickISR
( )

226 vﬁ©ûê
uöt32_t
 
ulDummy
;

231 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

233 
	`vTaskSwôchC⁄ãxt
();

237 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

240 –Ë
ulDummy
;

243 
	}
}

246 
	$¥vSëupTimîI¡îru±
( )

248 c⁄° 
uöt32_t
 
ulPîiodIn_uS
 = ( 1.0 / ( Ë
c⁄figTICK_RATE_HZ
 ) * 
p‹t1SECOND_IN_uS
;

251 
	`PIT_Inô
–
ulPîiodIn_uS
, 
BOARD_MCK
 / 
p‹t1MHz_IN_Hz
 );

254 
	`AIC_DißbÀIT
–
AT91C_ID_SYS
 );

255 
	`AIC_C⁄figuªIT
–
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_LOWEST
, 
vP‹tTickISR
 );

256 
	`AIC_E«bÀIT
–
AT91C_ID_SYS
 );

257 
	`PIT_E«bÀIT
();

258 
	}
}

261 
	$vP‹tE¡îCrôiˇl
( )

264 
	`__dißbÀ_úq
();

269 
ulCrôiˇlNe°ög
++;

270 
	}
}

273 
	$vP‹tExôCrôiˇl
( )

275 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

278 
ulCrôiˇlNe°ög
--;

282 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

284 
	`__íabÀ_úq
();

287 
	}
}

	@portable/IAR/AtmelSAM9XE/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<öåösics.h
>

72 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

114 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

118 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

119 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

120 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

121 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

123 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_úq
()

	)

124 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_úq
()

	)

125 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

126 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

130 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

132 
vTaskSwôchC⁄ãxt
( ); \

134 if–
	gxSwôchRequúed
 ) \

136 
vTaskSwôchC⁄ãxt
(); \

143 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

144 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

146 #ifde‡
__˝lu•lus


	@portable/IAR/LPC2000/ISR_Support.h

54 
EXTERN
 
pxCuºítTCB


55 
EXTERN
 
	gulCrôiˇlNe°ög


58 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


61 
p‹tSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

95 
LDR
 
	gR1
, =
pxCuºítTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
p‹tRESTORE_CONTEXT
 
	gMACRO


104 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

105 
LDR
 
	gR1
, =
pxCuºítTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

110 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

111 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re°‹e
 
the
  
	gaddªss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


127 ; 
c‹ª˘
 
	gaddªss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/LPC2000/port.c

79 
	~<°dlib.h
>

80 
	~<öåösics.h
>

83 
	~"FªeRTOS.h
"

84 
	~"èsk.h
"

87 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x01 )

	)

88 
	#p‹tPRESCALE_VALUE
 0x00

	)

89 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x01 )

	)

90 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x02 )

	)

93 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

94 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

95 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

98 
	#p‹tPIT_CLOCK_DIVISOR
 ( ( 
uöt32_t
 ) 16 )

	)

99 
	#p‹tPIT_COUNTER_VALUE
 ( ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
p‹tTICK_PERIOD_MS
 )

	)

102 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
uöt8_t
 ) 0x01 )

	)

103 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

106 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

109 
	#p‹tINT_LEVEL_SENSITIVE
 0

	)

110 
	#p‹tPIT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 24 )

	)

111 
	#p‹tPIT_INT_ENABLE
 ( ( 
uöt16_t
 ) 0x1 << 25 )

	)

114 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
uöt32_t
 ) 0x0004 )

	)

115 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
uöt32_t
 ) 0x0010 )

	)

116 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
uöt32_t
 ) 0x0020 )

	)

121 
¥vSëupTimîI¡îru±
( );

126 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

136 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

138 
SèckTy≥_t
 *
pxOrigöÆTOS
;

140 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

149 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

178 
pxT›OfSèck
--;

182 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

183 
pxT›OfSèck
--;

186 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

188 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

191 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

194 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

201  
pxT›OfSèck
;

202 
	}
}

205 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

207 
	`vP‹tSèπFú°Task
( );

211 
	`¥vSëupTimîI¡îru±
();

214 
	`vP‹tSèπFú°Task
();

218 
	}
}

221 
	$vP‹tEndScheduÀr
( )

225 
	}
}

228 #i‡
c⁄figUSE_PREEMPTION
 == 0

232 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

233 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

238 
	`xTaskIn¸emítTick
();

241 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

242 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

243 
	}
}

249 
vP‹tPªem±iveTick
( );

250 
	$vP‹tPªem±iveTick
( )

253 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

258 
	`vTaskSwôchC⁄ãxt
();

262 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

263 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

264 
	}
}

270 
	$¥vSëupTimîI¡îru±
( )

272 
uöt32_t
 
ulCom∑ªM©ch
;

276 
T0PR
 = 
p‹tPRESCALE_VALUE
;

279 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

283 #i‡
p‹tPRESCALE_VALUE
 != 0

285 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

289 
T0MR0
 = 
ulCom∑ªM©ch
;

292 
T0MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

295 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

296 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

300 #i‡
c⁄figUSE_PREEMPTION
 == 1

302 –
vP‹tPªem±iveTickE¡ry
 )( );

304 
VICVe˘Addr0
 = ( 
uöt32_t
 ) 
vP‹tPªem±iveTickE¡ry
;

308 –
vN⁄Pªem±iveTick
 )( );

310 
VICVe˘Addr0
 = ( 
öt32_t
 ) 
vP‹tN⁄Pªem±iveTick
;

314 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

318 
T0TCR
 = 
p‹tENABLE_TIMER
;

319 
	}
}

322 
	$vP‹tE¡îCrôiˇl
( )

325 
	`__dißbÀ_öãºu±
();

330 
ulCrôiˇlNe°ög
++;

331 
	}
}

334 
	$vP‹tExôCrôiˇl
( )

336 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

339 
ulCrôiˇlNe°ög
--;

343 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

345 
	`__íabÀ_öãºu±
();

348 
	}
}

	@portable/IAR/LPC2000/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<öåösics.h
>

72 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

114 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

118 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

119 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

120 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

121 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

123 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

124 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

125 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

126 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

130 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

132 
vTaskSwôchC⁄ãxt
( ); \

134 if–
	gxSwôchRequúed
 ) \

136 
vTaskSwôchC⁄ãxt
(); \

142 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

143 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

145 #ifde‡
__˝lu•lus


	@portable/IAR/MSP430/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

76 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
TickTy≥_t
 ) 32768 )

	)

77 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

78 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

101 
vP‹tSëupTimîI¡îru±
( );

110 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

128 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

131 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x7777;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaa;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbbbb;

149 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

154 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdddd;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xeeee;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xffff;

161 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

170  
pxT›OfSèck
;

171 
	}
}

174 
	$vP‹tEndScheduÀr
( )

178 
	}
}

185 
	$vP‹tSëupTimîI¡îru±
( )

188 
TACTL
 = 0;

191 
TACTL
 = 
TASSEL_1
;

194 
TACTL
 |
TACLR
;

197 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

200 
TACCTL0
 = 
CCIE
;

203 
TACTL
 |
TACLR
;

206 
TACTL
 |
MC_1
;

207 
	}
}

	@portable/IAR/MSP430/portasm.h

66 #i‚de‡
PORTASM_H


67 
	#PORTASM_H


	)

69 
p‹tSAVE_CONTEXT
 
ma¸o


71 
IMPORT
 
pxCuºítTCB


72 
IMPORT
 
usCrôiˇlNe°ög


75 
push
 
r4


76 
push
 
r5


77 
push
 
r6


78 
push
 
r7


79 
push
 
r8


80 
push
 
r9


81 
push
 
r10


82 
push
 
r11


83 
push
 
r12


84 
push
 
r13


85 
push
 
r14


86 
push
 
r15


87 
	gmov
.
	gw
 &
	gusCrôiˇlNe°ög
, 
r14


88 
push
 
r14


89 
	gmov
.
	gw
 &
	gpxCuºítTCB
, 
r12


90 
	gmov
.
w
 
	gr1
, 0(
	gr12
)

91 
ídm


94 
p‹tRESTORE_CONTEXT
 
ma¸o


95 
	gmov
.
	gw
 &
	gpxCuºítTCB
, 
r12


96 
	gmov
.
	gw
 @
	gr12
, 
r1


97 
p›
 
r15


98 
	gmov
.
w
 
	gr15
, &
usCrôiˇlNe°ög


99 
p›
 
r15


100 
p›
 
r14


101 
p›
 
r13


102 
p›
 
r12


103 
p›
 
r11


104 
p›
 
r10


105 
p›
 
r9


106 
p›
 
r8


107 
p›
 
r7


108 
p›
 
r6


109 
p›
 
r5


110 
p›
 
r4


115 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

117 
ªti


118 
	gídm


	@portable/IAR/MSP430/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

86 
	#p‹tBASE_TYPE
 

	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

93 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

94 
uöt16_t
 
	tTickTy≥_t
;

95 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

97 
uöt32_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

104 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_DINT
(); 
	`_NOP
()

	)

105 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_EINT
(); 
	`_NOP
()

	)

109 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

111 
	#p‹tENTER_CRITICAL
(Ë\

	)

113 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

115 
p‹tDISABLE_INTERRUPTS
(); \

120 
	gusCrôiˇlNe°ög
++; \

123 
	#p‹tEXIT_CRITICAL
(Ë\

	)

125 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

127 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

130 
	gusCrôiˇlNe°ög
--; \

134 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

136 
p‹tENABLE_INTERRUPTS
(); \

147 
vP‹tYõld
( );

148 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

152 
	#p‹tBYTE_ALIGNMENT
 2

	)

153 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

154 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

155 
	#p‹tNOP
()

	)

159 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

162 #i‡
c⁄figINTERRUPT_EXAMPLE_METHOD
 == 2

164 
vTaskSwôchC⁄ãxt
( );

165 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vTaskSwôchC⁄ãxt
()

	)

	@portable/IAR/MSP430X/data_model.h

66 #i‚de‡
DATA_MODEL_H


67 
	#DATA_MODEL_H


	)

69 #ifde‡
__DATA_MODEL_SMALL__


70 
	#pushm_x
 
pushm
.
w


	)

71 
	#p›m_x
 
p›m
.
w


	)

72 
	#push_x
 
push
.
w


	)

73 
	#p›_x
 
p›
.
w


	)

74 
	#mov_x
 
mov
.
w


	)

75 
	#cmp_x
 
cmp
.
w


	)

78 #ifde‡
__DATA_MODEL_MEDIUM__


79 
	#pushm_x
 
pushm
.
a


	)

80 
	#p›m_x
 
p›m
.
a


	)

81 
	#push_x
 
pushx
.
a


	)

82 
	#p›_x
 
p›x
.
a


	)

83 
	#mov_x
 
mov
.
w


	)

84 
	#cmp_x
 
cmp
.
w


	)

87 #ifde‡
__DATA_MODEL_LARGE__


88 
	#pushm_x
 
pushm
.
a


	)

89 
	#p›m_x
 
p›m
.
a


	)

90 
	#push_x
 
pushx
.
a


	)

91 
	#p›_x
 
p›x
.
a


	)

92 
	#mov_x
 
movx
.
a


	)

93 
	#cmp_x
 
cmpx
.
a


	)

96 #i‚de‡
pushm_x


97 #îr‹ 
The
 
as£mbÀr
 
›ti⁄s
 
mu°
 
deföe
 
⁄e
 
of
 
the
 
fﬁlowög
 
symbﬁs
: 
__DATA_MODEL_SMALL__
, 
__DATA_MODEL_MEDIUM__
, 
‹
 
__DATA_MODEL_LARGE__


	@portable/IAR/MSP430X/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

76 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
TickTy≥_t
 ) 32768 )

	)

77 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

78 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

101 
vP‹tSëupTimîI¡îru±
( );

110 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

112 
uöt16_t
 *
pusT›OfSèck
;

113 
uöt32_t
 *
pulT›OfSèck
;

130 if––
SèckTy≥_t
 ) =–
uöt16_t
 ) )

133 
pusT›OfSèck
 = ( 
uöt16_t
 * ) 
pxT›OfSèck
;

134 
pusT›OfSèck
--;

135 
pulT›OfSèck
 = ( 
uöt32_t
 * ) 
pusT›OfSèck
;

139 
pulT›OfSèck
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

141 *
pulT›OfSèck
 = ( 
uöt32_t
 ) 
pxCode
;

143 
pusT›OfSèck
 = ( 
uöt16_t
 * ) 
pulT›OfSèck
;

144 
pusT›OfSèck
--;

145 *
pusT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

146 
pusT›OfSèck
 -––
SèckTy≥_t
 ) / 2 );

149 
pxT›OfSèck
 = ( 
SèckTy≥_t
 * ) 
pusT›OfSèck
;

152 #ifde‡
PRELOAD_REGISTER_VALUES


153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xffff;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xeeee;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdddd;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbbbb;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaa;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

176 
pxT›OfSèck
--;

178 
pxT›OfSèck
 -= 3;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

180 
pxT›OfSèck
 -= 9;

187 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

191  
pxT›OfSèck
;

192 
	}
}

195 
	$vP‹tEndScheduÀr
( )

199 
	}
}

205 
	$vP‹tSëupTimîI¡îru±
( )

207 
	`vAµliˇti⁄SëupTimîI¡îru±
();

208 
	}
}

211 #¥agm®
ve˘‹
=
c⁄figTICK_VECTOR


212 
__öãºu±
 
__øw
 
	$vTickISRE¡ry
( )

214 
	`vP‹tTickISR
( );

216 
	`__bic_SR_ªgi°î_⁄_exô
–
SCG1
 + 
SCG0
 + 
OSCOFF
 + 
CPUOFF
 );

217 
	`vP‹tTickISR
();

218 
	}
}

	@portable/IAR/MSP430X/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	~"m•430.h
"

83 
	#p‹tCHAR
 

	)

84 
	#p‹tFLOAT
 

	)

85 
	#p‹tDOUBLE
 

	)

86 
	#p‹tLONG
 

	)

87 
	#p‹tSHORT
 

	)

88 
	#p‹tBASE_TYPE
 

	)

91 #if–
__DATA_MODEL__
 =
__DATA_MODEL_SMALL__
 )

92 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

94 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_DINT
();
	`_NOP
()

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_EINT
(); 
	`_NOP
()

	)

117 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

119 
	#p‹tENTER_CRITICAL
(Ë\

	)

121 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

123 
p‹tDISABLE_INTERRUPTS
(); \

128 
	gusCrôiˇlNe°ög
++; \

131 
	#p‹tEXIT_CRITICAL
(Ë\

	)

133 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

135 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

138 
	gusCrôiˇlNe°ög
--; \

142 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

144 
p‹tENABLE_INTERRUPTS
(); \

155 
vP‹tYõld
( );

156 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

160 
	#p‹tBYTE_ALIGNMENT
 2

	)

161 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

162 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

163 
	#p‹tNOP
(Ë
	`__no_›î©i⁄
()

	)

167 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

170 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vP‹tYõld
()

	)

172 
vAµliˇti⁄SëupTimîI¡îru±
( );

176 
	#p‹tLU_PRINTF_SPECIFIER_REQUIRED


	)

	@portable/IAR/RL78/ISR_Support.h

56 
	~"FªeRTOSC⁄fig.h
"

58 ; 
V¨übÀs
 
u£d
 
by
 
	gscheduÀr


60 
EXTERN
 
pxCuºítTCB


61 
EXTERN
 
	gusCrôiˇlNe°ög


64 ; 
p‹tSAVE_CONTEXT
 
	gMACRO


65 ; 
Saves
 
the
 
c⁄ãxt
 
of
Åhê
gíîÆ
 
puΩo£
 
	gªgi°îs
, 
CS
 
™d
 
ES
 (
⁄ly
 
ö
 
Ár


66 ; 
mem‹y
 
mode
Ë
ªgi°îs
 
the
 
usCrôiˇlNe°ög
 
VÆue
 
™d
Åhê
Sèck
 
	gPoöãr


67 ; 
of
 
the
 
a˘ive
 
Task
 
⁄to
Åhê
èsk
 
	g°ack


69 
p‹tSAVE_CONTEXT
 
MACRO


71 
PUSH
 
	gAX
 ; 
Save
 
AX
 
Regi°î
 
to
 
	g°ack
.

72 
PUSH
 
	gHL


73 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_FAR__


74 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

75 
XCH
 
	gA
, 
X


76 
MOV
 
	gA
, 
	gES
 ; 
Save
 
ES
 .

77 
PUSH
 
	gAX


79 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

80 
PUSH
 
	gAX


82 
PUSH
 
	gDE
 ; 
Save
 
the
 
ªmaöög
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

83 
PUSH
 
BC


84 
MOVW
 
	gAX
, 
	gusCrôiˇlNe°ög
 ; 
Save
 
the
 
usCrôiˇlNe°ög
 
	gvÆue
.

85 
PUSH
 
AX


86 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Save
 
the
 
Sèck
 
	gpoöãr
.

87 
MOVW
 
	gHL
, 
AX


88 
MOVW
 
	gAX
, 
SP


89 
	gMOVW
 [
HL
], 
AX


90 
	gENDM


94 ; 
p‹tRESTORE_CONTEXT
 
	gMACRO


95 ; 
Re°‹es
 
the
 
èsk
 
Sèck
 
Poöãr
 
thí
 
u£
 
this
 
to
 
ª°‹e
 
	gusCrôiˇlNe°ög
,

96 ; 
gíîÆ
 
puΩo£
 
ªgi°îs
 
™d
 
the
 
CS
ánd 
ES
 (
⁄ly
 
ö
 
Ár
 
mem‹y
 
mode
)

97 ; 
of
 
the
 
£À˘ed
 
èsk
 
‰om
Åhêèsk 
	g°ack


99 
p‹tRESTORE_CONTEXT
 
MACRO


100 
MOVW
 
	gAX
, 
	gpxCuºítTCB
 ; 
Re°‹e
 
the
 
Sèck
 
	gpoöãr
.

101 
MOVW
 
	gHL
, 
AX


102 
MOVW
 
	gAX
, [
HL
]

103 
MOVW
 
	gSP
, 
AX


104 
POP
 
	gAX
 ; 
Re°‹e
 
usCrôiˇlNe°ög
 
	gvÆue
.

105 
MOVW
 
	gusCrôiˇlNe°ög
, 
AX


106 
POP
 
	gBC
 ; 
Re°‹e
 
the
 
√˚sßry
 
gíîÆ
 
puΩo£
 
	gªgi°îs
.

107 
POP
 
	gDE


108 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_FAR__


109 
POP
 
	gAX
 ; 
Re°‹e
 
the
 
ES
 .

110 
MOV
 
	gES
, 
A


111 
XCH
 
	gA
, 
	gX
 ; 
Re°‹e
 
the
 
CS
 .

112 
MOV
 
	gCS
, 
	gA


114 
POP
 
AX


115 
MOV
 
	gCS
, 
	gA
 ; 
Re°‹e
 
CS
 .

117 
POP
 
	gHL
 ; 
Re°‹e
 
gíîÆ
 
puΩo£
 HL.

118 
POP
 
	gAX
 ; 
Re°‹e
 AX.

119 
	gENDM


	@portable/IAR/RL78/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

72 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

85 
	#p‹tPSW
 ( 0xc6UL )

	)

89 
	tTCB_t
;

90 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

100 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

110 
¥vSëupTimîI¡îru±
( );

111 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


114 
	#c⁄figSETUP_TICK_INTERRUPT
(Ë
	`¥vSëupTimîI¡îru±
()

	)

121 
vP‹tSèπFú°Task
( );

126 
¥vTaskExôEº‹
( );

136 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

138 
uöt32_t
 *
pulLoˇl
;

144 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_FAR__


148 
pxT›OfSèck
--;

151 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

152 *
pulLoˇl
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

153 
pxT›OfSèck
--;

158 
pxT›OfSèck
--;

159 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

160 *
pulLoˇl
 = ( 
uöt32_t
 ) 
¥vTaskExôEº‹
;

161 
pxT›OfSèck
--;

165 
pxT›OfSèck
--;

168 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

169 *
pulLoˇl
 = ( ( ( 
uöt32_t
 ) 
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

170 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1111;

174 
pxT›OfSèck
--;

181 
pxT›OfSèck
--;

182 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

183 *
pulLoˇl
 = ( 
uöt32_t
 ) 
¥vTaskExôEº‹
;

184 
pxT›OfSèck
--;

188 
pxT›OfSèck
--;

191 
pulLoˇl
 = ( 
uöt32_t
 * ) 
pxT›OfSèck
;

192 *
pulLoˇl
 = ( ( ( 
uöt32_t
 ) 
pxCode
 ) | ( 
p‹tPSW
 << 24UL ) );

193 
pxT›OfSèck
--;

196 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

197 
pxT›OfSèck
--;

202 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x2222;

203 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0F00;

207 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDEDE;

211 
pxT›OfSèck
--;

212 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBCBC;

213 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

221  
pxT›OfSèck
;

222 
	}
}

225 
	$¥vTaskExôEº‹
( )

233 
	`c⁄figASSERT
–
usCrôiˇlNe°ög
 == ~0U );

234 
	`p‹tDISABLE_INTERRUPTS
();

236 
	}
}

239 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

243 
	`c⁄figSETUP_TICK_INTERRUPT
();

246 
	`vP‹tSèπFú°Task
();

254 
	`¥vSëupTimîI¡îru±
();

255  
pdTRUE
;

256 
	}
}

259 
	$vP‹tEndScheduÀr
( )

262 
	}
}

265 
	$¥vSëupTimîI¡îru±
( )

267 c⁄° 
uöt16_t
 
usClockHz
 = 15000UL;

268 c⁄° 
uöt16_t
 
usCom∑ªM©ch
 = ( 
usClockHz
 / 
c⁄figTICK_RATE_HZ
 ) + 1UL;

271 
OSMC
 = ( 
uöt8_t
 ) 0x16;

273 #ifde‡
RTCEN


276 
RTCEN
 = ( 
uöt8_t
 ) 1U;

279 
ITMK
 = ( 
uöt8_t
 ) 1;

282 
ITMC
 = ( 
uöt8_t
 ) 0x0000;

285 
ITIF
 = ( 
uöt8_t
 ) 0;

288 
ITMC
 = 
usCom∑ªM©ch
 | 0x8000U;

291 
ITMK
 = ( 
uöt8_t
 ) 0;

295 #ifde‡
TMKAEN


298 
TMKAEN
 = ( 
uöt8_t
 ) 1U;

301 
TMKAMK
 = ( 
uöt8_t
 ) 1;

304 
ITMC
 = ( 
uöt8_t
 ) 0x0000;

307 
TMKAIF
 = ( 
uöt8_t
 ) 0;

310 
ITMC
 = 
usCom∑ªM©ch
 | 0x8000U;

313 
TMKAMK
 = ( 
uöt8_t
 ) 0;

316 
	}
}

	@portable/IAR/RL78/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


83 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_FAR__
 && 
__CODE_MODEL__
 =
__CODE_MODEL_NEAR__


84 #w¨nög 
This
 
p‹t
 
has
 
nŸ
 
bìn
 
ã°ed
 
wôh
 
your
 
£À˘ed
 
mem‹y
 
modñ
 
combö©i⁄
. 
If
 
a
 
Ár
 
d©a
 modñ 
is
 
ªquúed
 
ô
 i†
ªcommíded
 
to
 
Æso
 
u£
á f¨ 
code
 model.

87 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_NEAR__
 && 
__CODE_MODEL__
 =
__CODE_MODEL_FAR__


88 #w¨nög 
This
 
p‹t
 
has
 
nŸ
 
bìn
 
ã°ed
 
wôh
 
your
 
£À˘ed
 
mem‹y
 
modñ
 
combö©i⁄
. 
If
 
a
 
Ár
 
code
 modñ 
is
 
ªquúed
 
ô
 i†
ªcommíded
 
to
 
Æso
 
u£
á f¨ 
d©a
 model.

93 
	#p‹tCHAR
 

	)

94 
	#p‹tFLOAT
 

	)

95 
	#p‹tDOUBLE
 

	)

96 
	#p‹tLONG
 

	)

97 
	#p‹tSHORT
 

	)

98 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

99 
	#p‹tBASE_TYPE
 

	)

101 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

102 
	tBa£Ty≥_t
;

103 
	tUBa£Ty≥_t
;

106 #i‡
__DATA_MODEL__
 =
__DATA_MODEL_FAR__


107 
	#p‹tPOINTER_SIZE_TYPE
 
uöt32_t


	)

109 
	#p‹tPOINTER_SIZE_TYPE
 
uöt16_t


	)

113 #i‡–
c⁄figUSE_16_BIT_TICKS
 == 1 )

114 
	tTickTy≥_t
;

115 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

117 
uöt32_t
 
	tTickTy≥_t
;

118 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

123 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
 ( "DI" )

	)

124 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
 ( "EI" )

	)

128 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

130 
	#p‹tENTER_CRITICAL
(Ë\

	)

132 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

134 
p‹tDISABLE_INTERRUPTS
(); \

139 
	gusCrôiˇlNe°ög
++; \

142 
	#p‹tEXIT_CRITICAL
(Ë\

	)

144 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

146 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

149 
	gusCrôiˇlNe°ög
--; \

153 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

155 
p‹tENABLE_INTERRUPTS
(); \

162 
	#p‹tYIELD
(Ë
	`__asm
–"BRK" )

	)

163 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí ) 
	`vTaskSwôchC⁄ãxt
()

	)

164 
	#p‹tNOP
(Ë
	`__asm
–"NOP" )

	)

168 
	#p‹tBYTE_ALIGNMENT
 2

	)

169 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

170 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

174 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

175 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

177 #ifde‡
__˝lu•lus


	@portable/IAR/RX100/port.c

71 
	~"limôs.h
"

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	~"°rög.h
"

81 
	~"i‹x111.h
"

87 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

91 #i‡–
c⁄figUSE_TICKLESS_IDLE
 == 0 )

93 
	#p‹tCLOCK_DIVISOR
 8UL

	)

94 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#p‹tCLOCK_DIVISOR
 512UL

	)

96 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#p‹tCLOCK_DIVISOR
 128UL

	)

98 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#p‹tCLOCK_DIVISOR
 32UL

	)

101 
	#p‹tCLOCK_DIVISOR
 8UL

	)

107 
	#p‹tUNLOCK_KEY
 0xA50B

	)

108 
	#p‹tLOCK_KEY
 0xA500

	)

116 
¥vSèπFú°Task
( );

122 
__öãºu±
 
¥vTickISR
( );

130 
¥vSëupTimîI¡îru±
( );

131 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


134 
	#c⁄figSETUP_TICK_INTERRUPT
(Ë
	`¥vSëupTimîI¡îru±
()

	)

142 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

143 
¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

148 *
pxCuºítTCB
;

153 c⁄° 
uöt32_t
 
	gulM©chVÆueF‹O√Tick
 = ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

155 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

161 c⁄° 
TickTy≥_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 
USHRT_MAX
 / ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

166 vﬁ©ûê
uöt32_t
 
	gulTickFœg
 = 
pdFALSE
;

174 c⁄° 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 100UL / ( 
c⁄figCPU_CLOCK_HZ
 / ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) );

183 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

186 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = 0x00;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = 0x00;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

200 #ifde‡
USE_FULL_REGISTER_INITIALISATION


202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = 0x12345678;

204 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = 0xaaaabbbb;

206 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = 0xdddddddd;

208 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = 0xcccccccc;

210 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = 0xbbbbbbbb;

212 
pxT›OfSèck
--;

213 *
pxT›OfSèck
 = 0xaaaaaaaa;

214 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = 0x99999999;

216 
pxT›OfSèck
--;

217 *
pxT›OfSèck
 = 0x88888888;

218 
pxT›OfSèck
--;

219 *
pxT›OfSèck
 = 0x77777777;

220 
pxT›OfSèck
--;

221 *
pxT›OfSèck
 = 0x66666666;

222 
pxT›OfSèck
--;

223 *
pxT›OfSèck
 = 0x55555555;

224 
pxT›OfSèck
--;

225 *
pxT›OfSèck
 = 0x44444444;

226 
pxT›OfSèck
--;

227 *
pxT›OfSèck
 = 0x33333333;

228 
pxT›OfSèck
--;

229 *
pxT›OfSèck
 = 0x22222222;

230 
pxT›OfSèck
--;

236 
pxT›OfSèck
 -= 15;

240 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

241 
pxT›OfSèck
--;

242 *
pxT›OfSèck
 = 0x12345678;

243 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = 0x87654321;

246  
pxT›OfSèck
;

247 
	}
}

250 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

253 if–
pxCuºítTCB
 !
NULL
 )

260 
	`c⁄figSETUP_TICK_INTERRUPT
();

263 
	`_IEN
–
_ICU_SWINT
 ) = 1;

266 
	`_IR
–
_ICU_SWINT
 ) = 0;

269 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

272 
	`¥vSèπFú°Task
();

281 
	`¥vSëupTimîI¡îru±
();

284  
pdFAIL
;

285 
	}
}

288 #¥agm®
ve˘‹
 = 
c⁄figTICK_VECTOR


289 
__öãºu±
 
	$¥vTickISR
( )

292 
	`__íabÀ_öãºu±
();

296 
	`__£t_öãºu±_Àvñ
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

298 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

300 
	`èskYIELD
();

303 
	`__£t_öãºu±_Àvñ
–
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

305 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

308 
ulTickFœg
 = 
pdTRUE
;

312 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

315 
	}
}

318 
	$vP‹tEndScheduÀr
( )

322 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

323 
	}
}

326 
	$¥vSëupTimîI¡îru±
( )

329 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

332 
	`MSTP
–
CMT0
 ) = 0;

335 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

338 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

341 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

344 #i‡
p‹tCLOCK_DIVISOR
 == 512

346 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

348 #ñi‡
p‹tCLOCK_DIVISOR
 == 128

350 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

352 #ñi‡
p‹tCLOCK_DIVISOR
 == 32

354 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

356 #ñi‡
p‹tCLOCK_DIVISOR
 == 8

358 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

362 #îr‹ 
InvÆid
 
p‹tCLOCK_DIVISOR
 
£âög


368 
	`_IEN
–
_CMT0_CMI0
 ) = 1;

371 
	`_IPR
–
_CMT0_CMI0
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

374 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

375 
	}
}

378 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

380 
	$¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

383 
	`c⁄figPRE_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

388 if–
xEx≥˘edIdÀTime
 > 0 )

390 
	`__waô_f‹_öãºu±
();

394 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

395 
	}
}

400 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

402 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

404 
uöt32_t
 
ulM©chVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCuºítCou¡
;

405 
eSÀïModeSètus
 
eSÀïA˘i⁄
;

410 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

412 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

417 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 * 
xEx≥˘edIdÀTime
;

418 if–
ulM©chVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

422 
ulM©chVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

429 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

430  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

437 
	`__dißbÀ_öãºu±
();

442 
ulTickFœg
 = 
pdFALSE
;

447 
eSÀïA˘i⁄
 = 
	`eTaskC⁄fúmSÀïModeSètus
();

448 if–
eSÀïA˘i⁄
 =
eAb‹tSÀï
 )

451 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

452 
	`__íabÀ_öãºu±
();

454 if–
eSÀïA˘i⁄
 =
eNoTasksWaôögTimeout
 )

457 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

460 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

463 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

467 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

470 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

475 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

478 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

479 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

480 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

483 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

487 
ulM©chVÆue
 -–
uöt32_t
 ) 
CMT0
.
CMCNT
;

488 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

491 
CMT0
.
CMCNT
 = 0;

492 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

496 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

502 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

503  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

508 
ulCuºítCou¡
 = ( 
uöt32_t
 ) 
CMT0
.
CMCNT
;

510 if–
ulTickFœg
 !
pdFALSE
 )

517 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 - 
ulCuºítCou¡
;

518 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

526 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

533 
ulCom∂ëeTickPîiods
 = 
ulCuºítCou¡
 / 
ulM©chVÆueF‹O√Tick
;

537 
ulM©chVÆue
 = 
ulCuºítCou¡
 - ( 
ulCom∂ëeTickPîiods
 * 
ulM©chVÆueF‹O√Tick
 );

538 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

544 
CMT0
.
CMCNT
 = 0;

545 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

549 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

551 
	}
}

	@portable/IAR/RX100/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<öåösics.h
>

72 #ifde‡
__˝lu•lus


77 
	~"machöe.h
"

91 
	#p‹tCHAR
 

	)

92 
	#p‹tFLOAT
 

	)

93 
	#p‹tDOUBLE
 

	)

94 
	#p‹tLONG
 

	)

95 
	#p‹tSHORT
 

	)

96 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

97 
	#p‹tBASE_TYPE
 

	)

99 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

100 
	tBa£Ty≥_t
;

101 
	tUBa£Ty≥_t
;

104 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

105 
uöt16_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

108 
uöt32_t
 
	tTickTy≥_t
;

109 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

114 
	#p‹tBYTE_ALIGNMENT
 8

	)

115 
	#p‹tSTACK_GROWTH
 -1

	)

116 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

117 
	#p‹tNOP
(Ë
	`__no_›î©i⁄
()

	)

119 
	#p‹tYIELD
(Ë\

	)

120 
__asm
 volatile \

128 
	#p‹tYIELD_FROM_ISR
–
x
 ) if––x ) !
pdFALSE
 ) { 
	`p‹tYIELD
(); }

	)

139 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) 0 )

	)

140 #ifde‡
c⁄figASSERT


141 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`__gë_öãºu±_Àvñ
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

142 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`__gë_öãºu±_Àvñ
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

144 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

148 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

151 
vTaskE¡îCrôiˇl
( );

152 
vTaskExôCrôiˇl
( );

153 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

154 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

157 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`__gë_öãºu±_Àvñ
(); 
	`p‹tDISABLE_INTERRUPTS
()

	)

158 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) ( uxSavedI¡îru±Sètu†Ë)

	)

161 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

162 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


163 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

164 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

171 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

172 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

174 #ifde‡
__˝lu•lus


	@portable/IAR/RX600/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"°rög.h
"

78 
	~<i‹x62n.h
>

84 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

85 
	#p‹tINITIAL_FPSW
 ( ( 
SèckTy≥_t
 ) 0x00000100 )

	)

93 
¥vSèπFú°Task
( );

99 
__öãºu±
 
vTickISR
( );

103 *
pxCuºítTCB
;

110 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

114 *
pxT›OfSèck
 = 0x00;

115 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

123 #ifde‡
USE_FULL_REGISTER_INITIALISATION


125 
pxT›OfSèck
--;

126 *
pxT›OfSèck
 = 0xffffffff;

127 
pxT›OfSèck
--;

128 *
pxT›OfSèck
 = 0xeeeeeeee;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 0xdddddddd;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = 0xcccccccc;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = 0xbbbbbbbb;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = 0xaaaaaaaa;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = 0x99999999;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = 0x88888888;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = 0x77777777;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = 0x66666666;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = 0x55555555;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 0x44444444;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = 0x33333333;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = 0x22222222;

153 
pxT›OfSèck
--;

157 
pxT›OfSèck
 -= 15;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = 
p‹tINITIAL_FPSW
;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = 0x12345678;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = 0x87654321;

169  
pxT›OfSèck
;

170 
	}
}

173 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

175 
	`vAµliˇti⁄SëupTimîI¡îru±
( );

178 if–
pxCuºítTCB
 !
NULL
 )

183 
	`vAµliˇti⁄SëupTimîI¡îru±
();

186 
	`_IEN
–
_ICU_SWINT
 ) = 1;

189 
	`_IR
–
_ICU_SWINT
 ) = 0;

192 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

195 
	`¥vSèπFú°Task
();

199  
pdFAIL
;

200 
	}
}

203 #¥agm®
ve˘‹
 = 
c⁄figTICK_VECTOR


204 
__öãºu±
 
	$vTickISR
( )

207 
	`__íabÀ_öãºu±
();

211 
	`__£t_öãºu±_Àvñ
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

213 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

215 
	`èskYIELD
();

218 
	`__£t_öãºu±_Àvñ
–
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

219 
	}
}

222 
	$vP‹tEndScheduÀr
( )

226 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

227 
	}
}

	@portable/IAR/RX600/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<öåösics.h
>

72 #ifde‡
__˝lu•lus


88 
	#p‹tCHAR
 

	)

89 
	#p‹tFLOAT
 

	)

90 
	#p‹tDOUBLE
 

	)

91 
	#p‹tLONG
 

	)

92 
	#p‹tSHORT
 

	)

93 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tBASE_TYPE
 

	)

96 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

97 
	tBa£Ty≥_t
;

98 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tBYTE_ALIGNMENT
 8

	)

112 
	#p‹tSTACK_GROWTH
 -1

	)

113 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

114 
	#p‹tNOP
(Ë
	`__no_›î©i⁄
()

	)

120 
	#p‹tYIELD
(Ë\

	)

121 
__asm
 volatile \

130 
	#p‹tYIELD_FROM_ISR
–
x
 ) if––x ) !
pdFALSE
 ) 
	`p‹tYIELD
()

	)

141 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) 0 )

	)

142 #ifde‡
c⁄figASSERT


143 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`__gë_öãºu±_Àvñ
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

144 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`__gë_öãºu±_Àvñ
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

146 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

150 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

153 
vTaskE¡îCrôiˇl
( );

154 
vTaskExôCrôiˇl
( );

155 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

156 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

159 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`__gë_öãºu±_Àvñ
(); 
	`p‹tDISABLE_INTERRUPTS
()

	)

160 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`__£t_öãºu±_Àvñ
––
uöt8_t
 ) ( uxSavedI¡îru±Sètu†Ë)

	)

165 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

166 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 #ifde‡
__˝lu•lus


	@portable/IAR/STR71x/ISR_Support.h

54 
EXTERN
 
pxCuºítTCB


55 
EXTERN
 
	gulCrôiˇlNe°ög


58 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


61 
p‹tSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

95 
LDR
 
	gR1
, =
pxCuºítTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
p‹tRESTORE_CONTEXT
 
	gMACRO


104 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

105 
LDR
 
	gR1
, =
pxCuºítTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

110 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

111 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re°‹e
 
the
  
	gaddªss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


127 ; 
c‹ª˘
 
	gaddªss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/STR71x/port.c

72 
	~"wdg.h
"

73 
	~"eic.h
"

76 
	~<°dlib.h
>

79 
	~"FªeRTOS.h
"

80 
	~"èsk.h
"

83 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

84 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

85 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

88 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

90 
	#p‹tMICROS_PER_SECOND
 1000000

	)

95 
¥vSëupTimîI¡îru±
( );

100 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

105 
__¨m
 
__úq
 
vP‹tN⁄Pªem±iveTick
( );

106 
vP‹tPªem±iveTick
( );

116 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

118 
SèckTy≥_t
 *
pxOrigöÆTOS
;

120 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

124 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

133 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

162 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

167 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

172 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

175 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

178 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

185  
pxT›OfSèck
;

186 
	}
}

189 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

191 
	`vP‹tSèπFú°Task
( );

195 
	`¥vSëupTimîI¡îru±
();

198 
	`vP‹tSèπFú°Task
();

202 
	}
}

205 
	$vP‹tEndScheduÀr
( )

209 
	}
}

214 
__¨m
 
__úq
 
	$vP‹tN⁄Pªem±iveTick
( )

219 
	`xTaskIn¸emítTick
();

222 
WDG
->
SR
 = 0x0000;

223 
	`p‹tCLEAR_EIC
();

224 
	}
}

229 
	$vP‹tPªem±iveTick
( )

232 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

235 
	`vTaskSwôchC⁄ãxt
();

239 
WDG
->
SR
 = 0x0000;

240 
	`p‹tCLEAR_EIC
();

241 
	}
}

244 
	$¥vSëupTimîI¡îru±
( )

247 
	`WDG_ECITC⁄fig
–
DISABLE
 );

248 
	`WDG_C¡OnOffC⁄fig
–
DISABLE
 );

249 
	`WDG_PîiodVÆueC⁄fig
–
p‹tMICROS_PER_SECOND
 / 
c⁄figTICK_RATE_HZ
 );

252 
	`EIC_IRQCh™√lPri‹ôyC⁄fig
–
WDG_IRQCh™√l
, 1 );

253 
	`EIC_IRQCh™√lC⁄fig
–
WDG_IRQCh™√l
, 
ENABLE
 );

254 
	`EIC_IRQC⁄fig
–
ENABLE
 );

255 
	`WDG_ECITC⁄fig
–
ENABLE
 );

259 
	`WDG_C¡OnOffC⁄fig
–
ENABLE
 );

260 
	}
}

263 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

266 
	`__dißbÀ_öãºu±
();

271 
ulCrôiˇlNe°ög
++;

272 
	}
}

275 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

277 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

280 
ulCrôiˇlNe°ög
--;

284 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

286 
	`__íabÀ_öãºu±
();

289 
	}
}

	@portable/IAR/STR71x/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<öåösics.h
>

82 #ifde‡
__˝lu•lus


88 
	#p‹tCHAR
 

	)

89 
	#p‹tFLOAT
 

	)

90 
	#p‹tDOUBLE
 

	)

91 
	#p‹tLONG
 

	)

92 
	#p‹tSHORT
 

	)

93 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tBASE_TYPE
 

	)

96 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

97 
	tBa£Ty≥_t
;

98 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

112 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tBYTE_ALIGNMENT
 8

	)

114 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

115 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

119 
__¨m
 
__öãrw‹k
 
vP‹tDißbÀI¡îru±sFromThumb
( );

120 
__¨m
 
__öãrw‹k
 
vP‹tE«bÀI¡îru±sFromThumb
( );

121 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

122 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

124 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

125 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

126 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

127 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

131 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

133 
vTaskSwôchC⁄ãxt
( ); \

135 if–
	gxSwôchRequúed
 ) \

137 
vTaskSwôchC⁄ãxt
(); \

143 
	#p‹tEIC_CICR_ADDR
 *––
uöt32_t
 * ) 0xFFFFF804 )

	)

144 
	#p‹tEIC_IPR_ADDR
 *––
uöt32_t
 * ) 0xFFFFF840 )

	)

145 
	#p‹tCLEAR_EIC
(Ë
p‹tEIC_IPR_ADDR
 = 0x01 << 
p‹tEIC_CICR_ADDR


	)

150 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

151 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

153 #ifde‡
__˝lu•lus


	@portable/IAR/STR75x/ISR_Support.h

55 
EXTERN
 
pxCuºítTCB


56 
EXTERN
 
	gulCrôiˇlNe°ög


59 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


62 
p‹tSAVE_CONTEXT
 
	gMACRO


64 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

65 
STMDB
 
	gSP
!, {
	gR0
}

67 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

68 
STMDB
 
	gSP
, {SP}^

69 
NOP


70 
SUB
 
	gSP
, SP, #4

71 
LDMIA
 
	gSP
!, {
	gR0
}

73 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

74 
STMDB
 
	gR0
!, {
	gLR
}

76 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

77 
MOV
 
	gLR
, 
	gR0


79 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

80 
LDMIA
 
	gSP
!, {
	gR0
}

82 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

83 
STMDB
 
	gLR
, {
	gR0
-LR}^

84 
NOP


85 
SUB
 
	gLR
, LR, #60

87 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

88 
MRS
 
	gR0
, 
SPSR


89 
STMDB
 
	gLR
!, {
	gR0
}

91 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


92 
LDR
 
R0
, [R0]

93 
STMDB
 
	gLR
!, {
	gR0
}

95 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

96 
LDR
 
	gR1
, =
pxCuºítTCB


97 
LDR
 
R0
, [
R1
]

98 
STR
 
	gLR
, [
R0
]

100 
ENDM


103 
p‹tRESTORE_CONTEXT
 
	gMACRO


105 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

106 
LDR
 
	gR1
, =
pxCuºítTCB


107 
LDR
 
R0
, [
R1
]

108 
LDR
 
	gLR
, [
R0
]

110 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

111 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

112 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


113 
LDMFD
 
LR
!, {
	gR1
}

114 
STR
 
	gR1
, [
R0
]

116 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

117 
LDMFD
 
	gLR
!, {
	gR0
}

118 
MSR
 
	gSPSR_cxsf
, 
	gR0


120 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

121 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

122 
	gNOP


124 ; 
Re°‹e
 
the
  
	gaddªss
.

125 
LDR
 
	gLR
, [
LR
, #+60]

127 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


128 ; 
c‹ª˘
 
	gaddªss
.

129 
SUBS
 
	gPC
, 
	gLR
, #4

131 
	gENDM


	@portable/IAR/STR75x/port.c

72 
	~"75x_tb.h
"

73 
	~"75x_eic.h
"

76 
	~"FªeRTOS.h
"

77 
	~"èsk.h
"

80 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x3‡Ë

	)

81 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

84 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

87 
	#p‹tPRESCALE
 20

	)

93 
¥vSëupTimîI¡îru±
( );

98 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

101 
__¨m
 
vP‹tPªem±iveTick
( );

111 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

113 
SèckTy≥_t
 *
pxOrigöÆTOS
;

115 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

119 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

128 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

131 
pxT›OfSèck
--;

132 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

133 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

157 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

162 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

166 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

173  
pxT›OfSèck
;

174 
	}
}

177 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

179 
	`vP‹tSèπFú°Task
( );

183 
	`¥vSëupTimîI¡îru±
();

186 
	`vP‹tSèπFú°Task
();

190 
	}
}

193 
	$vP‹tEndScheduÀr
( )

197 
	}
}

200 
__¨m
 
	$vP‹tPªem±iveTick
( )

203 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

206 
	`vTaskSwôchC⁄ãxt
();

209 
	`TB_CÀ¨ITPídögBô
–
TB_IT_Upd©e
 );

210 
	}
}

213 
	$¥vSëupTimîI¡îru±
( )

215 
EIC_IRQInôTy≥Def
 
EIC_IRQInôSåu˘uª
;

216 
TB_InôTy≥Def
 
TB_InôSåu˘uª
;

219 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lCmd
 = 
ENABLE
;

220 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√l
 = 
TB_IRQCh™√l
;

221 
EIC_IRQInôSåu˘uª
.
EIC_IRQCh™√lPri‹ôy
 = 1;

222 
	`EIC_IRQInô
(&
EIC_IRQInôSåu˘uª
);

225 
TB_InôSåu˘uª
.
TB_Mode
 = 
TB_Mode_Timög
;

226 
TB_InôSåu˘uª
.
TB_Cou¡îMode
 = 
TB_Cou¡îMode_Down
;

227 
TB_InôSåu˘uª
.
TB_PªsˇÀr
 = 
p‹tPRESCALE
 - 1;

228 
TB_InôSåu˘uª
.
TB_AutoRñﬂd
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tPRESCALE
 ) / 
c⁄figTICK_RATE_HZ
 );

229 
	`TB_Inô
(&
TB_InôSåu˘uª
);

232 
	`TB_ITC⁄fig
(
TB_IT_Upd©e
, 
ENABLE
);

235 
	`TB_CÀ¨ITPídögBô
(
TB_IT_Upd©e
);

238 
	`TB_Cmd
(
ENABLE
);

239 
	}
}

242 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

245 
	`__dißbÀ_öãºu±
();

250 
ulCrôiˇlNe°ög
++;

251 
	}
}

254 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

256 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

259 
ulCrôiˇlNe°ög
--;

263 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

265 
	`__íabÀ_öãºu±
();

268 
	}
}

	@portable/IAR/STR75x/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<öåösics.h
>

82 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

114 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

118 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

119 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

121 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

122 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

123 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

124 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

128 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

130 
vTaskSwôchC⁄ãxt
( ); \

132 if–
	gxSwôchRequúed
 ) \

134 
vTaskSwôchC⁄ãxt
(); \

141 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

142 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

144 #ifde‡
__˝lu•lus


	@portable/IAR/STR91x/ISR_Support.h

66 
EXTERN
 
pxCuºítTCB


67 
EXTERN
 
	gulCrôiˇlNe°ög


70 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


73 
p‹tSAVE_CONTEXT
 
	gMACRO


75 ; 
Push
 
R0
 
as
 
we
 
¨e
 
goög
 
to
 
u£
 
the
 .

76 
STMDB
 
	gSP
!, {
	gR0
}

78 ; 
Së
 
R0
 
to
 
poöt
Åÿ
the
 
èsk
 
°ack
 
	gpoöãr
.

79 
STMDB
 
	gSP
, {SP}^

80 
NOP


81 
SUB
 
	gSP
, SP, #4

82 
LDMIA
 
	gSP
!, {
	gR0
}

84 ; 
Push
 
the
  
addªss
 
⁄to
Åhê
	g°ack
.

85 
STMDB
 
	gR0
!, {
	gLR
}

87 ; 
Now
 
we
 
have
 
ßved
 
LR
 wê
ˇn
 
u£
 
ô
 
ö°ód
 
of
 
	gR0
.

88 
MOV
 
	gLR
, 
	gR0


90 ; 
P›
 
R0
 
so
 
we
 
ˇn
 
ßve
 
ô
 
⁄to
 
the
 
sy°em
 
mode
 
	g°ack
.

91 
LDMIA
 
	gSP
!, {
	gR0
}

93 ; 
Push
 
Æl
 
the
 
sy°em
 
mode
 
ªgi°îs
 
⁄to
Åhê
èsk
 
	g°ack
.

94 
STMDB
 
	gLR
, {
	gR0
-LR}^

95 
NOP


96 
SUB
 
	gLR
, LR, #60

98 ; 
Push
 
the
 
SPSR
 
⁄to
Åhê
èsk
 
	g°ack
.

99 
MRS
 
	gR0
, 
SPSR


100 
STMDB
 
	gLR
!, {
	gR0
}

102 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


103 
LDR
 
R0
, [R0]

104 
STMDB
 
	gLR
!, {
	gR0
}

106 ; 
St‹e
 
the
 
√w
 
t›
 
of
 
°ack
 thê
	gèsk
.

107 
LDR
 
	gR1
, =
pxCuºítTCB


108 
LDR
 
R0
, [
R1
]

109 
STR
 
	gLR
, [
R0
]

111 
ENDM


114 
p‹tRESTORE_CONTEXT
 
	gMACRO


116 ; 
Së
 
the
 
LR
 
to
Åhê
èsk
 
	g°ack
.

117 
LDR
 
	gR1
, =
pxCuºítTCB


118 
LDR
 
R0
, [
R1
]

119 
LDR
 
	gLR
, [
R0
]

121 ; 
The
 
¸ôiˇl
 
√°ög
 
dïth
 
is
 
the
 
fú°
 
ôem
 
⁄
Åhê
	g°ack
.

122 ; 
Lﬂd
 
ô
 
öto
 
the
 
ulCrôiˇlNe°ög
 
	gv¨übÀ
.

123 
LDR
 
	gR0
, =
ulCrôiˇlNe°ög


124 
LDMFD
 
LR
!, {
	gR1
}

125 
STR
 
	gR1
, [
R0
]

127 ; 
Gë
 
the
 
SPSR
 
‰om
Åhê
	g°ack
.

128 
LDMFD
 
	gLR
!, {
	gR0
}

129 
MSR
 
	gSPSR_cxsf
, 
	gR0


131 ; 
Re°‹e
 
Æl
 
sy°em
 
mode
 
ªgi°îs
 
the
 
	gèsk
.

132 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

133 
	gNOP


135 ; 
Re°‹e
 
the
  
	gaddªss
.

136 
LDR
 
	gLR
, [
LR
, #+60]

138 ; 
And
  - 
c‹ª˘ög
 
the
 
off£t
 
ö
Åhê
LR
 
to
 
obèö
 
	gthe


139 ; 
c‹ª˘
 
	gaddªss
.

140 
SUBS
 
	gPC
, 
	gLR
, #4

142 
	gENDM


	@portable/IAR/STR91x/port.c

72 
	~"91x_lib.h
"

75 
	~<°dlib.h
>

76 
	~<as£π.h
>

79 
	~"FªeRTOS.h
"

80 
	~"èsk.h
"

82 #i‚de‡
c⁄figUSE_WATCHDOG_TICK


83 #îr‹ 
c⁄figUSE_WATCHDOG_TICK
 
mu°
 
be
 
£t
 
to
 
eôhî
 1 
‹
 0 
ö
 
FªeRTOSC⁄fig
.
h
Åÿ
u£
Éôhî 
the
 
W©chdog
 o∏
timî
 2Åÿ
gíî©e
Åhê
tick
 
öãºu±
 
ª•e˘ivñy
.

87 #i‚de‡
_RUN_TASK_IN_ARM_MODE_


88 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x3‡Ë

	)

90 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

93 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

96 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

98 #i‚de‡
abs


99 
	#abs
(
x
Ë((x)>0 ? (xË: -(x))

	)

114 
	#TOGGLE_LED
(
p‹t
,
pö
Ë\

	)

115 i‡–((((
	gp‹t
)->
	gDR
[(
pö
)<<2])Ë& (
	gpö
)Ë!
Bô_RESET
 ) \

117 (
p‹t
)->
DR
[(
pö
) <<2] = 0x00; \

121 (
	gp‹t
)->
	gDR
[(
pö
) <<2] = (pin); \

128 
¥vSëupTimîI¡îru±
( );

133 
uöt32_t
 
	gulCrôiˇlNe°ög
 = ( uint32_t ) 9999;

138 
WDG_IRQH™dÀr
( );

141 
¥vDeÁu…H™dÀr
( );

143 #i‡
c⁄figUSE_WATCHDOG_TICK
 == 0

145 
u16
 
	gs_nPul£Lígth
;

156 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

158 
SèckTy≥_t
 *
pxOrigöÆTOS
;

160 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

164 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

173 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

176 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

202 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

207 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

211 
pxT›OfSèck
--;

216 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

218  
pxT›OfSèck
;

219 
	}
}

222 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

224 
	`vP‹tSèπFú°Task
( );

228 
	`¥vSëupTimîI¡îru±
();

231 
	`vP‹tSèπFú°Task
();

235 
	}
}

238 
	$vP‹tEndScheduÀr
( )

242 
	}
}

247 #i‡
c⁄figUSE_WATCHDOG_TICK
 == 1

249 
	$¥vFödFa˘‹s
(
u32
 
n
, 
u16
 *
a
, u32 *
b
)

254 
u32
 
b0
;

255 
u16
 
a0
;

256 
öt32_t
 
îr
, 
îr_mö
=
n
;

258 *
a
 = 
a0
 = ((
n
-1)/65536ul) + 1;

259 *
b
 = 
b0
 = 
n
 / *
a
;

261 ; *
a
 <= 256; (*a)++)

263 *
b
 = 
n
 / *
a
;

264 
îr
 = (
öt32_t
)*
a
 * (öt32_t)*
b
 - (öt32_t)
n
;

265 i‡(
	`abs
(
îr
Ë> (*
a
 / 2))

267 (*
b
)++;

268 
îr
 = (
öt32_t
)*
a
 * (öt32_t)*
b
 - (öt32_t)
n
;

270 i‡(
	`abs
(
îr
Ë<ábs(
îr_mö
))

272 
îr_mö
 = 
îr
;

273 
a0
 = *
a
;

274 
b0
 = *
b
;

275 i‡(
îr
 == 0) ;

279 *
a
 = 
a0
;

280 *
b
 = 
b0
;

281 
	}
}

284 
	$¥vSëupTimîI¡îru±
( )

286 
WDG_InôTy≥Def
 
xWdg
;

287 
uöt16_t
 
a
;

288 
uöt32_t
 
n
 = 
c⁄figCPU_PERIPH_HZ
 / 
c⁄figTICK_RATE_HZ
, 
b
;

293 
	`SCU_APBPîùhClockC⁄fig
–
__WDG
, 
ENABLE
 );

294 
	`WDG_DeInô
();

295 
	`WDG_Såu˘Inô
(&
xWdg
);

296 
	`¥vFödFa˘‹s
–
n
, &
a
, &
b
 );

297 
xWdg
.
WDG_PªsˇÀr
 = 
a
 - 1;

298 
xWdg
.
WDG_Pªlﬂd
 = 
b
 - 1;

299 
	`WDG_Inô
–&
xWdg
 );

300 
	`WDG_ITC⁄fig
(
ENABLE
);

303 
	`VIC_C⁄fig
–
WDG_ITLöe
, 
VIC_IRQ
, 10 );

304 
	`VIC_ITCmd
–
WDG_ITLöe
, 
ENABLE
 );

307 
VIC0
->
DVAR
 = ( 
uöt32_t
 ) 
¥vDeÁu…H™dÀr
;

308 
VIC1
->
DVAR
 = ( 
uöt32_t
 ) 
¥vDeÁu…H™dÀr
;

310 
	`WDG_Cmd
(
ENABLE
);

311 
	}
}

314 
	$WDG_IRQH™dÀr
( )

318 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

321 
	`vTaskSwôchC⁄ãxt
();

325 
WDG
->
SR
 &= ~0x0001;

327 
	}
}

331 
	$¥vFödFa˘‹s
(
u32
 
n
, 
u8
 *
a
, 
u16
 *
b
)

336 
u16
 
b0
;

337 
u8
 
a0
;

338 
öt32_t
 
îr
, 
îr_mö
=
n
;

341 *
a
 = 
a0
 = ((
n
-1)/256) + 1;

342 *
b
 = 
b0
 = 
n
 / *
a
;

344 ; *
a
 <= 256; (*a)++)

346 *
b
 = 
n
 / *
a
;

347 
îr
 = (
öt32_t
)*
a
 * (öt32_t)*
b
 - (öt32_t)
n
;

348 i‡(
	`abs
(
îr
Ë> (*
a
 / 2))

350 (*
b
)++;

351 
îr
 = (
öt32_t
)*
a
 * (öt32_t)*
b
 - (öt32_t)
n
;

353 i‡(
	`abs
(
îr
Ë<ábs(
îr_mö
))

355 
îr_mö
 = 
îr
;

356 
a0
 = *
a
;

357 
b0
 = *
b
;

358 i‡(
îr
 == 0) ;

362 *
a
 = 
a0
;

363 *
b
 = 
b0
;

364 
	}
}

367 
	$¥vSëupTimîI¡îru±
( )

369 
uöt8_t
 
a
;

370 
uöt16_t
 
b
;

371 
uöt32_t
 
n
 = 
c⁄figCPU_PERIPH_HZ
 / 
c⁄figTICK_RATE_HZ
;

373 
TIM_InôTy≥Def
 
timî
;

375 
	`SCU_APBPîùhClockC⁄fig
–
__TIM23
, 
ENABLE
 );

376 
	`TIM_DeInô
(
TIM2
);

377 
	`TIM_Såu˘Inô
(&
timî
);

378 
	`¥vFödFa˘‹s
–
n
, &
a
, &
b
 );

380 
timî
.
TIM_Mode
 = 
TIM_OCM_CHANNEL_1
;

381 
timî
.
TIM_OC1_Modes
 = 
TIM_TIMING
;

382 
timî
.
TIM_Clock_Sour˚
 = 
TIM_CLK_APB
;

383 
timî
.
TIM_Clock_Edge
 = 
TIM_CLK_EDGE_RISING
;

384 
timî
.
TIM_PªsˇÀr
 = 
a
-1;

385 
timî
.
TIM_Pul£_Levñ_1
 = 
TIM_HIGH
;

386 
timî
.
TIM_Pul£_Lígth_1
 = 
s_nPul£Lígth
 = 
b
-1;

388 
	`TIM_Inô
 (
TIM2
, &
timî
);

389 
	`TIM_ITC⁄fig
(
TIM2
, 
TIM_IT_OC1
, 
ENABLE
);

391 
	`VIC_C⁄fig
–
TIM2_ITLöe
, 
VIC_IRQ
, 10 );

392 
	`VIC_ITCmd
–
TIM2_ITLöe
, 
ENABLE
 );

395 
VIC0
->
DVAR
 = ( 
uöt32_t
 ) 
¥vDeÁu…H™dÀr
;

396 
VIC1
->
DVAR
 = ( 
uöt32_t
 ) 
¥vDeÁu…H™dÀr
;

398 
	`TIM_Cou¡îCmd
(
TIM2
, 
TIM_CLEAR
);

399 
	`TIM_Cou¡îCmd
(
TIM2
, 
TIM_START
);

400 
	}
}

403 
	$TIM2_IRQH™dÀr
( )

406 
TIM2
->
OC1R
 +
s_nPul£Lígth
;

409 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

412 
	`vTaskSwôchC⁄ãxt
();

416 
TIM2
->
SR
 &~
TIM_FLAG_OC1
;

417 
	}
}

423 
__¨m
 
__öãrw‹k
 
	$vP‹tE¡îCrôiˇl
( )

426 
	`p‹tDISABLE_INTERRUPTS
();

431 
ulCrôiˇlNe°ög
++;

432 
	}
}

435 
__¨m
 
__öãrw‹k
 
	$vP‹tExôCrôiˇl
( )

437 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

440 
ulCrôiˇlNe°ög
--;

444 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

446 
	`p‹tENABLE_INTERRUPTS
();

449 
	}
}

452 
	$¥vDeÁu…H™dÀr
( )

454 
	}
}

	@portable/IAR/STR91x/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<öåösics.h
>

82 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
	#p‹tYIELD
(Ë
	`asm
 ( "SWI 0" )

	)

114 
	#p‹tNOP
(Ë
	`asm
 ( "NOP" )

	)

118 
__¨m
 
__öãrw‹k
 
vP‹tE¡îCrôiˇl
( );

119 
__¨m
 
__öãrw‹k
 
vP‹tExôCrôiˇl
( );

120 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

121 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

123 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_öãºu±
()

	)

124 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_öãºu±
()

	)

130 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) \

	)

132 
vTaskSwôchC⁄ãxt
( ); \

134 if–
	gxSwôchRequúed
 ) \

136 
vTaskSwôchC⁄ãxt
(); \

143 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

144 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

146 #ifde‡
__˝lu•lus


	@portable/IAR/V850ES/ISR_Support.h

66 
EXTERN
 
pxCuºítTCB


67 
EXTERN
 
	gusCrôiˇlNe°ög


69 
	~"FªeRTOSC⁄fig.h
"

72 ; 
C⁄ãxt
 
ßve
 
™d
 
ª°‹e
 
ma¸o
 
	gdeföôi⁄s


75 
p‹tSAVE_CONTEXT
 
MACRO


77 
	gadd
 -0x0C,
	g•
 ; 
¥ï¨e
 
°ack
 
to
 
ßve
 
√˚sßry
 
vÆues


78 
	g°
.
w
 
	gÕ
,8[
•
] ; 
°‹e
 
LP
 
to
 
°ack


79 
	g°§
 0,
r31


80 
	g°
.
w
 
	gÕ
,4[
•
] ; 
°‹e
 
EIPC
 
to
 
°ack


81 
	g°§
 1,
Õ


82 
	g°
.
w
 
	gÕ
,0[
•
] ; 
°‹e
 
EIPSW
 
to
 
	g°ack


83 #i‡
c⁄figDATA_MODE
 =1 ; 
Usög
 
the
 
Töy
 
d©a
 
modñ


84 
	g¥ï¨e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},76,
	g•
 ; 
ßve
 
gíîÆ
 
puΩo£
 
ªgi°îs


85 
	gs°
.
w
 
	gr19
,72[
ï
]

86 
	gs°
.
w
 
	gr18
,68[
ï
]

87 
	gs°
.
w
 
	gr17
,64[
ï
]

88 
	gs°
.
w
 
	gr16
,60[
ï
]

89 
	gs°
.
w
 
	gr15
,56[
ï
]

90 
	gs°
.
w
 
	gr14
,52[
ï
]

91 
	gs°
.
w
 
	gr13
,48[
ï
]

92 
	gs°
.
w
 
	gr12
,44[
ï
]

93 
	gs°
.
w
 
	gr11
,40[
ï
]

94 
	gs°
.
w
 
	gr10
,36[
ï
]

95 
	gs°
.
w
 
	gr9
,32[
ï
]

96 
	gs°
.
w
 
	gr8
,28[
ï
]

97 
	gs°
.
w
 
	gr7
,24[
ï
]

98 
	gs°
.
w
 
	gr6
,20[
ï
]

99 
	gs°
.
w
 
	gr5
,16[
ï
]

100 
	gs°
.
w
 
	gr4
,12[
ï
]

102 
	g¥ï¨e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},72,
	g•
 ; 
ßve
 
gíîÆ
 
puΩo£
 
ªgi°îs


103 
	gs°
.
w
 
	gr19
,68[
ï
]

104 
	gs°
.
w
 
	gr18
,64[
ï
]

105 
	gs°
.
w
 
	gr17
,60[
ï
]

106 
	gs°
.
w
 
	gr16
,56[
ï
]

107 
	gs°
.
w
 
	gr15
,52[
ï
]

108 
	gs°
.
w
 
	gr14
,48[
ï
]

109 
	gs°
.
w
 
	gr13
,44[
ï
]

110 
	gs°
.
w
 
	gr12
,40[
ï
]

111 
	gs°
.
w
 
	gr11
,36[
ï
]

112 
	gs°
.
w
 
	gr10
,32[
ï
]

113 
	gs°
.
w
 
	gr9
,28[
ï
]

114 
	gs°
.
w
 
	gr8
,24[
ï
]

115 
	gs°
.
w
 
	gr7
,20[
ï
]

116 
	gs°
.
w
 
	gr6
,16[
ï
]

117 
	gs°
.
w
 
	gr5
,12[
ï
]

119 
	gs°
.
w
 
	gr2
,8[
ï
]

120 
	gs°
.
w
 
	gr1
,4[
ï
]

121 
MOVHI
 
hi1
(
usCrôiˇlNe°ög
),
	gr0
,
	gr1
 ; 
ßve
 usCrôiˇlNe°ög 
vÆue
 
to
 
°ack


122 
	gld
.
w
 
lw1
(
usCrôiˇlNe°ög
)[
r1
],
r2


123 
	gs°
.
w
 
	gr2
,0[
ï
]

124 
MOVHI
 
hi1
(
pxCuºítTCB
),
	gr0
,
	gr1
 ; 
ßve
 
SP
 
to
 
t›
 
of
 
cuºít
 
TCB


125 
	gld
.
w
 
lw1
(
pxCuºítTCB
)[
r1
],
r2


126 
	g°
.
w
 
	g•
,0[
r2
]

127 
ENDM


130 
p‹tRESTORE_CONTEXT
 
MACRO


132 
MOVHI
 
hi1
(
pxCuºítTCB
),
	gr0
,
	gr1
 ; 
gë
 
Sèckpoöãr
 
addªss


133 
	gld
.
w
 
lw1
(
pxCuºítTCB
)[
r1
],
•


134 
MOV
 
	g•
,
r1


135 
	gld
.
	gw
 0[
r1
],
	g•
 ; 
lﬂd
 
°ackpoöãr


136 
MOV
 
	g•
,
	gï
 ; 
£t
 
°ack
 
poöãr
 
to
 
ñemít
Öointer

137 
	g¶d
.
	gw
 0[
ï
],
	gr1
 ; 
lﬂd
 
usCrôiˇlNe°ög
 
vÆue
 
‰om
 
°ack


138 
MOVHI
 
hi1
(
usCrôiˇlNe°ög
),
	gr0
,
r2


139 
	g°
.
w
 
	gr1
,
lw1
(
usCrôiˇlNe°ög
)[
r2
]

140 
	g¶d
.
	gw
 4[
ï
],
	gr1
 ; 
ª°‹e
 
gíîÆ
 
puΩo£
 
ªgi°îs


141 
	g¶d
.
	gw
 8[
ï
],
	gr2


142 #i‡
c⁄figDATA_MODE
 =1 ; 
Usög
 
Töy
 
d©a
 
modñ


143 
	g¶d
.
	gw
 12[
ï
],
r4


144 
	g¶d
.
	gw
 16[
ï
],
r5


145 
	g¶d
.
	gw
 20[
ï
],
r6


146 
	g¶d
.
	gw
 24[
ï
],
r7


147 
	g¶d
.
	gw
 28[
ï
],
r8


148 
	g¶d
.
	gw
 32[
ï
],
r9


149 
	g¶d
.
	gw
 36[
ï
],
r10


150 
	g¶d
.
	gw
 40[
ï
],
r11


151 
	g¶d
.
	gw
 44[
ï
],
r12


152 
	g¶d
.
	gw
 48[
ï
],
r13


153 
	g¶d
.
	gw
 52[
ï
],
r14


154 
	g¶d
.
	gw
 56[
ï
],
r15


155 
	g¶d
.
	gw
 60[
ï
],
r16


156 
	g¶d
.
	gw
 64[
ï
],
r17


157 
	g¶d
.
	gw
 68[
ï
],
r18


158 
	g¶d
.
	gw
 72[
ï
],
r19


159 
	gdi•o£
 76,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

161 
	g¶d
.
	gw
 12[
ï
],
r5


162 
	g¶d
.
	gw
 16[
ï
],
r6


163 
	g¶d
.
	gw
 20[
ï
],
r7


164 
	g¶d
.
	gw
 24[
ï
],
r8


165 
	g¶d
.
	gw
 28[
ï
],
r9


166 
	g¶d
.
	gw
 32[
ï
],
r10


167 
	g¶d
.
	gw
 36[
ï
],
r11


168 
	g¶d
.
	gw
 40[
ï
],
r12


169 
	g¶d
.
	gw
 44[
ï
],
r13


170 
	g¶d
.
	gw
 48[
ï
],
r14


171 
	g¶d
.
	gw
 52[
ï
],
r15


172 
	g¶d
.
	gw
 56[
ï
],
r16


173 
	g¶d
.
	gw
 60[
ï
],
r17


174 
	g¶d
.
	gw
 64[
ï
],
r18


175 
	g¶d
.
	gw
 68[
ï
],
r19


176 
	gdi•o£
 72,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

178 
	gld
.
	gw
 0[
•
],
	gÕ
 ; 
ª°‹e
 
EIPSW
 
‰om
 
°ack


179 
ld§
 
	gÕ
,1

180 
	gld
.
	gw
 4[
•
],
	gÕ
 ; 
ª°‹e
 
EIPC
 
‰om
 
°ack


181 
ld§
 
	gÕ
,0

182 
	gld
.
	gw
 8[
•
],
	gÕ
 ; 
ª°‹e
 
LP
 
‰om
 
°ack


183 
	gadd
 0x0C,
	g•
 ; 
£t
 
SP
 
to
 
right
 
posôi⁄


185 
RETI


187 
	gENDM


	@portable/IAR/V850ES/port.c

67 
	~<°dlib.h
>

70 
	~"FªeRTOS.h
"

71 
	~"èsk.h
"

75 
	#p‹tINITIAL_CRITICAL_NESTING
 (–
SèckTy≥_t
 ) 10)

	)

78 
	#p‹tPSW
 (–
SèckTy≥_t
 ) 0x00000000)

	)

82 
	tTCB_t
;

83 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

86 vﬁ©ûê
SèckTy≥_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

90 
¥vSëupTimîI¡îru±
( );

93 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

95 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

96 
pxT›OfSèck
--;

97 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

98 
pxT›OfSèck
--;

99 *
pxT›OfSèck
 = 
p‹tPSW
;

100 
pxT›OfSèck
--;

101 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x20202020;

102 
pxT›OfSèck
--;

103 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x21212121;

104 
pxT›OfSèck
--;

105 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22222222;

106 
pxT›OfSèck
--;

107 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x23232323;

108 
pxT›OfSèck
--;

109 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x24242424;

110 
pxT›OfSèck
--;

111 #i‡(
__DATA_MODEL__
 == 0) || (__DATA_MODEL__ == 1)

112 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x25252525;

113 
pxT›OfSèck
--;

115 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x26262626;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x27272727;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x28282828;

120 
pxT›OfSèck
--;

121 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x29292929;

122 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x30303030;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x19191919;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x18181818;

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x17171717;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x16161616;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x15151515;

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x14141414;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x13131313;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x99999999;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x88888888;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x77777777;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x66666666;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x55555555;

154 
pxT›OfSèck
--;

155 #i‡
__DATA_MODEL__
 == 0 || __DATA_MODEL__ == 1

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x44444444;

157 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22222222;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

169  
pxT›OfSèck
;

170 
	}
}

173 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

177 
	`¥vSëupTimîI¡îru±
();

180 
	`vP‹tSèπ
();

183  
pdTRUE
;

184 
	}
}

187 
	$vP‹tEndScheduÀr
( )

191 
	}
}

197 
	$¥vSëupTimîI¡îru±
( )

199 
TM0CE
 = 0;

200 
TM0EQMK0
 = 1;

201 
TM0EQIF0
 = 0;

203 #ifde‡
__IAR_V850ES_Fx3__


205 
TM0CMP0
 = (((
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
) / 2)-1);

209 
TM0CMP0
 = (
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
);

213 
TM0EQIC0
 &= 0xF8;

214 
TM0CTL0
 = 0x00;

215 
TM0EQIF0
 = 0;

216 
TM0EQMK0
 = 0;

217 
TM0CE
 = 1;

218 
	}
}

	@portable/IAR/V850ES/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 

	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 #i‡(
c⁄figUSE_16_BIT_TICKS
==1)

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
 ( "DI" )

	)

108 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
 ( "EI" )

	)

112 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
UBa£Ty≥_t
 ) 0 )

	)

114 
	#p‹tENTER_CRITICAL
(Ë\

	)

116 vﬁ©ûê 
p‹tSTACK_TYPE
 
usCrôiˇlNe°ög
; \

118 
p‹tDISABLE_INTERRUPTS
(); \

123 
	gusCrôiˇlNe°ög
++; \

126 
	#p‹tEXIT_CRITICAL
(Ë\

	)

128 vﬁ©ûê 
p‹tSTACK_TYPE
 
usCrôiˇlNe°ög
; \

130 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

133 
	gusCrôiˇlNe°ög
--; \

137 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

139 
p‹tENABLE_INTERRUPTS
(); \

146 
vP‹tYõld
( );

147 
vP‹tSèπ
( );

148 
p‹tSAVE_CONTEXT
( );

149 
p‹tRESTORE_CONTEXT
( );

150 
	#p‹tYIELD
(Ë
	`__asm
 ( "å≠ 0" )

	)

151 
	#p‹tNOP
(Ë
	`__asm
 ( "NOP" )

	)

152 
vTaskSwôchC⁄ãxt
( );

153 
	#p‹tYIELD_FROM_ISR
–
xHighîPri‹ôyTaskWokí
 ) if–xHighîPri‹ôyTaskWokí ) 
	`vTaskSwôchC⁄ãxt
()

	)

158 
	#p‹tBYTE_ALIGNMENT
 4

	)

159 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

160 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

164 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

165 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 #ifde‡
__˝lu•lus


	@portable/MPLAB/PIC18F/port.c

96 
	~"FªeRTOS.h
"

97 
	~"èsk.h
"

100 
	~"timîs.h
"

107 
	#p‹tTIMER_FOSC_SCALE
 ( ( 
uöt32_t
 ) 4 )

	)

111 
	#p‹tINITAL_INTERRUPT_STATE
 0xc0

	)

114 
	#p‹tGLOBAL_INTERRUPT_FLAG
 0x80

	)

118 
	#p‹tINTERRUPTS_UNCHANGED
 0x00

	)

124 
	#p‹tCOMPILER_MANAGED_MEMORY_SIZE
 ( ( 
uöt8_t
 ) 0x13 )

	)

128 
	tTCB_t
;

129 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

132 
	#p‹tBIT_SET
 ( ( 
uöt8_t
 ) 1 )

	)

133 
	#p‹tBIT_CLEAR
 ( ( 
uöt8_t
 ) 0 )

	)

139 
vSîülTxISR
( );

140 
vSîülRxISR
( );

145 
¥vSëupTimîI¡îru±
( );

151 
¥vTickISR
( );

157 
¥vLowI¡îru±
( );

184 
	#p‹tSAVE_CONTEXT
–
ucF‹˚dI¡îru±Fœgs
 ) \

	)

186 
	g_asm
 \

189 
MOVFF
 
	gWREG
, 
	gPREINC1
 \

190 
MOVFF
 
	gSTATUS
, 
	gPREINC1
 \

193 
MOVFF
 
	gINTCON
, 
	gWREG
 \

194 
IORLW
 
	gucF‹˚dI¡îru±Fœgs
 \

195 
MOVFF
 
	gWREG
, 
	gPREINC1
 \

196 
	g_ídasm
 \

198 
p‹tDISABLE_INTERRUPTS
(); \

200 
	g_asm
 \

202 
MOVFF
 
	gBSR
, 
	gPREINC1
 \

203 
MOVFF
 
	gFSR2L
, 
	gPREINC1
 \

204 
MOVFF
 
	gFSR2H
, 
	gPREINC1
 \

205 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

206 
MOVFF
 
	gFSR0H
, 
	gPREINC1
 \

207 
MOVFF
 
	gTABLAT
, 
	gPREINC1
 \

208 
MOVFF
 
	gTBLPTRU
, 
	gPREINC1
 \

209 
MOVFF
 
	gTBLPTRH
, 
	gPREINC1
 \

210 
MOVFF
 
	gTBLPTRL
, 
	gPREINC1
 \

211 
MOVFF
 
	gPRODH
, 
	gPREINC1
 \

212 
MOVFF
 
	gPRODL
, 
	gPREINC1
 \

213 
MOVFF
 
	gPCLATU
, 
	gPREINC1
 \

214 
MOVFF
 
	gPCLATH
, 
	gPREINC1
 \

216 
CLRF
 
	gFSR0L
, 0 \

217 
CLRF
 
	gFSR0H
, 0 \

218 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

219 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

220 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

221 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

222 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

223 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

224 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

225 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

226 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

227 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

228 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

229 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

230 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

231 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

232 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

233 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

234 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

235 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

236 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

237 
MOVFF
 
	gINDF0
, 
	gPREINC1
 \

238 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

239 
MOVFF
 
	gFSR0H
, 
	gPREINC1
 \

242 
MOVFF
 
	gSTKPTR
, 
	gFSR0L
 \

243 
	g_ídasm
 \

246  
	gSTKPTR
 > ( 
	guöt8_t
 ) 0 ) \

248 
	g_asm
 \

249 
MOVFF
 
	gTOSL
, 
	gPREINC1
 \

250 
MOVFF
 
	gTOSH
, 
	gPREINC1
 \

251 
MOVFF
 
	gTOSU
, 
	gPREINC1
 \

252 
	gPOP
 \

253 
	g_ídasm
 \

256 
	g_asm
 \

259 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

260 
MOVF
 
	gPREINC1
, 1, 0 \

261 
	g_ídasm
 \

264 
	g_asm
 \

265 
MOVFF
 
	gpxCuºítTCB
, 
	gFSR0L
 \

266 
MOVFF
 
	gpxCuºítTCB
 + 1, 
	gFSR0H
 \

267 
MOVFF
 
	gFSR1L
, 
	gPOSTINC0
 \

268 
MOVFF
 
	gFSR1H
, 
	gPOSTINC0
 \

269 
	g_ídasm
 \

277 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

279 
	g_asm
 \

281 
MOVFF
 
	gpxCuºítTCB
, 
	gFSR0L
 \

282 
MOVFF
 
	gpxCuºítTCB
 + 1, 
	gFSR0H
 \

286 
MOVFF
 
	gPOSTINC0
, 
	gFSR1L
 \

287 
MOVFF
 
	gPOSTINC0
, 
	gFSR1H
 \

291 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

292 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

293 
	g_ídasm
 \

296 
	gSTKPTR
 = 0; \

298  
	gSTKPTR
 < 
	gFSR0L
 ) \

300 
	g_asm
 \

301 
	gPUSH
 \

302 
MOVF
 
	gPOSTDEC1
, 0, 0 \

303 
MOVWF
 
	gTOSU
, 0 \

304 
MOVF
 
	gPOSTDEC1
, 0, 0 \

305 
MOVWF
 
	gTOSH
, 0 \

306 
MOVF
 
	gPOSTDEC1
, 0, 0 \

307 
MOVWF
 
	gTOSL
, 0 \

308 
	g_ídasm
 \

311 
	g_asm
 \

313 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0H
 \

314 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

315 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

316 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

317 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

318 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

319 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

320 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

321 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

322 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

323 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

324 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

325 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

326 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

327 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

328 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

329 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

330 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

331 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

332 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

333 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

334 
MOVFF
 
	gPOSTDEC1
, 
	gINDF0
 \

336 
MOVFF
 
	gPOSTDEC1
, 
	gPCLATH
 \

337 
MOVFF
 
	gPOSTDEC1
, 
	gPCLATU
 \

338 
MOVFF
 
	gPOSTDEC1
, 
	gPRODL
 \

339 
MOVFF
 
	gPOSTDEC1
, 
	gPRODH
 \

340 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRL
 \

341 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRH
 \

342 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRU
 \

343 
MOVFF
 
	gPOSTDEC1
, 
	gTABLAT
 \

344 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0H
 \

345 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

346 
MOVFF
 
	gPOSTDEC1
, 
	gFSR2H
 \

347 
MOVFF
 
	gPOSTDEC1
, 
	gFSR2L
 \

348 
MOVFF
 
	gPOSTDEC1
, 
	gBSR
 \

351 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

352 
	g_ídasm
 \

358 if–
	gWREG
 & 
	gp‹tGLOBAL_INTERRUPT_FLAG
 ) \

360 
	g_asm
 \

361 
MOVFF
 
	gPOSTDEC1
, 
	gSTATUS
 \

362 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

364 
	gRETFIE
 0 \

365 
	g_ídasm
 \

369 
	g_asm
 \

370 
MOVFF
 
	gPOSTDEC1
, 
	gSTATUS
 \

371 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

374 
	gRETURN
 0 \

375 
	g_ídasm
 \

383 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

385 
uöt32_t
 
ulAddªss
;

386 
uöt8_t
 
ucBlock
;

391 *
pxT›OfSèck
 = 0x11;

392 
pxT›OfSèck
++;

393 *
pxT›OfSèck
 = 0x22;

394 
pxT›OfSèck
++;

395 *
pxT›OfSèck
 = 0x33;

396 
pxT›OfSèck
++;

404 
ulAddªss
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

405 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 & ( 
uöt32_t
 ) 0x00ff );

406 
pxT›OfSèck
++;

408 
ulAddªss
 >>= 8;

409 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 & ( 
uöt32_t
 ) 0x00ff );

410 
pxT›OfSèck
++;

416 *
pxT›OfSèck
 = 0x44;

417 
pxT›OfSèck
++;

421 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x66;

422 
pxT›OfSèck
++;

424 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcc;

425 
pxT›OfSèck
++;

428 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITAL_INTERRUPT_STATE
;

429 
pxT›OfSèck
++;

431 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11;

432 
pxT›OfSèck
++;

434 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22;

435 
pxT›OfSèck
++;

437 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x33;

438 
pxT›OfSèck
++;

440 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x44;

441 
pxT›OfSèck
++;

443 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x55;

444 
pxT›OfSèck
++;

446 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x66;

447 
pxT›OfSèck
++;

449 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

450 
pxT›OfSèck
++;

452 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x88;

453 
pxT›OfSèck
++;

455 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x99;

456 
pxT›OfSèck
++;

458 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaa;

459 
pxT›OfSèck
++;

461 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbb;

462 
pxT›OfSèck
++;

464 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

465 
pxT›OfSèck
++;

467 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

468 
pxT›OfSèck
++;

471  
ucBlock
 = 0; ucBlock <
p‹tCOMPILER_MANAGED_MEMORY_SIZE
; ucBlock++ )

473 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ucBlock
;

474 *
pxT›OfSèck
++;

478 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tCOMPILER_MANAGED_MEMORY_SIZE
;

479 
pxT›OfSèck
++;

481 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00;

482 
pxT›OfSèck
++;

486 
ulAddªss
 = ( 
uöt32_t
 ) 
pxCode
;

489 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 & ( 
uöt32_t
 ) 0x00ff );

490 
pxT›OfSèck
++;

491 
ulAddªss
 >>= 8;

494 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 & ( 
uöt32_t
 ) 0x00ff );

495 
pxT›OfSèck
++;

496 
ulAddªss
 >>= 8;

499 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 & ( 
uöt32_t
 ) 0x00ff );

500 
pxT›OfSèck
++;

504 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 1;

505 
pxT›OfSèck
++;

507  
pxT›OfSèck
;

508 
	}
}

511 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

514 
	`¥vSëupTimîI¡îru±
();

517 
	`p‹tRESTORE_CONTEXT
();

520 –Ë
¥vLowI¡îru±
;

521 –Ë
¥vTickISR
;

523  
pdTRUE
;

524 
	}
}

527 
	$vP‹tEndScheduÀr
( )

532 
	}
}

540 
	$vP‹tYõld
( )

544 
	`p‹tSAVE_CONTEXT
–
p‹tINTERRUPTS_UNCHANGED
 );

547 
	`vTaskSwôchC⁄ãxt
();

550 
	`p‹tRESTORE_CONTEXT
();

551 
	}
}

557 #¥agm®
code
 
high_ve˘‹
=0x08

558 
	$¥vLowI¡îru±
( )

561 if–
PIR1bôs
.
CCP1IF
 )

563 
_asm


564 
¥vTickISR


565 
_ídasm


569 if–
PIR1bôs
.
RCIF
 )

571 
_asm


572 
vSîülRxISR


573 
_ídasm


577 if–
PIR1bôs
.
TXIF
 )

579 if–
PIE1bôs
.
TXIE
 )

581 
_asm


582 
vSîülTxISR


583 
_ídasm


586 
	}
}

587 #¥agm®
code


597 
	$¥vTickISR
( )

601 
	`p‹tSAVE_CONTEXT
–
p‹tGLOBAL_INTERRUPT_FLAG
 );

602 
PIR1bôs
.
CCP1IF
 = 0;

605 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

608 
	`vTaskSwôchC⁄ãxt
();

611 
	`p‹tRESTORE_CONTEXT
();

612 
	}
}

618 
	$¥vSëupTimîI¡îru±
( )

620 c⁄° 
uöt32_t
 
ulC⁄°Com∑ªVÆue
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tTIMER_FOSC_SCALE
 ) / 
c⁄figTICK_RATE_HZ
 );

621 
uöt32_t
 
ulCom∑ªVÆue
;

622 
uöt8_t
 
ucByã
;

630 
TMR1H
 = ( 
uöt8_t
 ) 0x00;

631 
TMR1L
 = ( 
uöt8_t
 ) 0x00;

634 
ulCom∑ªVÆue
 = 
ulC⁄°Com∑ªVÆue
;

635 
CCPR1L
 = ( 
uöt8_t
 ) ( 
ulCom∑ªVÆue
 & ( 
uöt32_t
 ) 0xff );

636 
ulCom∑ªVÆue
 >>–
uöt32_t
 ) 8;

637 
CCPR1H
 = ( 
uöt8_t
 ) ( 
ulCom∑ªVÆue
 & ( 
uöt32_t
 ) 0xff );

639 
CCP1CONbôs
.
CCP1M0
 = 
p‹tBIT_SET
;

640 
CCP1CONbôs
.
CCP1M1
 = 
p‹tBIT_SET
;

641 
CCP1CONbôs
.
CCP1M2
 = 
p‹tBIT_CLEAR
;

642 
CCP1CONbôs
.
CCP1M3
 = 
p‹tBIT_SET
;

643 
PIE1bôs
.
CCP1IE
 = 
p‹tBIT_SET
;

647 
INTCONbôs
.
GIEL
 = 
p‹tBIT_SET
;

651 
	`O≥nTimî1
–
T1_16BIT_RW
 & 
T1_SOURCE_INT
 & 
T1_PS_1_1
 & 
T1_CCP1_T3_CCP2
 );

652 
	}
}

	@portable/MPLAB/PIC18F/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

86 
	#p‹tBASE_TYPE
 

	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 sig√d 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

92 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

93 
uöt16_t
 
	tTickTy≥_t
;

94 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

96 
uöt32_t
 
	tTickTy≥_t
;

97 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

102 
	#p‹tBYTE_ALIGNMENT
 1

	)

103 
	#p‹tGLOBAL_INT_ENABLE_BIT
 0x80

	)

104 
	#p‹tSTACK_GROWTH
 1

	)

105 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tDISABLE_INTERRUPTS
(Ë
INTCONbôs
.
GIEH
 = 0;

	)

110 
	#p‹tENABLE_INTERRUPTS
(Ë
INTCONbôs
.
GIEH
 = 1;

	)

113 
	#p‹tENTER_CRITICAL
(Ë
POSTINC1
 = 
INTCON
; \

	)

114 
	gINTCONbôs
.
	gGIEH
 = 0;

120 
	#p‹tEXIT_CRITICAL
(Ë
_asm
 \

	)

121 
MOVF
 
	gPOSTDEC1
, 1, 0 \

122 
	g_ídasm
 \

123 if–
	gINDF1
 & 
	gp‹tGLOBAL_INT_ENABLE_BIT
 ) \

125 
p‹tENABLE_INTERRUPTS
(); \

130 
vP‹tYõld
( );

131 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

135 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

136 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

140 #ifde‡
__DEBUG


141 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

145 
	#p‹tNOP
(Ë
_asm
 \

	)

146 
	gNOP
 \

147 
	g_ídasm


	@portable/MPLAB/PIC18F/stdio.h

	@portable/MPLAB/PIC24_dsPIC/port.c

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

81 
	#p‹tBIT_SET
 1

	)

82 
	#p‹tTIMER_PRESCALE
 8

	)

83 
	#p‹tINITIAL_SR
 0

	)

87 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


88 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 1

	)

93 #i‚de‡
c⁄figTICK_INTERRUPT_HANDLER


94 
	#c⁄figTICK_INTERRUPT_HANDLER
 
_T1I¡îru±


	)

98 
	#p‹tUNUSED_PR_BITS
 0x7f

	)

101 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xef;

103 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 1

104 #îr‹ 
If
 
c⁄figKERNEL_INTERRUPT_PRIORITY
 
is
 
nŸ
 1 
thí
 
the
 #32 
ö
Åhê
fﬁlowög
 
ma¸os
 
√eds
 
ch™gög
 
to
 
equÆ
Åhê
p‹tINTERRUPT_BITS
 
vÆue
, 
which
 is ( configKERNEL_INTERRUPT_PRIORITY << 5 )

107 #i‡
deföed
–
__PIC24E__
 ) || deföed ( 
__PIC24F__
 ) || deföed–
__PIC24FK__
 ) || deföed–
__PIC24H__
 )

109 #ifde‡
__HAS_EDS__


110 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

111 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

130 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

131 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

151 #i‡
deföed
–
__dsPIC30F__
 ) || deföed–
__dsPIC33F__
 )

153 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

154 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

185 #i‚de‡
p‹tRESTORE_CONTEXT


186 #îr‹ 
Uƒecogni£d
 
devi˚
 
£À˘ed


192 
vAµliˇti⁄SëupTickTimîI¡îru±
( );

197 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

199 
uöt16_t
 
usCode
;

200 
UBa£Ty≥_t
 
i
;

202 c⁄° 
SèckTy≥_t
 
xInôülSèck
[] =

222 #ifde‡
MPLAB_DSPIC_PORT


240 
usCode
 = ( 
uöt16_t
 ) 
pxCode
;

241 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
usCode
;

242 
pxT›OfSèck
++;

247 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0;

248 
pxT›OfSèck
++;

251 *
pxT›OfSèck
 = 
p‹tINITIAL_SR
;

252 
pxT›OfSèck
++;

255 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

256 
pxT›OfSèck
++;

258  
i
 = 0; i < ( –
xInôülSèck
 ) / –
SèckTy≥_t
 ) ); i++ )

260 *
pxT›OfSèck
 = 
xInôülSèck
[ 
i
 ];

261 
pxT›OfSèck
++;

264 *
pxT›OfSèck
 = 
CORCON
;

265 
pxT›OfSèck
++;

267 #i‡
	`deföed
(
__HAS_EDS__
)

268 *
pxT›OfSèck
 = 
DSRPAG
;

269 
pxT›OfSèck
++;

270 *
pxT›OfSèck
 = 
DSWPAG
;

271 
pxT›OfSèck
++;

273 *
pxT›OfSèck
 = 
PSVPAG
;

274 
pxT›OfSèck
++;

278 *
pxT›OfSèck
 = 0x00;

279 
pxT›OfSèck
++;

281  
pxT›OfSèck
;

282 
	}
}

285 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

288 
	`vAµliˇti⁄SëupTickTimîI¡îru±
();

291 
	`p‹tRESTORE_CONTEXT
();

294 
asm
 volatile ( "return" );

297  
pdTRUE
;

298 
	}
}

301 
	$vP‹tEndScheduÀr
( )

305 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

306 
	}
}

312 
__©åibuã__
(–
wók
 )Ë
	$vAµliˇti⁄SëupTickTimîI¡îru±
( )

314 c⁄° 
uöt32_t
 
ulCom∑ªM©ch
 = ( ( 
c⁄figCPU_CLOCK_HZ
 / 
p‹tTIMER_PRESCALE
 ) / 
c⁄figTICK_RATE_HZ
 ) - 1;

317 
T1CON
 = 0;

318 
TMR1
 = 0;

320 
PR1
 = ( 
uöt16_t
 ) 
ulCom∑ªM©ch
;

323 
IPC0bôs
.
T1IP
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

326 
IFS0bôs
.
T1IF
 = 0;

329 
IEC0bôs
.
T1IE
 = 1;

332 
T1CONbôs
.
TCKPS0
 = 1;

333 
T1CONbôs
.
TCKPS1
 = 0;

336 
T1CONbôs
.
TON
 = 1;

337 
	}
}

340 
	$vP‹tE¡îCrôiˇl
( )

342 
	`p‹tDISABLE_INTERRUPTS
();

343 
uxCrôiˇlNe°ög
++;

344 
	}
}

347 
	$vP‹tExôCrôiˇl
( )

349 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

350 
uxCrôiˇlNe°ög
--;

351 if–
uxCrôiˇlNe°ög
 == 0 )

353 
	`p‹tENABLE_INTERRUPTS
();

355 
	}
}

358 
__©åibuã__
((
__öãºu±__
, 
auto_psv
)Ë
	$c⁄figTICK_INTERRUPT_HANDLER
( )

361 
IFS0bôs
.
T1IF
 = 0;

363 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

365 
	`p‹tYIELD
();

367 
	}
}

	@portable/MPLAB/PIC24_dsPIC/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

96 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

97 
uöt16_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

100 
uöt32_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

106 
	#p‹tBYTE_ALIGNMENT
 2

	)

107 
	#p‹tSTACK_GROWTH
 1

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

112 
	#p‹tINTERRUPT_BITS
 ( ( 
uöt16_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 << ( uöt16_àË5 )

	)

114 
	#p‹tDISABLE_INTERRUPTS
(Ë
SR
 |
p‹tINTERRUPT_BITS


	)

115 
	#p‹tENABLE_INTERRUPTS
(Ë
SR
 &~
p‹tINTERRUPT_BITS


	)

119 
vP‹tE¡îCrôiˇl
( );

120 
vP‹tExôCrôiˇl
( );

121 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

122 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

126 
vP‹tYõld
( );

127 
	#p‹tYIELD
(Ë
asm
 vﬁ©ûê–"CALL _vP‹tYõld \n" \

	)

132 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

133 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

137 #ifde‡
__DEBUG


138 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

141 
	#p‹tNOP
(Ë
asm
 vﬁ©ûê–"NOP" )

	)

143 #ifde‡
__˝lu•lus


	@portable/MPLAB/PIC32MX/ISR_Support.h

66 
	~"FªeRTOSC⁄fig.h
"

68 
	#p‹tCONTEXT_SIZE
 132

	)

69 
	#p‹tEPC_STACK_LOCATION
 124

	)

70 
	#p‹tSTATUS_STACK_LOCATION
 128

	)

73 .
ma¸o
 
p‹tSAVE_CONTEXT


78 
mfc0
 
	gk0
, 
_CP0_CAUSE


79 
addiu
 
	g•
, sp, -
p‹tCONTEXT_SIZE


80 
mfc0
 
	gk1
, 
_CP0_STATUS


84 
sw
 
	gs6
, 44(
	g•
)

85 
sw
 
	gs5
, 40(
	g•
)

86 
sw
 
	gk1
, 
	$p‹tSTATUS_STACK_LOCATION
(
•
)

89 
§l
 
k0
, k0, 0xa

90 
ös
 
k1
, 
k0
, 10, 6

91 
ös
 
k1
, 
zîo
, 1, 4

94 
add
 
s5
, 
zîo
, 
•


97 
œ
 
k0
, 
uxI¡îru±Ne°ög


98 
lw
 
s6
, (
k0
)

102 
b√
 
s6
, 
zîo
, 1f

103 
n›


106 
œ
 
•
, 
xISRSèckT›


107 
lw
 
•
, (sp)

110 1: 
addiu
 
s6
, s6, 1

111 
sw
 
s6
, 0(
k0
)

114 
mfc0
 
s6
, 
_CP0_EPC


117 
mtc0
 
k1
, 
_CP0_STATUS


122 
sw
 
ø
, 120(
s5
)

123 
sw
 
s8
, 116(
s5
)

124 
sw
 
t9
, 112(
s5
)

125 
sw
 
t8
, 108(
s5
)

126 
sw
 
t7
, 104(
s5
)

127 
sw
 
t6
, 100(
s5
)

128 
sw
 
t5
, 96(
s5
)

129 
sw
 
t4
, 92(
s5
)

130 
sw
 
t3
, 88(
s5
)

131 
sw
 
t2
, 84(
s5
)

132 
sw
 
t1
, 80(
s5
)

133 
sw
 
t0
, 76(
s5
)

134 
sw
 
a3
, 72(
s5
)

135 
sw
 
a2
, 68(
s5
)

136 
sw
 
a1
, 64(
s5
)

137 
sw
 
a0
, 60(
s5
)

138 
sw
 
v1
, 56(
s5
)

139 
sw
 
v0
, 52(
s5
)

140 
sw
 
s6
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

141 
sw
 
$1
, 16(
s5
)

144 
mfhi
 
s6


145 
sw
 
s6
, 12(
s5
)

146 
mÊo
 
s6


147 
sw
 
s6
, 8(
s5
)

150 
œ
 
s6
, 
uxI¡îru±Ne°ög


151 
lw
 
s6
, (s6)

152 
addiu
 
s6
, s6, -1

153 
b√
 
s6
, 
zîo
, 1f

154 
n›


157 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


158 
sw
 
s5
, (
s6
)

160 .
ídm


163 .
ma¸o
 
p‹tRESTORE_CONTEXT


167 
œ
 
s6
, 
uxI¡îru±Ne°ög


168 
lw
 
s6
, (s6)

169 
addiu
 
s6
, s6, -1

170 
b√
 
s6
, 
zîo
, 1f

171 
n›


172 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


173 
lw
 
s5
, (
s6
)

176 1: 
lw
 
s6
, 8(
s5
)

177 
méo
 
s6


178 
lw
 
s6
, 12(
s5
)

179 
mthi
 
s6


180 
lw
 
$1
, 16(
s5
)

183 
lw
 
s6
, 44(
s5
)

184 
lw
 
v0
, 52(
s5
)

185 
lw
 
v1
, 56(
s5
)

186 
lw
 
a0
, 60(
s5
)

187 
lw
 
a1
, 64(
s5
)

188 
lw
 
a2
, 68(
s5
)

189 
lw
 
a3
, 72(
s5
)

190 
lw
 
t0
, 76(
s5
)

191 
lw
 
t1
, 80(
s5
)

192 
lw
 
t2
, 84(
s5
)

193 
lw
 
t3
, 88(
s5
)

194 
lw
 
t4
, 92(
s5
)

195 
lw
 
t5
, 96(
s5
)

196 
lw
 
t6
, 100(
s5
)

197 
lw
 
t7
, 104(
s5
)

198 
lw
 
t8
, 108(
s5
)

199 
lw
 
t9
, 112(
s5
)

200 
lw
 
s8
, 116(
s5
)

201 
lw
 
ø
, 120(
s5
)

204 
di


205 
ehb


208 
œ
 
k0
, 
uxI¡îru±Ne°ög


209 
lw
 
k1
, (
k0
)

210 
addiu
 
k1
, k1, -1

211 
sw
 
k1
, 0(
k0
)

213 
lw
 
k0
, 
	$p‹tSTATUS_STACK_LOCATION
(
s5
)

214 
lw
 
k1
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

218 
add
 
•
, 
zîo
, 
s5


219 
lw
 
s5
, 40(
•
)

220 
addiu
 
•
, sp, 
p‹tCONTEXT_SIZE


222 
mtc0
 
k0
, 
_CP0_STATUS


223 
mtc0
 
k1
, 
_CP0_EPC


224 
ehb


225 
îë


226 
n›


228 .
ídm


	@portable/MPLAB/PIC32MX/port.c

70 #i‚de‡
__XC


71 #îr‹ 
This
 
p‹t
 
is
 
desig√d
 
to
 
w‹k
 
wôh
 
XC32
. 
PÀa£
 
upd©e
 
your
 
C
 
compûî
 
vîsi⁄
.

75 
	~"FªeRTOS.h
"

76 
	~"èsk.h
"

79 
	#p‹tTIMER_PRESCALE
 8

	)

80 
	#p‹tPRESCALE_BITS
 1

	)

83 
	#p‹tIE_BIT
 ( 0x00000001 )

	)

84 
	#p‹tEXL_BIT
 ( 0x00000002 )

	)

87 
	#p‹tCORE_SW_0
 ( 0x00000100 )

	)

88 
	#p‹tCORE_SW_1
 ( 0x00000200 )

	)

92 
	#p‹tINITIAL_SR
 ( 
p‹tIE_BIT
 | 
p‹tEXL_BIT
 )

	)

111 #i‚de‡
c⁄figTICK_INTERRUPT_VECTOR


112 
	#c⁄figTICK_INTERRUPT_VECTOR
 
_TIMER_1_VECTOR


	)

113 
	#c⁄figCLEAR_TICK_TIMER_INTERRUPT
(Ë
IFS0CLR
 = 
_IFS0_T1IF_MASK


	)

115 #i‚de‡
c⁄figCLEAR_TICK_TIMER_INTERRUPT


116 #îr‹ 
If
 
c⁄figTICK_INTERRUPT_VECTOR
 
is
 
deföed
 
ö
 
≠∂iˇti⁄
 
code
 
thí
 
c⁄figCLEAR_TICK_TIMER_INTERRUPT
 
mu°
 
Æso
 
be
 defined inápplication code.

123 #ifde‡
c⁄figTASK_RETURN_ADDRESS


124 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

126 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

133 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 2 )

138 
	#p‹tISR_STACK_FILL_BYTE
 0xì

	)

140 c⁄° 
uöt8_t
 
	gucEx≥˘edSèckByãs
[] = {

141 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

142 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

143 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

144 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

145 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE }; \

147 
	#p‹tCHECK_ISR_STACK
(Ë
	`c⁄figASSERT
––
	`memcmp
––* ) 
xISRSèck
, ( * ) 
ucEx≥˘edSèckByãs
, –ucEx≥˘edSèckByã†ËË=0 ) )

	)

150 
	#p‹tCHECK_ISR_STACK
()

	)

162 
__©åibuã__
–(
öãºu±
(
ùl1
), 
	$ve˘‹
–
c⁄figTICK_INTERRUPT_VECTOR
 ))Ë
	`vP‹tTickI¡îru±H™dÀr
( );

170 
	`__©åibuã__
–(
	`öãºu±
(
ùl1
), 
	$ve˘‹
(
_CORE_SOFTWARE_0_VECTOR
))Ë
	`vP‹tYõldISR
( );

175 
	`¥vTaskExôEº‹
( );

181 vﬁ©ûê
UBa£Ty≥_t
 
uxI¡îru±Ne°ög
 = 0x01;

184 
UBa£Ty≥_t
 
uxSavedTaskSèckPoöãr
 = 0;

187 
SèckTy≥_t
 
xISRSèck
[ 
c⁄figISR_STACK_SIZE
 ] = { 0 
	}
};

191 c⁄° 
SèckTy≥_t
 * c⁄° 
	gxISRSèckT›
 = &–
xISRSèck
[ 
c⁄figISR_STACK_SIZE
 - 7 ] );

198 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

201 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0xDEADBEEF;

204 
pxT›OfSèck
--;

206 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0x12345678;

207 
pxT›OfSèck
--;

209 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
	`_CP0_GET_CAUSE
();

210 
pxT›OfSèck
--;

212 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
p‹tINITIAL_SR
;

213 
pxT›OfSèck
--;

215 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
pxCode
;

216 
pxT›OfSèck
--;

218 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
p‹tTASK_RETURN_ADDRESS
;

219 
pxT›OfSèck
 -= 15;

221 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
pvP¨amëîs
;

222 
pxT›OfSèck
 -= 15;

224  
pxT›OfSèck
;

225 
	}
}

228 
	$¥vTaskExôEº‹
( )

236 
	`c⁄figASSERT
–
uxSavedTaskSèckPoöãr
 == 0UL );

237 
	`p‹tDISABLE_INTERRUPTS
();

239 
	}
}

251 
__©åibuã__
(–
wók
 )Ë
	$vAµliˇti⁄SëupTickTimîI¡îru±
( )

253 c⁄° 
uöt32_t
 
ulCom∑ªM©ch
 = ( (
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tTIMER_PRESCALE
Ë/ 
c⁄figTICK_RATE_HZ
 ) - 1;

255 
T1CON
 = 0x0000;

256 
T1CONbôs
.
TCKPS
 = 
p‹tPRESCALE_BITS
;

257 
PR1
 = 
ulCom∑ªM©ch
;

258 
IPC1bôs
.
T1IP
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

261 
IFS0bôs
.
T1IF
 = 0;

264 
IEC0bôs
.
T1IE
 = 1;

267 
T1CONbôs
.
TON
 = 1;

268 
	}
}

271 
	$vP‹tEndScheduÀr
()

275 
	`c⁄figASSERT
–
uxI¡îru±Ne°ög
 == 1000UL );

276 
	}
}

279 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

281 
	`vP‹tSèπFú°Task
( );

282 *
pxCuºítTCB
;

284 #i‡–
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 2 )

287 
	`mem£t
––* ) 
xISRSèck
, 
p‹tISR_STACK_FILL_BYTE
, ( xISRStack ) );

292 
IFS0CLR
 = 
_IFS0_CS0IF_MASK
;

295 
IPC0CLR
 = 
_IPC0_CS0IP_MASK
;

296 
IPC0SET
 = ( 
c⁄figKERNEL_INTERRUPT_PRIORITY
 << 
_IPC0_CS0IP_POSITION
 );

299 
IEC0CLR
 = 
_IEC0_CS0IE_MASK
;

300 
IEC0SET
 = 1 << 
_IEC0_CS0IE_POSITION
;

304 
	`vAµliˇti⁄SëupTickTimîI¡îru±
();

308 
uxSavedTaskSèckPoöãr
 = *–
UBa£Ty≥_t
 * ) 
pxCuºítTCB
;

309 
	`vP‹tSèπFú°Task
();

315 
	`¥vTaskExôEº‹
();

317  
pdFALSE
;

318 
	}
}

321 
	$vP‹tIn¸emítTick
( )

323 
UBa£Ty≥_t
 
uxSavedSètus
;

325 
uxSavedSètus
 = 
	`uxP‹tSëI¡îru±MaskFromISR
();

327 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

330 
	`_CP0_BIS_CAUSE
–
p‹tCORE_SW_0
 );

333 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–
uxSavedSètus
 );

336 
	`p‹tCHECK_ISR_STACK
();

339 
	`c⁄figCLEAR_TICK_TIMER_INTERRUPT
();

340 
	}
}

343 
UBa£Ty≥_t
 
	$uxP‹tSëI¡îru±MaskFromISR
( )

345 
UBa£Ty≥_t
 
uxSavedSètusRegi°î
;

347 
	`__buûtö_dißbÀ_öãºu±s
();

348 
uxSavedSètusRegi°î
 = 
	`_CP0_GET_STATUS
() | 0x01;

355 
	`_CP0_SET_STATUS
–––
uxSavedSètusRegi°î
 & ( ~
p‹tALL_IPL_BITS
 ) ) ) | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) );

357  
uxSavedSètusRegi°î
;

358 
	}
}

361 
	$vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 
uxSavedSètusRegi°î
 )

363 
	`_CP0_SET_STATUS
–
uxSavedSètusRegi°î
 );

364 
	}
}

	@portable/MPLAB/PIC32MX/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~<xc.h
>

72 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

99 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

100 
uöt16_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

103 
uöt32_t
 
	tTickTy≥_t
;

104 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

110 
	#p‹tSTACK_GROWTH
 -1

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

115 
	#p‹tIPL_SHIFT
 ( 10UL )

	)

116 
	#p‹tALL_IPL_BITS
 ( 0x3fUL << 
p‹tIPL_SHIFT
 )

	)

117 
	#p‹tSW0_BIT
 ( 0x01 << 8 )

	)

127 #ifde‡
c⁄figASSERT


128 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

130 
uöt32_t
 
	gulSètus
; \

133 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

136 if–––
	gulSètus
 & 
	gp‹tALL_IPL_BITS
 ) >> 
	gp‹tIPL_SHIFT
 ) < 
	gc⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) \

138 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

139 
_CP0_SET_STATUS
––
ulSètus
 | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) ) ); \

143 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

145 
uöt32_t
 
	gulSètus
; \

148 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

149 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

150 
_CP0_SET_STATUS
––
ulSètus
 | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) ) ); \

154 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

156 
uöt32_t
 
	gulSètus
; \

159 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

160 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

161 
_CP0_SET_STATUS
–
ulSètus
 ); \

165 
vTaskE¡îCrôiˇl
( );

166 
vTaskExôCrôiˇl
( );

167 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

168 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

169 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

171 
UBa£Ty≥_t
 
uxP‹tSëI¡îru±MaskFromISR
();

172 
vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 );

173 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`uxP‹tSëI¡îru±MaskFromISR
()

	)

174 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–uxSavedSètusRegi°î )

	)

176 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

179 #if–
c⁄figMAX_PRIORITIES
 > 32 )

180 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

184 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

185 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

189 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`_˛z
––uxRódyPri‹ôõ†ËË)

	)

197 
	#p‹tYIELD
(Ë\

	)

199 
uöt32_t
 
	gulCau£
; \

202 
	gulCau£
 = 
_CP0_GET_CAUSE
(); \

203 
	gulCau£
 |
p‹tSW0_BIT
; \

204 
_CP0_SET_CAUSE
–
ulCau£
 ); \

207 
	#p‹tCURRENT_INTERRUPT_PRIORITY
 ( ( 
	`_CP0_GET_STATUS
(Ë& 
p‹tALL_IPL_BITS
 ) >> 
p‹tIPL_SHIFT
 )

	)

208 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
–
p‹tCURRENT_INTERRUPT_PRIORITY
 <
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

210 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûê–"n›" )

	)

215 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

216 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

219 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) \

	)

221 
p‹tYIELD
(); \

225 #ifde‡
__DEBUG


226 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

229 #ifde‡
__˝lu•lus


	@portable/MPLAB/PIC32MZ/ISR_Support.h

66 
	~"FªeRTOSC⁄fig.h
"

68 
	#p‹tCONTEXT_SIZE
 160

	)

69 
	#p‹tEPC_STACK_LOCATION
 152

	)

70 
	#p‹tSTATUS_STACK_LOCATION
 156

	)

73 .
ma¸o
 
p‹tSAVE_CONTEXT


78 
mfc0
 
	gk0
, 
_CP0_CAUSE


79 
addiu
 
	g•
, sp, -
p‹tCONTEXT_SIZE


80 
mfc0
 
	gk1
, 
_CP0_STATUS


84 
sw
 
	gs6
, 44(
	g•
)

85 
sw
 
	gs5
, 40(
	g•
)

86 
sw
 
	gk1
, 
	$p‹tSTATUS_STACK_LOCATION
(
•
)

89 
§l
 
k0
, k0, 0xa

90 
ös
 
k1
, 
k0
, 10, 7

91 
§l
 
k0
, k0, 0x7

92 
ös
 
k1
, 
k0
, 18, 1

93 
ös
 
k1
, 
zîo
, 1, 4

96 
add
 
s5
, 
zîo
, 
•


99 
œ
 
k0
, 
uxI¡îru±Ne°ög


100 
lw
 
s6
, (
k0
)

104 
b√
 
s6
, 
zîo
, 1f

105 
n›


108 
œ
 
•
, 
xISRSèckT›


109 
lw
 
•
, (sp)

112 1: 
addiu
 
s6
, s6, 1

113 
sw
 
s6
, 0(
k0
)

116 
mfc0
 
s6
, 
_CP0_EPC


119 
mtc0
 
k1
, 
_CP0_STATUS


124 
sw
 
ø
, 120(
s5
)

125 
sw
 
s8
, 116(
s5
)

126 
sw
 
t9
, 112(
s5
)

127 
sw
 
t8
, 108(
s5
)

128 
sw
 
t7
, 104(
s5
)

129 
sw
 
t6
, 100(
s5
)

130 
sw
 
t5
, 96(
s5
)

131 
sw
 
t4
, 92(
s5
)

132 
sw
 
t3
, 88(
s5
)

133 
sw
 
t2
, 84(
s5
)

134 
sw
 
t1
, 80(
s5
)

135 
sw
 
t0
, 76(
s5
)

136 
sw
 
a3
, 72(
s5
)

137 
sw
 
a2
, 68(
s5
)

138 
sw
 
a1
, 64(
s5
)

139 
sw
 
a0
, 60(
s5
)

140 
sw
 
v1
, 56(
s5
)

141 
sw
 
v0
, 52(
s5
)

142 
sw
 
s6
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

143 
sw
 
$1
, 16(
s5
)

147 
mfhi
 
s6
, 
$ac1


148 
sw
 
s6
, 128(
s5
)

149 
mÊo
 
s6
, 
$ac1


150 
sw
 
s6
, 124(
s5
)

152 
mfhi
 
s6
, 
$ac2


153 
sw
 
s6
, 136(
s5
)

154 
mÊo
 
s6
, 
$ac2


155 
sw
 
s6
, 132(
s5
)

157 
mfhi
 
s6
, 
$ac3


158 
sw
 
s6
, 144(
s5
)

159 
mÊo
 
s6
, 
$ac3


160 
sw
 
s6
, 140(
s5
)

163 
rdd•
 
s6


164 
sw
 
s6
, 148(
s5
)

167 
mfhi
 
s6
, 
$ac0


168 
sw
 
s6
, 12(
s5
)

169 
mÊo
 
s6
, 
$ac0


170 
sw
 
s6
, 8(
s5
)

173 
œ
 
s6
, 
uxI¡îru±Ne°ög


174 
lw
 
s6
, (s6)

175 
addiu
 
s6
, s6, -1

176 
b√
 
s6
, 
zîo
, 1f

177 
n›


180 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


181 
sw
 
s5
, (
s6
)

183 .
ídm


186 .
ma¸o
 
p‹tRESTORE_CONTEXT


190 
œ
 
s6
, 
uxI¡îru±Ne°ög


191 
lw
 
s6
, (s6)

192 
addiu
 
s6
, s6, -1

193 
b√
 
s6
, 
zîo
, 1f

194 
n›


195 
œ
 
s6
, 
uxSavedTaskSèckPoöãr


196 
lw
 
s5
, (
s6
)

199 1: 
lw
 
s6
, 128(
s5
)

200 
mthi
 
s6
, 
$ac1


201 
lw
 
s6
, 124(
s5
)

202 
méo
 
s6
, 
$ac1


204 
lw
 
s6
, 136(
s5
)

205 
mthi
 
s6
, 
$ac2


206 
lw
 
s6
, 132(
s5
)

207 
méo
 
s6
, 
$ac2


209 
lw
 
s6
, 144(
s5
)

210 
mthi
 
s6
, 
$ac3


211 
lw
 
s6
, 140(
s5
)

212 
méo
 
s6
, 
$ac3


215 
lw
 
s6
, 148(
s5
)

216 
wrd•
 
s6


218 
lw
 
s6
, 8(
s5
)

219 
méo
 
s6
, 
$ac0


220 
lw
 
s6
, 12(
s5
)

221 
mthi
 
s6
, 
$ac0


222 
lw
 
$1
, 16(
s5
)

226 
lw
 
s6
, 44(
s5
)

227 
lw
 
v0
, 52(
s5
)

228 
lw
 
v1
, 56(
s5
)

229 
lw
 
a0
, 60(
s5
)

230 
lw
 
a1
, 64(
s5
)

231 
lw
 
a2
, 68(
s5
)

232 
lw
 
a3
, 72(
s5
)

233 
lw
 
t0
, 76(
s5
)

234 
lw
 
t1
, 80(
s5
)

235 
lw
 
t2
, 84(
s5
)

236 
lw
 
t3
, 88(
s5
)

237 
lw
 
t4
, 92(
s5
)

238 
lw
 
t5
, 96(
s5
)

239 
lw
 
t6
, 100(
s5
)

240 
lw
 
t7
, 104(
s5
)

241 
lw
 
t8
, 108(
s5
)

242 
lw
 
t9
, 112(
s5
)

243 
lw
 
s8
, 116(
s5
)

244 
lw
 
ø
, 120(
s5
)

247 
di


248 
ehb


251 
œ
 
k0
, 
uxI¡îru±Ne°ög


252 
lw
 
k1
, (
k0
)

253 
addiu
 
k1
, k1, -1

254 
sw
 
k1
, 0(
k0
)

256 
lw
 
k0
, 
	$p‹tSTATUS_STACK_LOCATION
(
s5
)

257 
lw
 
k1
, 
	$p‹tEPC_STACK_LOCATION
(
s5
)

261 
add
 
•
, 
zîo
, 
s5


262 
lw
 
s5
, 40(
•
)

263 
addiu
 
•
, sp, 
p‹tCONTEXT_SIZE


265 
mtc0
 
k0
, 
_CP0_STATUS


266 
mtc0
 
k1
, 
_CP0_EPC


267 
ehb


268 
îë


269 
n›


271 .
ídm


	@portable/MPLAB/PIC32MZ/port.c

70 
	~<xc.h
>

73 
	~"FªeRTOS.h
"

74 
	~"èsk.h
"

76 #i‡!
deföed
(
__PIC32MZ__
)

77 #îr‹ 
This
 
p‹t
 
is
 
desig√d
 
to
 
w‹k
 
wôh
 
XC32
 
⁄
 
PIC32MZ
 
MCUs
. 
PÀa£
 
upd©e
 
your
 
C
 
compûî
 
vîsi⁄
 
‹
 
£âögs
.

80 #if––
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 >= 0x7 ) || ( configMAX_SYSCALL_INTERRUPT_PRIORITY == 0 ) )

81 #îr‹ 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
Àss
 
th™
 7 
™d
 
gª©î
Åhan 0

85 
	#p‹tTIMER_PRESCALE
 8

	)

86 
	#p‹tPRESCALE_BITS
 1

	)

89 
	#p‹tIE_BIT
 ( 0x00000001 )

	)

90 
	#p‹tEXL_BIT
 ( 0x00000002 )

	)

91 
	#p‹tMX_BIT
 ( 0x01000000 )

	)

94 
	#p‹tCORE_SW_0
 ( 0x00000100 )

	)

95 
	#p‹tCORE_SW_1
 ( 0x00000200 )

	)

99 
	#p‹tINITIAL_SR
 ( 
p‹tIE_BIT
 | 
p‹tEXL_BIT
 | 
p‹tMX_BIT
 )

	)

118 #i‚de‡
c⁄figTICK_INTERRUPT_VECTOR


119 
	#c⁄figTICK_INTERRUPT_VECTOR
 
_TIMER_1_VECTOR


	)

120 
	#c⁄figCLEAR_TICK_TIMER_INTERRUPT
(Ë
IFS0CLR
 = 
_IFS0_T1IF_MASK


	)

122 #i‚de‡
c⁄figCLEAR_TICK_TIMER_INTERRUPT


123 #îr‹ 
If
 
c⁄figTICK_INTERRUPT_VECTOR
 
is
 
deföed
 
ö
 
≠∂iˇti⁄
 
code
 
thí
 
c⁄figCLEAR_TICK_TIMER_INTERRUPT
 
mu°
 
Æso
 
be
 defined inápplication code.

130 #ifde‡
c⁄figTASK_RETURN_ADDRESS


131 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

133 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

140 #if–
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 2 )

145 
	#p‹tISR_STACK_FILL_BYTE
 0xì

	)

147 c⁄° 
uöt8_t
 
	gucEx≥˘edSèckByãs
[] = {

148 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

149 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

150 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

151 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE, \

152 
p‹tISR_STACK_FILL_BYTE
,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE,ÖortISR_STACK_FILL_BYTE }; \

154 
	#p‹tCHECK_ISR_STACK
(Ë
	`c⁄figASSERT
––
	`memcmp
––* ) 
xISRSèck
, ( * ) 
ucEx≥˘edSèckByãs
, –ucEx≥˘edSèckByã†ËË=0 ) )

	)

157 
	#p‹tCHECK_ISR_STACK
()

	)

165 
¥vTaskExôEº‹
( );

171 vﬁ©ûê
UBa£Ty≥_t
 
	guxI¡îru±Ne°ög
 = 0x01;

174 
UBa£Ty≥_t
 
	guxSavedTaskSèckPoöãr
 = 0;

177 
SèckTy≥_t
 
	gxISRSèck
[ 
c⁄figISR_STACK_SIZE
 ] = { 0 };

181 c⁄° 
SèckTy≥_t
 * c⁄° 
	gxISRSèckT›
 = &–
xISRSèck
[ 
c⁄figISR_STACK_SIZE
 - 7 ] );

188 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

191 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0xDEADBEEF;

194 
pxT›OfSèck
--;

196 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0x12345678;

197 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
	`_CP0_GET_CAUSE
();

200 
pxT›OfSèck
--;

202 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
p‹tINITIAL_SR
;

203 
pxT›OfSèck
--;

205 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
pxCode
;

206 
pxT›OfSèck
 -= 7;

208 *
pxT›OfSèck
 = (
SèckTy≥_t
) 0x00000000;

209 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
p‹tTASK_RETURN_ADDRESS
;

212 
pxT›OfSèck
 -= 15;

214 *
pxT›OfSèck
 = (
SèckTy≥_t
Ë
pvP¨amëîs
;

215 
pxT›OfSèck
 -= 15;

217  
pxT›OfSèck
;

218 
	}
}

221 
	$¥vTaskExôEº‹
( )

229 
	`c⁄figASSERT
–
uxSavedTaskSèckPoöãr
 == 0UL );

230 
	`p‹tDISABLE_INTERRUPTS
();

232 
	}
}

244 
__©åibuã__
(–
wók
 )Ë
	$vAµliˇti⁄SëupTickTimîI¡îru±
( )

246 c⁄° 
uöt32_t
 
ulCom∑ªM©ch
 = ( (
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tTIMER_PRESCALE
Ë/ 
c⁄figTICK_RATE_HZ
 ) - 1;

248 
T1CON
 = 0x0000;

249 
T1CONbôs
.
TCKPS
 = 
p‹tPRESCALE_BITS
;

250 
PR1
 = 
ulCom∑ªM©ch
;

251 
IPC1bôs
.
T1IP
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

254 
IFS0bôs
.
T1IF
 = 0;

257 
IEC0bôs
.
T1IE
 = 1;

260 
T1CONbôs
.
TON
 = 1;

261 
	}
}

264 
	$vP‹tEndScheduÀr
()

268 
	`c⁄figASSERT
–
uxI¡îru±Ne°ög
 == 1000UL );

269 
	}
}

272 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

274 
	`vP‹tSèπFú°Task
( );

275 *
pxCuºítTCB
;

277 #i‡–
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 2 )

280 
	`mem£t
––* ) 
xISRSèck
, 
p‹tISR_STACK_FILL_BYTE
, ( xISRStack ) );

285 
IFS0CLR
 = 
_IFS0_CS0IF_MASK
;

288 
IPC0CLR
 = 
_IPC0_CS0IP_MASK
;

289 
IPC0SET
 = ( 
c⁄figKERNEL_INTERRUPT_PRIORITY
 << 
_IPC0_CS0IP_POSITION
 );

292 
IEC0CLR
 = 
_IEC0_CS0IE_MASK
;

293 
IEC0SET
 = 1 << 
_IEC0_CS0IE_POSITION
;

297 
	`vAµliˇti⁄SëupTickTimîI¡îru±
();

301 
uxSavedTaskSèckPoöãr
 = *–
UBa£Ty≥_t
 * ) 
pxCuºítTCB
;

302 
	`vP‹tSèπFú°Task
();

308 
	`¥vTaskExôEº‹
();

310  
pdFALSE
;

311 
	}
}

314 
	$vP‹tIn¸emítTick
( )

316 
UBa£Ty≥_t
 
uxSavedSètus
;

318 
uxSavedSètus
 = 
	`uxP‹tSëI¡îru±MaskFromISR
();

320 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

323 
	`_CP0_BIS_CAUSE
–
p‹tCORE_SW_0
 );

326 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–
uxSavedSètus
 );

329 
	`p‹tCHECK_ISR_STACK
();

332 
	`c⁄figCLEAR_TICK_TIMER_INTERRUPT
();

333 
	}
}

336 
UBa£Ty≥_t
 
	$uxP‹tSëI¡îru±MaskFromISR
( )

338 
UBa£Ty≥_t
 
uxSavedSètusRegi°î
;

340 
	`__buûtö_dißbÀ_öãºu±s
();

341 
uxSavedSètusRegi°î
 = 
	`_CP0_GET_STATUS
() | 0x01;

348 
	`_CP0_SET_STATUS
–––
uxSavedSètusRegi°î
 & ( ~
p‹tALL_IPL_BITS
 ) ) ) | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) );

350  
uxSavedSètusRegi°î
;

351 
	}
}

354 
	$vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 
uxSavedSètusRegi°î
 )

356 
	`_CP0_SET_STATUS
–
uxSavedSètusRegi°î
 );

357 
	}
}

	@portable/MPLAB/PIC32MZ/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~<xc.h
>

72 #ifde‡
__˝lu•lus


87 
	#p‹tCHAR
 

	)

88 
	#p‹tFLOAT
 

	)

89 
	#p‹tDOUBLE
 

	)

90 
	#p‹tLONG
 

	)

91 
	#p‹tSHORT
 

	)

92 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

93 
	#p‹tBASE_TYPE
 

	)

95 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

96 
	tBa£Ty≥_t
;

97 
	tUBa£Ty≥_t
;

99 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

100 
uöt16_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

103 
uöt32_t
 
	tTickTy≥_t
;

104 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

110 
	#p‹tSTACK_GROWTH
 -1

	)

111 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

115 
	#p‹tIPL_SHIFT
 ( 10UL )

	)

118 
	#p‹tALL_IPL_BITS
 ( 0x7FUL << 
p‹tIPL_SHIFT
 )

	)

119 
	#p‹tSW0_BIT
 ( 0x01 << 8 )

	)

129 #ifde‡
c⁄figASSERT


130 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

132 
uöt32_t
 
	gulSètus
; \

135 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

138 if–––
	gulSètus
 & 
	gp‹tALL_IPL_BITS
 ) >> 
	gp‹tIPL_SHIFT
 ) < 
	gc⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) \

140 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

141 
_CP0_SET_STATUS
––
ulSètus
 | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) ) ); \

145 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

147 
uöt32_t
 
	gulSètus
; \

150 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

151 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

152 
_CP0_SET_STATUS
––
ulSètus
 | ( 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
p‹tIPL_SHIFT
 ) ) ); \

156 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

158 
uöt32_t
 
	gulSètus
; \

161 
	gulSètus
 = 
_CP0_GET_STATUS
(); \

162 
	gulSètus
 &~
p‹tALL_IPL_BITS
; \

163 
_CP0_SET_STATUS
–
ulSètus
 ); \

167 
vTaskE¡îCrôiˇl
( );

168 
vTaskExôCrôiˇl
( );

169 
	#p‹tCRITICAL_NESTING_IN_TCB
 1

	)

170 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

171 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

173 
UBa£Ty≥_t
 
uxP‹tSëI¡îru±MaskFromISR
();

174 
vP‹tCÀ¨I¡îru±MaskFromISR
–
UBa£Ty≥_t
 );

175 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`uxP‹tSëI¡îru±MaskFromISR
()

	)

176 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedSètusRegi°î
 ) 
	`vP‹tCÀ¨I¡îru±MaskFromISR
–uxSavedSètusRegi°î )

	)

178 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

181 #if–
c⁄figMAX_PRIORITIES
 > 32 )

182 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

186 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

187 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

191 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`_˛z
––uxRódyPri‹ôõ†ËË)

	)

199 
	#p‹tYIELD
(Ë\

	)

201 
uöt32_t
 
	gulCau£
; \

204 
	gulCau£
 = 
_CP0_GET_CAUSE
(); \

205 
	gulCau£
 |
p‹tSW0_BIT
; \

206 
_CP0_SET_CAUSE
–
ulCau£
 ); \

209 
	#p‹tCURRENT_INTERRUPT_PRIORITY
 ( ( 
	`_CP0_GET_STATUS
(Ë& 
p‹tALL_IPL_BITS
 ) >> 
p‹tIPL_SHIFT
 )

	)

210 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
–
p‹tCURRENT_INTERRUPT_PRIORITY
 <
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

212 
	#p‹tNOP
(Ë
__asm
 vﬁ©ûê–"n›" )

	)

217 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
	`__©åibuã__
((
n‹ëu∫
))

	)

218 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

221 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) \

	)

223 
p‹tYIELD
(); \

227 #ifde‡
__DEBUG


228 
	#p‹tREMOVE_STATIC_QUALIFIER


	)

231 #ifde‡
__˝lu•lus


	@portable/MSVC-MingW/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

69 
	~<°dio.h
>

71 #ifde‡
__GNUC__


72 
	~"mmsy°em.h
"

74 #¥agm®
commít
(
lib
, "winmm.lib")

77 
	#p‹tMAX_INTERRUPTS
 ( ( 
uöt32_t
 ) –uöt32_àË* 8UL )

	)

78 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

86 
DWORD
 
WINAPI
 
¥vSimuœãdPîùhîÆTimî
–
LPVOID
 
ÕP¨amëî
 );

92 
¥vPro˚ssSimuœãdI¡îru±s
( );

98 
uöt32_t
 
¥vPro˚ssYõldI¡îru±
( );

99 
uöt32_t
 
¥vPro˚ssTickI¡îru±
( );

105 
BOOL
 
WINAPI
 
¥vEndPro˚ss
–
DWORD
 
dwCålTy≥
 );

117 *
	mpvThªad
;

119 } 
	txThªadSèã
;

123 vﬁ©ûê
uöt32_t
 
	gulPídögI¡îru±s
 = 0UL;

128 *
	gpvI¡îru±Evít
 = 
NULL
;

132 *
	gpvI¡îru±EvítMuãx
 = 
NULL
;

141 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

146 
	$uöt32_t
 (*
ulI§H™dÀr
[ 
p‹tMAX_INTERRUPTS
 ])–Ë{ 0 
	}
};

149 *
pxCuºítTCB
;

152 
Ba£Ty≥_t
 
	gxP‹tRu¬ög
 = 
pdFALSE
;

156 
DWORD
 
WINAPI
 
	$¥vSimuœãdPîùhîÆTimî
–
LPVOID
 
ÕP¨amëî
 )

158 
TickTy≥_t
 
xMöimumWödowsBlockTime
;

159 
TIMECAPS
 
xTimeC≠s
;

162 if–
	`timeGëDevC≠s
–&
xTimeC≠s
, –xTimeC≠†ËË=
MMSYSERR_NOERROR
 )

164 
xMöimumWödowsBlockTime
 = ( 
TickTy≥_t
 ) 
xTimeC≠s
.
wPîiodMö
;

165 
	`timeBegöPîiod
–
xTimeC≠s
.
wPîiodMö
 );

169 
	`SëC⁄sﬁeCålH™dÀr
–
¥vEndPro˚ss
, 
TRUE
 );

173 
xMöimumWödowsBlockTime
 = ( 
TickTy≥_t
 ) 20;

177 –Ë
ÕP¨amëî
;

187 if–
p‹tTICK_PERIOD_MS
 < 
xMöimumWödowsBlockTime
 )

189 
	`SÀï
–
xMöimumWödowsBlockTime
 );

193 
	`SÀï
–
p‹tTICK_PERIOD_MS
 );

196 
	`c⁄figASSERT
–
xP‹tRu¬ög
 );

198 
	`WaôF‹SögÀObje˘
–
pvI¡îru±EvítMuãx
, 
INFINITE
 );

201 
ulPídögI¡îru±s
 |–1 << 
p‹tINTERRUPT_TICK
 );

205 if–
ulCrôiˇlNe°ög
 == 0 )

207 
	`SëEvít
–
pvI¡îru±Evít
 );

212 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

215 #ifde‡
__GNUC__


220 
	}
}

223 
BOOL
 
WINAPI
 
	$¥vEndPro˚ss
–
DWORD
 
dwCålTy≥
 )

225 
TIMECAPS
 
xTimeC≠s
;

227 –Ë
dwCålTy≥
;

229 if–
	`timeGëDevC≠s
–&
xTimeC≠s
, –xTimeC≠†ËË=
MMSYSERR_NOERROR
 )

233 
	`timeEndPîiod
–
xTimeC≠s
.
wPîiodMö
 );

236  
pdPASS
;

237 
	}
}

240 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

242 
xThªadSèã
 *
pxThªadSèã
 = 
NULL
;

243 
öt8_t
 *
pcT›OfSèck
 = ( i¡8_à* ) 
pxT›OfSèck
;

251 
pxThªadSèã
 = ( 
xThªadSèã
 * ) ( 
pcT›OfSèck
 - ( xThreadState ) );

254 
pxThªadSèã
->
pvThªad
 = 
	`Cª©eThªad
–
NULL
, 0, ( 
LPTHREAD_START_ROUTINE
 ) 
pxCode
, 
pvP¨amëîs
, 
CREATE_SUSPENDED
, NULL );

255 
	`c⁄figASSERT
–
pxThªadSèã
->
pvThªad
 );

256 
	`SëThªadAfföôyMask
–
pxThªadSèã
->
pvThªad
, 0x01 );

257 
	`SëThªadPri‹ôyBoo°
–
pxThªadSèã
->
pvThªad
, 
TRUE
 );

258 
	`SëThªadPri‹ôy
–
pxThªadSèã
->
pvThªad
, 
THREAD_PRIORITY_IDLE
 );

260  ( 
SèckTy≥_t
 * ) 
pxThªadSèã
;

261 
	}
}

264 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

266 *
pvH™dÀ
;

267 
öt32_t
 
lSuc˚ss
 = 
pdPASS
;

268 
xThªadSèã
 *
pxThªadSèã
;

271 
	`vP‹tSëI¡îru±H™dÀr
–
p‹tINTERRUPT_YIELD
, 
¥vPro˚ssYõldI¡îru±
 );

272 
	`vP‹tSëI¡îru±H™dÀr
–
p‹tINTERRUPT_TICK
, 
¥vPro˚ssTickI¡îru±
 );

276 
pvI¡îru±EvítMuãx
 = 
	`Cª©eMuãx
–
NULL
, 
FALSE
, NULL );

277 
pvI¡îru±Evít
 = 
	`Cª©eEvít
–
NULL
, 
FALSE
, FALSE, NULL );

279 if––
pvI¡îru±EvítMuãx
 =
NULL
 ) || ( 
pvI¡îru±Evít
 == NULL ) )

281 
lSuc˚ss
 = 
pdFAIL
;

287 
pvH™dÀ
 = 
	`GëCuºítThªad
();

288 if–
pvH™dÀ
 =
NULL
 )

290 
lSuc˚ss
 = 
pdFAIL
;

293 if–
lSuc˚ss
 =
pdPASS
 )

295 if–
	`SëThªadPri‹ôy
–
pvH™dÀ
, 
THREAD_PRIORITY_NORMAL
 ) == 0 )

297 
lSuc˚ss
 = 
pdFAIL
;

299 
	`SëThªadPri‹ôyBoo°
–
pvH™dÀ
, 
TRUE
 );

300 
	`SëThªadAfföôyMask
–
pvH™dÀ
, 0x01 );

303 if–
lSuc˚ss
 =
pdPASS
 )

309 
pvH™dÀ
 = 
	`Cª©eThªad
–
NULL
, 0, 
¥vSimuœãdPîùhîÆTimî
, NULL, 0, NULL );

310 if–
pvH™dÀ
 !
NULL
 )

312 
	`SëThªadPri‹ôy
–
pvH™dÀ
, 
THREAD_PRIORITY_BELOW_NORMAL
 );

313 
	`SëThªadPri‹ôyBoo°
–
pvH™dÀ
, 
TRUE
 );

314 
	`SëThªadAfföôyMask
–
pvH™dÀ
, 0x01 );

319 
pxThªadSèã
 = ( 
xThªadSèã
 * ) *––
uöt32_t
 * ) 
pxCuºítTCB
 );

320 
ulCrôiˇlNe°ög
 = 
p‹tNO_CRITICAL_NESTING
;

325 
	`ResumeThªad
–
pxThªadSèã
->
pvThªad
 );

329 
	`¥vPro˚ssSimuœãdI¡îru±s
();

335 
	}
}

338 
uöt32_t
 
	$¥vPro˚ssYõldI¡îru±
( )

340  
pdTRUE
;

341 
	}
}

344 
uöt32_t
 
	$¥vPro˚ssTickI¡îru±
( )

346 
uöt32_t
 
ulSwôchRequúed
;

349 
	`c⁄figASSERT
–
xP‹tRu¬ög
 );

350 
ulSwôchRequúed
 = ( 
uöt32_t
 ) 
	`xTaskIn¸emítTick
();

352  
ulSwôchRequúed
;

353 
	}
}

356 
	$¥vPro˚ssSimuœãdI¡îru±s
( )

358 
uöt32_t
 
ulSwôchRequúed
, 
i
;

359 
xThªadSèã
 *
pxThªadSèã
;

360 *
pvObje˘Li°
[ 2 ];

365 
pvObje˘Li°
[ 0 ] = 
pvI¡îru±EvítMuãx
;

366 
pvObje˘Li°
[ 1 ] = 
pvI¡îru±Evít
;

370 
ulPídögI¡îru±s
 |–1 << 
p‹tINTERRUPT_TICK
 );

371 
	`SëEvít
–
pvI¡îru±Evít
 );

373 
xP‹tRu¬ög
 = 
pdTRUE
;

377 
	`WaôF‹Mu…ùÀObje˘s
––
pvObje˘Li°
 ) / –* ),ÖvObje˘Li°, 
TRUE
, 
INFINITE
 );

381 
ulSwôchRequúed
 = 
pdFALSE
;

385  
i
 = 0; i < 
p‹tMAX_INTERRUPTS
; i++ )

388 if–
ulPídögI¡îru±s
 & ( 1UL << 
i
 ) )

391 if–
ulI§H™dÀr
[ 
i
 ] !
NULL
 )

394 if–
ulI§H™dÀr
[ 
i
 ](Ë!
pdFALSE
 )

396 
ulSwôchRequúed
 |–1 << 
i
 );

401 
ulPídögI¡îru±s
 &~–1UL << 
i
 );

405 if–
ulSwôchRequúed
 !
pdFALSE
 )

407 *
pvOldCuºítTCB
;

409 
pvOldCuºítTCB
 = 
pxCuºítTCB
;

412 
	`vTaskSwôchC⁄ãxt
();

416 if–
pvOldCuºítTCB
 !
pxCuºítTCB
 )

419 
pxThªadSèã
 = ( 
xThªadSèã
 *Ë*––
uöt32_t
 * ) 
pvOldCuºítTCB
 );

420 
	`Su•ídThªad
–
pxThªadSèã
->
pvThªad
 );

424 
pxThªadSèã
 = ( 
xThªadSèã
 * ) ( *–
uöt32_t
 *Ë
pxCuºítTCB
 );

425 
	`ResumeThªad
–
pxThªadSèã
->
pvThªad
 );

429 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

431 
	}
}

434 
	$vP‹tDñëeThªad
–*
pvTaskToDñëe
 )

436 
xThªadSèã
 *
pxThªadSèã
;

437 
uöt32_t
 
ulEº‹Code
;

440 –Ë
ulEº‹Code
;

443 
pxThªadSèã
 = ( 
xThªadSèã
 * ) ( *–
uöt32_t
 *Ë
pvTaskToDñëe
 );

449 if–
pxThªadSèã
->
pvThªad
 !
NULL
 )

451 
	`WaôF‹SögÀObje˘
–
pvI¡îru±EvítMuãx
, 
INFINITE
 );

453 
ulEº‹Code
 = 
	`Tîmö©eThªad
–
pxThªadSèã
->
pvThªad
, 0 );

454 
	`c⁄figASSERT
–
ulEº‹Code
 );

456 
ulEº‹Code
 = 
	`Clo£H™dÀ
–
pxThªadSèã
->
pvThªad
 );

457 
	`c⁄figASSERT
–
ulEº‹Code
 );

459 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

461 
	}
}

464 
	$vP‹tClo£Ru¬ögThªad
–*
pvTaskToDñëe
, vﬁ©ûê
Ba£Ty≥_t
 *
pxPídYõld
 )

466 
xThªadSèã
 *
pxThªadSèã
;

467 *
pvThªad
;

468 
uöt32_t
 
ulEº‹Code
;

471 –Ë
ulEº‹Code
;

474 
pxThªadSèã
 = ( 
xThªadSèã
 * ) ( *–
uöt32_t
 *Ë
pvTaskToDñëe
 );

475 
pvThªad
 = 
pxThªadSèã
->pvThread;

481 
	`SëThªadPri‹ôy
–
pvThªad
, 
THREAD_PRIORITY_ABOVE_NORMAL
 );

485 *
pxPídYõld
 = 
pdTRUE
;

489 
pxThªadSèã
->
pvThªad
 = 
NULL
;

492 
ulEº‹Code
 = 
	`Clo£H™dÀ
–
pvThªad
 );

493 
	`c⁄figASSERT
–
ulEº‹Code
 );

495 
	`ExôThªad
( 0 );

496 
	}
}

499 
	$vP‹tEndScheduÀr
( )

502 
	`Tîmö©ePro˚ss
–
	`GëCuºítPro˚ss
(), 0 );

503 
	}
}

506 
	$vP‹tGíî©eSimuœãdI¡îru±
–
uöt32_t
 
ulI¡îru±Numbî
 )

508 
	`c⁄figASSERT
–
xP‹tRu¬ög
 );

510 if––
ulI¡îru±Numbî
 < 
p‹tMAX_INTERRUPTS
 ) && ( 
pvI¡îru±EvítMuãx
 !
NULL
 ) )

513 
	`WaôF‹SögÀObje˘
–
pvI¡îru±EvítMuãx
, 
INFINITE
 );

514 
ulPídögI¡îru±s
 |–1 << 
ulI¡îru±Numbî
 );

519 if–
ulCrôiˇlNe°ög
 == 0 )

521 
	`SëEvít
–
pvI¡îru±Evít
 );

524 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

526 
	}
}

529 
vP‹tSëI¡îru±H™dÀr
–
uöt32_t
 
ulI¡îru±Numbî
, 
	$uöt32_t
 (*
pvH™dÀr
)( ) )

531 if–
ulI¡îru±Numbî
 < 
p‹tMAX_INTERRUPTS
 )

533 if–
pvI¡îru±EvítMuãx
 !
NULL
 )

535 
	`WaôF‹SögÀObje˘
–
pvI¡îru±EvítMuãx
, 
INFINITE
 );

536 
ulI§H™dÀr
[ 
ulI¡îru±Numbî
 ] = 
pvH™dÀr
;

537 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

541 
ulI§H™dÀr
[ 
ulI¡îru±Numbî
 ] = 
pvH™dÀr
;

544 
	}
}

547 
	$vP‹tE¡îCrôiˇl
( )

549 if–
xP‹tRu¬ög
 =
pdTRUE
 )

553 
	`WaôF‹SögÀObje˘
–
pvI¡îru±EvítMuãx
, 
INFINITE
 );

554 
ulCrôiˇlNe°ög
++;

558 
ulCrôiˇlNe°ög
++;

560 
	}
}

563 
	$vP‹tExôCrôiˇl
( )

565 
öt32_t
 
lMuãxNìdsRñósög
;

570 
lMuãxNìdsRñósög
 = 
pdTRUE
;

572 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

574 if–
ulCrôiˇlNe°ög
 =–
p‹tNO_CRITICAL_NESTING
 + 1 ) )

576 
ulCrôiˇlNe°ög
--;

580 if–
ulPídögI¡îru±s
 != 0UL )

582 
	`c⁄figASSERT
–
xP‹tRu¬ög
 );

583 
	`SëEvít
–
pvI¡îru±Evít
 );

587 
lMuãxNìdsRñósög
 = 
pdFALSE
;

588 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

595 
ulCrôiˇlNe°ög
--;

599 if–
pvI¡îru±EvítMuãx
 !
NULL
 )

601 if–
lMuãxNìdsRñósög
 =
pdTRUE
 )

603 
	`c⁄figASSERT
–
xP‹tRu¬ög
 );

604 
	`Rñó£Muãx
–
pvI¡îru±EvítMuãx
 );

607 
	}
}

	@portable/MSVC-MingW/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~<Wödows.h
>

75 
	#p‹tCHAR
 

	)

76 
	#p‹tFLOAT
 

	)

77 
	#p‹tDOUBLE
 

	)

78 
	#p‹tLONG
 

	)

79 
	#p‹tSHORT
 

	)

80 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

81 
	#p‹tBASE_TYPE
 

	)

83 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

84 
	tBa£Ty≥_t
;

85 
	tUBa£Ty≥_t
;

88 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

89 
uöt16_t
 
	tTickTy≥_t
;

90 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

92 
uöt32_t
 
	tTickTy≥_t
;

93 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

97 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

98 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

99 
	#p‹tBYTE_ALIGNMENT
 4

	)

101 
	#p‹tYIELD
(Ë
	`vP‹tGíî©eSimuœãdI¡îru±
–
p‹tINTERRUPT_YIELD
 )

	)

103 
vP‹tClo£Ru¬ögThªad
–*
pvTaskToDñëe
, vﬁ©ûê
Ba£Ty≥_t
 *
pxPídYõld
 );

104 
vP‹tDñëeThªad
–*
pvThªadToDñëe
 );

105 
	#p‹tCLEAN_UP_TCB
–
pxTCB
 ) 
	`vP‹tDñëeThªad
–pxTCB )

	)

106 
	#p‹tPRE_TASK_DELETE_HOOK
–
pvTaskToDñëe
, 
pxPídYõld
 ) 
	`vP‹tClo£Ru¬ögThªad
––pvTaskToDñëê), (ÖxPídYõld ) )

	)

107 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

108 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tExôCrôiˇl
()

	)

111 
vP‹tE¡îCrôiˇl
( );

112 
vP‹tExôCrôiˇl
( );

114 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

115 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

117 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

120 #if–
c⁄figMAX_PRIORITIES
 > 32 )

121 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

125 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

126 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

131 #ifde‡
__GNUC__


132 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) \

	)

133 
__asm
 volatile( "mov %0, %%eax \n\t" \

136 :"Ù"(
uxT›Pri‹ôy
Ë: "r"(
uxRódyPri‹ôõs
) : "eax" )

140 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) 
	`_BôSˇnRevî£
––
DWORD
 * ) &–uxT›Pri‹ôy ), ( uxRódyPri‹ôõ†Ë)

	)

145 #i‚de‡
__GNUC__


146 
__¥agma
–
	$w¨nög
–
dißbÀ
:4211 ) )

151 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

152 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*ÖvP¨amëî†)

	)

155 
	#p‹tINTERRUPT_YIELD
 ( 0UL )

	)

156 
	#p‹tINTERRUPT_TICK
 ( 1UL )

	)

163 
	`vP‹tGíî©eSimuœãdI¡îru±
–
uöt32_t
 
ulI¡îru±Numbî
 );

174 
	`vP‹tSëI¡îru±H™dÀr
–
uöt32_t
 
ulI¡îru±Numbî
, 
	$uöt32_t
 (*
pvH™dÀr
)( ) );

	@portable/MemMang/heap_1.c

74 
	~<°dlib.h
>

79 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

81 
	~"FªeRTOS.h
"

82 
	~"èsk.h
"

84 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 
	#c⁄figADJUSTED_HEAP_SIZE
 ( 
c⁄figTOTAL_HEAP_SIZE
 - 
p‹tBYTE_ALIGNMENT
 )

	)

90 
uöt8_t
 
	gucHóp
[ 
c⁄figTOTAL_HEAP_SIZE
 ];

91 
size_t
 
	gxNextFªeByã
 = ( size_t ) 0;

95 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

97 *
pvRëu∫
 = 
NULL
;

98 
uöt8_t
 *
pucAlig√dHóp
 = 
NULL
;

101 #i‡
p‹tBYTE_ALIGNMENT
 != 1

102 if–
xW™ãdSize
 & 
p‹tBYTE_ALIGNMENT_MASK
 )

105 
xW™ãdSize
 +–
p‹tBYTE_ALIGNMENT
 - ( xW™ãdSizê& 
p‹tBYTE_ALIGNMENT_MASK
 ) );

109 
	`vTaskSu•ídAŒ
();

111 if–
pucAlig√dHóp
 =
NULL
 )

114 
pucAlig√dHóp
 = ( 
uöt8_t
 * ) ( ( ( 
p‹tPOINTER_SIZE_TYPE
 ) &
ucHóp
[ 
p‹tBYTE_ALIGNMENT
 ] ) & ( (Ö‹tPOINTER_SIZE_TYPE ) ~
p‹tBYTE_ALIGNMENT_MASK
 ) );

118 if–––
xNextFªeByã
 + 
xW™ãdSize
 ) < 
c⁄figADJUSTED_HEAP_SIZE
 ) &&

119 ––
xNextFªeByã
 + 
xW™ãdSize
 ) > xNextFreeByte ) )

123 
pvRëu∫
 = 
pucAlig√dHóp
 + 
xNextFªeByã
;

124 
xNextFªeByã
 +
xW™ãdSize
;

127 
	`åa˚MALLOC
–
pvRëu∫
, 
xW™ãdSize
 );

129 
	`xTaskResumeAŒ
();

131 #if–
c⁄figUSE_MALLOC_FAILED_HOOK
 == 1 )

133 if–
pvRëu∫
 =
NULL
 )

135 
	`vAµliˇti⁄MÆlocFaûedHook
( );

136 
	`vAµliˇti⁄MÆlocFaûedHook
();

141  
pvRëu∫
;

142 
	}
}

145 
	$vP‹tFªe
–*
pv
 )

150 –Ë
pv
;

153 
	`c⁄figASSERT
–
pv
 =
NULL
 );

154 
	}
}

157 
	$vP‹tInôüli£Blocks
( )

160 
xNextFªeByã
 = ( 
size_t
 ) 0;

161 
	}
}

164 
size_t
 
	$xP‹tGëFªeHópSize
( )

166  ( 
c⁄figADJUSTED_HEAP_SIZE
 - 
xNextFªeByã
 );

167 
	}
}

	@portable/MemMang/heap_2.c

75 
	~<°dlib.h
>

80 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

82 
	~"FªeRTOS.h
"

83 
	~"èsk.h
"

85 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


88 
	#c⁄figADJUSTED_HEAP_SIZE
 ( 
c⁄figTOTAL_HEAP_SIZE
 - 
p‹tBYTE_ALIGNMENT
 )

	)

93 
¥vHópInô
( );

96 
uöt8_t
 
	gucHóp
[ 
c⁄figTOTAL_HEAP_SIZE
 ];

100 
	sA_BLOCK_LINK


102 
A_BLOCK_LINK
 *
	mpxNextFªeBlock
;

103 
size_t
 
	mxBlockSize
;

104 } 
	tBlockLök_t
;

107 c⁄° 
uöt16_t
 
	ghópSTRUCT_SIZE
 = ( (  ( 
BlockLök_t
 ) + ( 
p‹tBYTE_ALIGNMENT
 - 1 ) ) & ~
p‹tBYTE_ALIGNMENT_MASK
 );

108 
	#hópMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
hópSTRUCT_SIZE
 * 2 ) )

	)

111 
BlockLök_t
 
	gxSèπ
, 
	gxEnd
;

115 
size_t
 
	gxFªeByãsRemaöög
 = 
c⁄figADJUSTED_HEAP_SIZE
;

124 
	#¥vIn£πBlockI¡oFªeLi°
–
pxBlockToIn£π
 ) \

	)

126 
BlockLök_t
 *
	gpxIãøt‹
; \

127 
size_t
 
	gxBlockSize
; \

129 
	gxBlockSize
 = 
pxBlockToIn£π
->
xBlockSize
; \

133  
	gpxIãøt‹
 = &
xSèπ
;ÖxIãøt‹->
	gpxNextFªeBlock
->
	gxBlockSize
 < xBlockSize;ÖxIãøt‹ = 
pxIãøt‹
->
pxNextFªeBlock
 ) \

140 
pxBlockToIn£π
->
pxNextFªeBlock
 = 
pxIãøt‹
->pxNextFreeBlock; \

141 
	gpxIãøt‹
->
	gpxNextFªeBlock
 = 
pxBlockToIn£π
; \

145 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

147 
BlockLök_t
 *
pxBlock
, *
pxPªviousBlock
, *
pxNewBlockLök
;

148 
Ba£Ty≥_t
 
xHópHasBìnInôüli£d
 = 
pdFALSE
;

149 *
pvRëu∫
 = 
NULL
;

151 
	`vTaskSu•ídAŒ
();

155 if–
xHópHasBìnInôüli£d
 =
pdFALSE
 )

157 
	`¥vHópInô
();

158 
xHópHasBìnInôüli£d
 = 
pdTRUE
;

163 if–
xW™ãdSize
 > 0 )

165 
xW™ãdSize
 +
hópSTRUCT_SIZE
;

168 if––
xW™ãdSize
 & 
p‹tBYTE_ALIGNMENT_MASK
 ) != 0 )

171 
xW™ãdSize
 +–
p‹tBYTE_ALIGNMENT
 - ( xW™ãdSizê& 
p‹tBYTE_ALIGNMENT_MASK
 ) );

175 if––
xW™ãdSize
 > 0 ) && ( xW™ãdSizê< 
c⁄figADJUSTED_HEAP_SIZE
 ) )

179 
pxPªviousBlock
 = &
xSèπ
;

180 
pxBlock
 = 
xSèπ
.
pxNextFªeBlock
;

181  ( 
pxBlock
->
xBlockSize
 < 
xW™ãdSize
 ) && (ÖxBlock->
pxNextFªeBlock
 !
NULL
 ) )

183 
pxPªviousBlock
 = 
pxBlock
;

184 
pxBlock
 =ÖxBlock->
pxNextFªeBlock
;

188 if–
pxBlock
 !&
xEnd
 )

192 
pvRëu∫
 = ( * ) ( ( ( 
uöt8_t
 * ) 
pxPªviousBlock
->
pxNextFªeBlock
 ) + 
hópSTRUCT_SIZE
 );

196 
pxPªviousBlock
->
pxNextFªeBlock
 = 
pxBlock
->pxNextFreeBlock;

199 if––
pxBlock
->
xBlockSize
 - 
xW™ãdSize
 ) > 
hópMINIMUM_BLOCK_SIZE
 )

204 
pxNewBlockLök
 = ( * ) ( ( ( 
uöt8_t
 * ) 
pxBlock
 ) + 
xW™ãdSize
 );

208 
pxNewBlockLök
->
xBlockSize
 = 
pxBlock
->xBlockSizê- 
xW™ãdSize
;

209 
pxBlock
->
xBlockSize
 = 
xW™ãdSize
;

212 
	`¥vIn£πBlockI¡oFªeLi°
––
pxNewBlockLök
 ) );

215 
xFªeByãsRemaöög
 -
pxBlock
->
xBlockSize
;

219 
	`åa˚MALLOC
–
pvRëu∫
, 
xW™ãdSize
 );

221 
	`xTaskResumeAŒ
();

223 #if–
c⁄figUSE_MALLOC_FAILED_HOOK
 == 1 )

225 if–
pvRëu∫
 =
NULL
 )

227 
	`vAµliˇti⁄MÆlocFaûedHook
( );

228 
	`vAµliˇti⁄MÆlocFaûedHook
();

233  
pvRëu∫
;

234 
	}
}

237 
	$vP‹tFªe
–*
pv
 )

239 
uöt8_t
 *
puc
 = ( uöt8_à* ) 
pv
;

240 
BlockLök_t
 *
pxLök
;

242 if–
pv
 !
NULL
 )

246 
puc
 -
hópSTRUCT_SIZE
;

250 
pxLök
 = ( * ) 
puc
;

252 
	`vTaskSu•ídAŒ
();

255 
	`¥vIn£πBlockI¡oFªeLi°
–––
BlockLök_t
 * ) 
pxLök
 ) );

256 
xFªeByãsRemaöög
 +
pxLök
->
xBlockSize
;

257 
	`åa˚FREE
–
pv
, 
pxLök
->
xBlockSize
 );

259 
	`xTaskResumeAŒ
();

261 
	}
}

264 
size_t
 
	$xP‹tGëFªeHópSize
( )

266  
xFªeByãsRemaöög
;

267 
	}
}

270 
	$vP‹tInôüli£Blocks
( )

273 
	}
}

276 
	$¥vHópInô
( )

278 
BlockLök_t
 *
pxFú°FªeBlock
;

279 
uöt8_t
 *
pucAlig√dHóp
;

282 
pucAlig√dHóp
 = ( 
uöt8_t
 * ) ( ( ( 
p‹tPOINTER_SIZE_TYPE
 ) &
ucHóp
[ 
p‹tBYTE_ALIGNMENT
 ] ) & ( (Ö‹tPOINTER_SIZE_TYPE ) ~
p‹tBYTE_ALIGNMENT_MASK
 ) );

286 
xSèπ
.
pxNextFªeBlock
 = ( * ) 
pucAlig√dHóp
;

287 
xSèπ
.
xBlockSize
 = ( 
size_t
 ) 0;

290 
xEnd
.
xBlockSize
 = 
c⁄figADJUSTED_HEAP_SIZE
;

291 
xEnd
.
pxNextFªeBlock
 = 
NULL
;

295 
pxFú°FªeBlock
 = ( * ) 
pucAlig√dHóp
;

296 
pxFú°FªeBlock
->
xBlockSize
 = 
c⁄figADJUSTED_HEAP_SIZE
;

297 
pxFú°FªeBlock
->
pxNextFªeBlock
 = &
xEnd
;

298 
	}
}

	@portable/MemMang/heap_3.c

78 
	~<°dlib.h
>

83 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

85 
	~"FªeRTOS.h
"

86 
	~"èsk.h
"

88 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


92 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

94 *
pvRëu∫
;

96 
	`vTaskSu•ídAŒ
();

98 
pvRëu∫
 = 
	`mÆloc
–
xW™ãdSize
 );

99 
	`åa˚MALLOC
–
pvRëu∫
, 
xW™ãdSize
 );

101 
	`xTaskResumeAŒ
();

103 #if–
c⁄figUSE_MALLOC_FAILED_HOOK
 == 1 )

105 if–
pvRëu∫
 =
NULL
 )

107 
	`vAµliˇti⁄MÆlocFaûedHook
( );

108 
	`vAµliˇti⁄MÆlocFaûedHook
();

113  
pvRëu∫
;

114 
	}
}

117 
	$vP‹tFªe
–*
pv
 )

119 if–
pv
 )

121 
	`vTaskSu•ídAŒ
();

123 
	`‰ì
–
pv
 );

124 
	`åa˚FREE
–
pv
, 0 );

126 
	`xTaskResumeAŒ
();

128 
	}
}

	@portable/MemMang/heap_4.c

74 
	~<°dlib.h
>

79 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

81 
	~"FªeRTOS.h
"

82 
	~"èsk.h
"

84 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 
	#hópMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
hópSTRUCT_SIZE
 * 2 ) )

	)

90 
	#hópBITS_PER_BYTE
 ( ( 
size_t
 ) 8 )

	)

93 
	#hópADJUSTED_HEAP_SIZE
 ( 
c⁄figTOTAL_HEAP_SIZE
 - 
p‹tBYTE_ALIGNMENT
 )

	)

96 
uöt8_t
 
	gucHóp
[ 
c⁄figTOTAL_HEAP_SIZE
 ];

100 
	sA_BLOCK_LINK


102 
A_BLOCK_LINK
 *
	mpxNextFªeBlock
;

103 
size_t
 
	mxBlockSize
;

104 } 
	tBlockLök_t
;

114 
¥vIn£πBlockI¡oFªeLi°
–
BlockLök_t
 *
pxBlockToIn£π
 );

120 
¥vHópInô
( );

126 c⁄° 
uöt16_t
 
	ghópSTRUCT_SIZE
 = ( (  ( 
BlockLök_t
 ) + ( 
p‹tBYTE_ALIGNMENT
 - 1 ) ) & ~
p‹tBYTE_ALIGNMENT_MASK
 );

129 c⁄° 
size_t
 
	gxTŸÆHópSize
 = ( ( size_àË
hópADJUSTED_HEAP_SIZE
 ) & ( ( size_àË~
p‹tBYTE_ALIGNMENT_MASK
 );

132 
BlockLök_t
 
	gxSèπ
, *
	gpxEnd
 = 
NULL
;

136 
size_t
 
	gxFªeByãsRemaöög
 = ( ( size_àË
hópADJUSTED_HEAP_SIZE
 ) & ( ( size_àË~
p‹tBYTE_ALIGNMENT_MASK
 );

137 
size_t
 
	gxMöimumEvîFªeByãsRemaöög
 = ( ( size_àË
hópADJUSTED_HEAP_SIZE
 ) & ( ( size_àË~
p‹tBYTE_ALIGNMENT_MASK
 );

143 
size_t
 
	gxBlockAŒoˇãdBô
 = 0;

147 *
	$pvP‹tMÆloc
–
size_t
 
xW™ãdSize
 )

149 
BlockLök_t
 *
pxBlock
, *
pxPªviousBlock
, *
pxNewBlockLök
;

150 *
pvRëu∫
 = 
NULL
;

152 
	`vTaskSu•ídAŒ
();

156 if–
pxEnd
 =
NULL
 )

158 
	`¥vHópInô
();

162 
	`mtCOVERAGE_TEST_MARKER
();

169 if––
xW™ãdSize
 & 
xBlockAŒoˇãdBô
 ) == 0 )

173 if–
xW™ãdSize
 > 0 )

175 
xW™ãdSize
 +
hópSTRUCT_SIZE
;

179 if––
xW™ãdSize
 & 
p‹tBYTE_ALIGNMENT_MASK
 ) != 0x00 )

182 
xW™ãdSize
 +–
p‹tBYTE_ALIGNMENT
 - ( xW™ãdSizê& 
p‹tBYTE_ALIGNMENT_MASK
 ) );

186 
	`mtCOVERAGE_TEST_MARKER
();

191 
	`mtCOVERAGE_TEST_MARKER
();

194 if––
xW™ãdSize
 > 0 ) && ( xW™ãdSizê<
xFªeByãsRemaöög
 ) )

198 
pxPªviousBlock
 = &
xSèπ
;

199 
pxBlock
 = 
xSèπ
.
pxNextFªeBlock
;

200  ( 
pxBlock
->
xBlockSize
 < 
xW™ãdSize
 ) && (ÖxBlock->
pxNextFªeBlock
 !
NULL
 ) )

202 
pxPªviousBlock
 = 
pxBlock
;

203 
pxBlock
 =ÖxBlock->
pxNextFªeBlock
;

208 if–
pxBlock
 !
pxEnd
 )

212 
pvRëu∫
 = ( * ) ( ( ( 
uöt8_t
 * ) 
pxPªviousBlock
->
pxNextFªeBlock
 ) + 
hópSTRUCT_SIZE
 );

216 
pxPªviousBlock
->
pxNextFªeBlock
 = 
pxBlock
->pxNextFreeBlock;

220 if––
pxBlock
->
xBlockSize
 - 
xW™ãdSize
 ) > 
hópMINIMUM_BLOCK_SIZE
 )

226 
pxNewBlockLök
 = ( * ) ( ( ( 
uöt8_t
 * ) 
pxBlock
 ) + 
xW™ãdSize
 );

230 
pxNewBlockLök
->
xBlockSize
 = 
pxBlock
->xBlockSizê- 
xW™ãdSize
;

231 
pxBlock
->
xBlockSize
 = 
xW™ãdSize
;

234 
	`¥vIn£πBlockI¡oFªeLi°
––
pxNewBlockLök
 ) );

238 
	`mtCOVERAGE_TEST_MARKER
();

241 
xFªeByãsRemaöög
 -
pxBlock
->
xBlockSize
;

243 if–
xFªeByãsRemaöög
 < 
xMöimumEvîFªeByãsRemaöög
 )

245 
xMöimumEvîFªeByãsRemaöög
 = 
xFªeByãsRemaöög
;

249 
	`mtCOVERAGE_TEST_MARKER
();

254 
pxBlock
->
xBlockSize
 |
xBlockAŒoˇãdBô
;

255 
pxBlock
->
pxNextFªeBlock
 = 
NULL
;

259 
	`mtCOVERAGE_TEST_MARKER
();

264 
	`mtCOVERAGE_TEST_MARKER
();

269 
	`mtCOVERAGE_TEST_MARKER
();

272 
	`åa˚MALLOC
–
pvRëu∫
, 
xW™ãdSize
 );

274 
	`xTaskResumeAŒ
();

276 #if–
c⁄figUSE_MALLOC_FAILED_HOOK
 == 1 )

278 if–
pvRëu∫
 =
NULL
 )

280 
	`vAµliˇti⁄MÆlocFaûedHook
( );

281 
	`vAµliˇti⁄MÆlocFaûedHook
();

285 
	`mtCOVERAGE_TEST_MARKER
();

290  
pvRëu∫
;

291 
	}
}

294 
	$vP‹tFªe
–*
pv
 )

296 
uöt8_t
 *
puc
 = ( uöt8_à* ) 
pv
;

297 
BlockLök_t
 *
pxLök
;

299 if–
pv
 !
NULL
 )

303 
puc
 -
hópSTRUCT_SIZE
;

306 
pxLök
 = ( * ) 
puc
;

309 
	`c⁄figASSERT
––
pxLök
->
xBlockSize
 & 
xBlockAŒoˇãdBô
 ) != 0 );

310 
	`c⁄figASSERT
–
pxLök
->
pxNextFªeBlock
 =
NULL
 );

312 if––
pxLök
->
xBlockSize
 & 
xBlockAŒoˇãdBô
 ) != 0 )

314 if–
pxLök
->
pxNextFªeBlock
 =
NULL
 )

318 
pxLök
->
xBlockSize
 &~
xBlockAŒoˇãdBô
;

320 
	`vTaskSu•ídAŒ
();

323 
xFªeByãsRemaöög
 +
pxLök
->
xBlockSize
;

324 
	`åa˚FREE
–
pv
, 
pxLök
->
xBlockSize
 );

325 
	`¥vIn£πBlockI¡oFªeLi°
–––
BlockLök_t
 * ) 
pxLök
 ) );

327 
	`xTaskResumeAŒ
();

331 
	`mtCOVERAGE_TEST_MARKER
();

336 
	`mtCOVERAGE_TEST_MARKER
();

339 
	}
}

342 
size_t
 
	$xP‹tGëFªeHópSize
( )

344  
xFªeByãsRemaöög
;

345 
	}
}

348 
size_t
 
	$xP‹tGëMöimumEvîFªeHópSize
( )

350  
xMöimumEvîFªeByãsRemaöög
;

351 
	}
}

354 
	$vP‹tInôüli£Blocks
( )

357 
	}
}

360 
	$¥vHópInô
( )

362 
BlockLök_t
 *
pxFú°FªeBlock
;

363 
uöt8_t
 *
pucHópEnd
, *
pucAlig√dHóp
;

366 
pucAlig√dHóp
 = ( 
uöt8_t
 * ) ( ( ( 
p‹tPOINTER_SIZE_TYPE
 ) &
ucHóp
[ 
p‹tBYTE_ALIGNMENT
 ] ) & ( (Ö‹tPOINTER_SIZE_TYPE ) ~
p‹tBYTE_ALIGNMENT_MASK
 ) );

370 
xSèπ
.
pxNextFªeBlock
 = ( * ) 
pucAlig√dHóp
;

371 
xSèπ
.
xBlockSize
 = ( 
size_t
 ) 0;

375 
pucHópEnd
 = 
pucAlig√dHóp
 + 
xTŸÆHópSize
;

376 
pucHópEnd
 -
hópSTRUCT_SIZE
;

377 
pxEnd
 = ( * ) 
pucHópEnd
;

378 
	`c⁄figASSERT
––––
uöt32_t
 ) 
pxEnd
 ) & ( ( uöt32_àË
p‹tBYTE_ALIGNMENT_MASK
 ) ) == 0UL );

379 
pxEnd
->
xBlockSize
 = 0;

380 
pxEnd
->
pxNextFªeBlock
 = 
NULL
;

384 
pxFú°FªeBlock
 = ( * ) 
pucAlig√dHóp
;

385 
pxFú°FªeBlock
->
xBlockSize
 = 
xTŸÆHópSize
 - 
hópSTRUCT_SIZE
;

386 
pxFú°FªeBlock
->
pxNextFªeBlock
 = 
pxEnd
;

389 
xFªeByãsRemaöög
 -
hópSTRUCT_SIZE
;

392 
xBlockAŒoˇãdBô
 = ( ( 
size_t
 ) 1 ) << ( ( –size_àË* 
hópBITS_PER_BYTE
 ) - 1 );

393 
	}
}

396 
	$¥vIn£πBlockI¡oFªeLi°
–
BlockLök_t
 *
pxBlockToIn£π
 )

398 
BlockLök_t
 *
pxIãøt‹
;

399 
uöt8_t
 *
puc
;

403  
pxIãøt‹
 = &
xSèπ
;ÖxIãøt‹->
pxNextFªeBlock
 < 
pxBlockToIn£π
;ÖxIterator =ÖxIterator->pxNextFreeBlock )

410 
puc
 = ( 
uöt8_t
 * ) 
pxIãøt‹
;

411 if––
puc
 + 
pxIãøt‹
->
xBlockSize
 ) =–
uöt8_t
 * ) 
pxBlockToIn£π
 )

413 
pxIãøt‹
->
xBlockSize
 +
pxBlockToIn£π
->xBlockSize;

414 
pxBlockToIn£π
 = 
pxIãøt‹
;

418 
	`mtCOVERAGE_TEST_MARKER
();

423 
puc
 = ( 
uöt8_t
 * ) 
pxBlockToIn£π
;

424 if––
puc
 + 
pxBlockToIn£π
->
xBlockSize
 ) =–
uöt8_t
 * ) 
pxIãøt‹
->
pxNextFªeBlock
 )

426 if–
pxIãøt‹
->
pxNextFªeBlock
 !
pxEnd
 )

429 
pxBlockToIn£π
->
xBlockSize
 +
pxIãøt‹
->
pxNextFªeBlock
->xBlockSize;

430 
pxBlockToIn£π
->
pxNextFªeBlock
 = 
pxIãøt‹
->pxNextFreeBlock->pxNextFreeBlock;

434 
pxBlockToIn£π
->
pxNextFªeBlock
 = 
pxEnd
;

439 
pxBlockToIn£π
->
pxNextFªeBlock
 = 
pxIãøt‹
->pxNextFreeBlock;

446 if–
pxIãøt‹
 !
pxBlockToIn£π
 )

448 
pxIãøt‹
->
pxNextFªeBlock
 = 
pxBlockToIn£π
;

452 
	`mtCOVERAGE_TEST_MARKER
();

454 
	}
}

	@portable/Paradigm/Tern_EE/large_untested/port.c

73 
	~<embedded.h
>

74 
	~<´.h
>

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

79 
	~"p‹èsm.h
"

82 
	#p‹tTIMER_COMPARE
 ( 
uöt16_t
 ) ( ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / ( 
uöt32_t
 ) 4 )

	)

85 
	#p‹tENABLE_TIMER_AND_INTERRUPT
 ( 
uöt16_t
 ) 0xe001

	)

88 
	#p‹tEIO_REGISTER
 0xff22

	)

89 
	#p‹tCLEAR_INTERRUPT
 0x0008

	)

92 
¥vSëupTimîI¡îru±
( );

96 #if–
c⁄figUSE_PREEMPTION
 == 1 )

99 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

103 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

107 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

112 
__öãºu±
 
__Ár
 
¥vDummyISR
( );

116 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

118 
SèckTy≥_t
 
DS_Reg
 = 0;

123 *
pxT›OfSèck
 = 0x1111;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = 0x2222;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = 0x3333;

128 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

141 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

149 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xAAAA;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xCCCC;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xEEEE;

163 
pxT›OfSèck
--;

166 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

168 *
pxT›OfSèck
 = 
DS_Reg
;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0123;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

173 
pxT›OfSèck
--;

174 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

176  
pxT›OfSèck
;

177 
	}
}

180 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

186 
	`£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

189 
	`¥vSëupTimîI¡îru±
();

192 
	`p‹tFIRST_CONTEXT
();

195  
pdFALSE
;

196 
	}
}

199 
__öãºu±
 
__Ár
 
	$¥vDummyISR
( )

204 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

205 
	}
}

210 #if–
c⁄figUSE_PREEMPTION
 == 1 )

211 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

214 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

217 
	`p‹tSWITCH_CONTEXT
();

221 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

222 
	}
}

224 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

228 
	`xTaskIn¸emítTick
();

231 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

232 
	}
}

236 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

239 
	`p‹tSWITCH_CONTEXT
();

240 
	}
}

243 
	$vP‹tEndScheduÀr
( )

246 
	}
}

249 
	$¥vSëupTimîI¡îru±
( )

251 c⁄° 
uöt16_t
 
usTimîACom∑ª
 = 
p‹tTIMER_COMPARE
, 
usTimîAMode
 = 
p‹tENABLE_TIMER_AND_INTERRUPT
;

252 c⁄° 
uöt16_t
 
usT2_IRQ
 = 0x13;

256 
	`t2_öô
–
usTimîAMode
, 
usTimîACom∑ª
, 
¥vDummyISR
 );

259 
	`p‹tDISABLE_INTERRUPTS
();

261 #if–
c⁄figUSE_PREEMPTION
 == 1 )

264 
	`£tve˘
–
usT2_IRQ
, 
¥vPªem±iveTick
 );

268 
	`£tve˘
–
usT2_IRQ
, 
¥vN⁄Pªem±iveTick
 );

270 
	}
}

	@portable/Paradigm/Tern_EE/large_untested/portasm.h

66 
	tTCB_t
;

67 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

68 
vTaskSwôchC⁄ãxt
( );

75 
p‹tSWITCH_CONTEXT
( );

82 
p‹tFIRST_CONTEXT
( );

84 
	#p‹tSWITCH_CONTEXT
(Ë\

	)

85 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCuºítTCB
 } \

86 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

87 
	gasm
 { 
Às
 
	gbx
, 
	gpxCuºítTCB
 } \

88 
	gasm
 { 
mov
 
	ges
:0x2[ 
bx
 ], 
	gss
 } \

89 
	gasm
 { 
mov
 
	ges
:[ 
bx
 ], 
	g•
 } \

90 
	gasm
 { 
ˇŒ
 
Ár
 
±r
 
	gvTaskSwôchC⁄ãxt
 } \

91 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCuºítTCB
 } \

92 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

93 
	gasm
 { 
Às
 
	gbx
, 
dw‹d
 
±r
 
	gpxCuºítTCB
 } \

94 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

95 
asm
 { 
mov
 
•
, 
	ges
:[ 
bx
 ] }

97 
	#p‹tFIRST_CONTEXT
(Ë\

	)

98 
asm
 { 
mov
 
ax
, 
£g
 
	gpxCuºítTCB
 } \

99 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

100 
	gasm
 { 
Às
 
	gbx
, 
dw‹d
 
±r
 
	gpxCuºítTCB
 } \

101 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

102 
asm
 { 
mov
 
•
, 
	ges
:[ 
bx
 ] } \

103 
asm
 { 
p›
 
bp
 } \

104 
asm
 { 
p›
 
di
 } \

105 
asm
 { 
p›
 
si
 } \

106 
asm
 { 
p›
 
ds
 } \

107 
asm
 { 
p›
 
es
 } \

108 
asm
 { 
p›
 
dx
 } \

109 
asm
 { 
p›
 
cx
 } \

110 
asm
 { 
p›
 
bx
 } \

111 
asm
 { 
p›
 
ax
 } \

112 
asm
 { 
úë
 }

	@portable/Paradigm/Tern_EE/large_untested/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

	)

108 
	g__asm
{ 
	g˛i
 } \

110 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

114 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

118 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

119 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

120 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

121 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

122 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

123 
	#p‹tBYTE_ALIGNMENT
 2

	)

124 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

128 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

129 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

130 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

131 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

135 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

136 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

138 #ifde‡
__˝lu•lus


	@portable/Paradigm/Tern_EE/small/port.c

73 
	~<embedded.h
>

74 
	~<´.h
>

77 
	~"FªeRTOS.h
"

78 
	~"èsk.h
"

79 
	~"p‹èsm.h
"

82 
	#p‹tPRESCALE_VALUE
 ( 16 )

	)

83 
	#p‹tTIMER_COMPARE
 ( 
c⁄figCPU_CLOCK_HZ
 / ( 
c⁄figTICK_RATE_HZ
 * 4UL ) )

	)

86 
	#p‹tENABLE_TIMER_AND_INTERRUPT
 ( 
uöt16_t
 ) 0xe00b

	)

87 
	#p‹tENABLE_TIMER
 ( 
uöt16_t
 ) 0xC001

	)

90 
	#p‹tEIO_REGISTER
 0xff22

	)

91 
	#p‹tCLEAR_INTERRUPT
 0x0008

	)

94 
¥vSëupTimîI¡îru±
( );

98 #if–
c⁄figUSE_PREEMPTION
 == 1 )

101 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

105 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

109 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

113 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

115 
SèckTy≥_t
 
DS_Reg
 = 0;

118 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

123 *
pxT›OfSèck
 = 0x1111;

124 
pxT›OfSèck
--;

125 *
pxT›OfSèck
 = 0x2222;

126 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = 0x3333;

128 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

137 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

145 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xAAAA;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xCCCC;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xEEEE;

159 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = 
DS_Reg
;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0123;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

169  
pxT›OfSèck
;

170 
	}
}

173 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

179 
	`£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

182 
	`¥vSëupTimîI¡îru±
();

185 
	`p‹tFIRST_CONTEXT
();

188  
pdFALSE
;

189 
	}
}

194 #if–
c⁄figUSE_PREEMPTION
 == 1 )

195 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

198 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

201 
	`p‹tEND_SWITCHING_ISR
();

205 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

206 
	}
}

208 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

212 
	`xTaskIn¸emítTick
();

215 
	`ouç‹t
–
p‹tEIO_REGISTER
, 
p‹tCLEAR_INTERRUPT
 );

216 
	}
}

220 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

223 
	`p‹tEND_SWITCHING_ISR
();

224 
	}
}

227 
	$vP‹tEndScheduÀr
( )

230 
	}
}

233 
	$¥vSëupTimîI¡îru±
( )

235 c⁄° 
uöt32_t
 
ulCom∑ªVÆue
 = 
p‹tTIMER_COMPARE
;

236 
uöt16_t
 
usTimîCom∑ª
;

238 
usTimîCom∑ª
 = ( 
uöt16_t
 ) ( 
ulCom∑ªVÆue
 >> 4 );

239 
	`t2_öô
–
p‹tENABLE_TIMER
, 
p‹tPRESCALE_VALUE
, 
NULL
 );

241 #if–
c⁄figUSE_PREEMPTION
 == 1 )

244 
	`t1_öô
–
p‹tENABLE_TIMER_AND_INTERRUPT
, 
usTimîCom∑ª
, usTimîCom∑ª, 
¥vPªem±iveTick
 );

248 
	`t1_öô
–
p‹tENABLE_TIMER_AND_INTERRUPT
, 
usTimîCom∑ª
, usTimîCom∑ª, 
¥vN⁄Pªem±iveTick
 );

250 
	}
}

	@portable/Paradigm/Tern_EE/small/portasm.h

66 #i‚de‡
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
	tTCB_t
;

70 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

71 
vTaskSwôchC⁄ãxt
( );

78 
p‹tEND_SWITCHING_ISR
( );

85 
p‹tFIRST_CONTEXT
( );

87 
	#p‹tEND_SWITCHING_ISR
(Ë\

	)

88 
	gasm
 { 
mov
 
	gbx
, [
pxCuºítTCB
] } \

89 
	gasm
 { 
mov
 
w‹d
 
	g±r
 [
bx
], 
	g•
 } \

90 
	gasm
 { 
ˇŒ
 
Ár
 
±r
 
	gvTaskSwôchC⁄ãxt
 } \

91 
	gasm
 { 
mov
 
	gbx
, [
pxCuºítTCB
] } \

92 
	gasm
 { 
mov
 
	g•
, [
bx
] }

94 
	#p‹tFIRST_CONTEXT
(Ë\

	)

95 
	gasm
 { 
mov
 
	gbx
, [
pxCuºítTCB
] } \

96 
	gasm
 { 
mov
 
	g•
, [
bx
] } \

97 
	gasm
 { 
p›
 
	gbp
 } \

98 
	gasm
 { 
p›
 
	gdi
 } \

99 
	gasm
 { 
p›
 
	gsi
 } \

100 
	gasm
 { 
p›
 
	gds
 } \

101 
	gasm
 { 
p›
 
	ges
 } \

102 
	gasm
 { 
p›
 
	gdx
 } \

103 
	gasm
 { 
p›
 
	gcx
 } \

104 
	gasm
 { 
p›
 
	gbx
 } \

105 
	gasm
 { 
p›
 
	gax
 } \

106 
	gasm
 { 
	gúë
 }

	@portable/Paradigm/Tern_EE/small/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 –
__öãºu±
 
	t__Ár
 *
	tpxISR
 )();

99 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

100 
uöt16_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

103 
uöt32_t
 
	tTickTy≥_t
;

104 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 
	#p‹tENTER_CRITICAL
(Ë
__asm
{ 
pushf
 } \

	)

110 
	g__asm
{ 
	g˛i
 } \

112 
	#p‹tEXIT_CRITICAL
(Ë
__asm
{ 
p›f
 }

	)

114 
	#p‹tDISABLE_INTERRUPTS
(Ë
__asm
{ 
˛i
 }

	)

116 
	#p‹tENABLE_INTERRUPTS
(Ë
__asm
{ 
°i
 }

	)

120 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

121 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

122 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

123 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

124 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

125 
	#p‹tBYTE_ALIGNMENT
 2

	)

126 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

130 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

131 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

132 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

133 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

137 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

138 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
vP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*
pvP¨amëîs
 )

	)

140 #ifde‡
__˝lu•lus


	@portable/RVDS/ARM7_LPC21xx/port.c

68 
	~<°dlib.h
>

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

76 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

77 
	#p‹tINSTRUCTION_SIZE
 ( ( 
SèckTy≥_t
 ) 4 )

	)

78 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
SèckTy≥_t
 ) 0 )

	)

81 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x01 )

	)

82 
	#p‹tPRESCALE_VALUE
 0x00

	)

83 
	#p‹tINTERRUPT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x01 )

	)

84 
	#p‹tRESET_COUNT_ON_MATCH
 ( ( 
uöt32_t
 ) 0x02 )

	)

87 
	#p‹tTIMER_VIC_CHANNEL
 ( ( 
uöt32_t
 ) 0x0004 )

	)

88 
	#p‹tTIMER_VIC_CHANNEL_BIT
 ( ( 
uöt32_t
 ) 0x0010 )

	)

89 
	#p‹tTIMER_VIC_ENABLE
 ( ( 
uöt32_t
 ) 0x0020 )

	)

92 
	#p‹tTIMER_MATCH_ISR_BIT
 ( ( 
uöt8_t
 ) 0x01 )

	)

93 
	#p‹tCLEAR_VIC_INTERRUPT
 ( ( 
uöt32_t
 ) 0 )

	)

103 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

104 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

109 
¥vSëupTimîI¡îru±
( );

115 
__asm
 
vP‹tSèπFú°Task
( );

122 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

124 
SèckTy≥_t
 *
pxOrigöÆTOS
;

131 
pxOrigöÆTOS
 = 
pxT›OfSèck
;

135 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
 + 
p‹tINSTRUCTION_SIZE
;

141 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaaaaaa;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxOrigöÆTOS
;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

172 
pxT›OfSèck
--;

176 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

178 if–––
uöt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

181 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

184 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_SECTION_NESTING
;

193  
pxT›OfSèck
;

194 
	}
}

197 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

200 
	`¥vSëupTimîI¡îru±
();

204 
	`vP‹tSèπFú°Task
();

208 
	}
}

211 
	$vP‹tEndScheduÀr
( )

216 
	}
}

219 #i‡
c⁄figUSE_PREEMPTION
 == 0

225 
	$vN⁄Pªem±iveTick
–Ë
__úq
;

226 
	$vN⁄Pªem±iveTick
–Ë
__úq


230 
	`xTaskIn¸emítTick
();

232 
T0IR
 = 
p‹tTIMER_MATCH_ISR_BIT
;

233 
VICVe˘Addr
 = 
p‹tCLEAR_VIC_INTERRUPT
;

234 
	}
}

246 
vPªem±iveTick
( );

251 
	$¥vSëupTimîI¡îru±
( )

253 
uöt32_t
 
ulCom∑ªM©ch
;

257 
T0PR
 = 
p‹tPRESCALE_VALUE
;

260 
ulCom∑ªM©ch
 = 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
;

264 #i‡
p‹tPRESCALE_VALUE
 != 0

266 
ulCom∑ªM©ch
 /–
p‹tPRESCALE_VALUE
 + 1 );

270 
T0MR0
 = 
ulCom∑ªM©ch
;

273 
T0MCR
 = 
p‹tRESET_COUNT_ON_MATCH
 | 
p‹tINTERRUPT_ON_MATCH
;

276 
VICI¡Sñe˘
 &~–
p‹tTIMER_VIC_CHANNEL_BIT
 );

277 
VICI¡E«bÀ
 |
p‹tTIMER_VIC_CHANNEL_BIT
;

281 #i‡
c⁄figUSE_PREEMPTION
 == 1

283 
VICVe˘Addr0
 = ( 
uöt32_t
 ) 
vPªem±iveTick
;

287 
VICVe˘Addr0
 = ( 
uöt32_t
 ) 
vN⁄Pªem±iveTick
;

291 
VICVe˘C¡l0
 = 
p‹tTIMER_VIC_CHANNEL
 | 
p‹tTIMER_VIC_ENABLE
;

295 
T0TCR
 = 
p‹tENABLE_TIMER
;

296 
	}
}

299 
	$vP‹tE¡îCrôiˇl
( )

302 
	`__dißbÀ_úq
();

307 
ulCrôiˇlNe°ög
++;

308 
	}
}

311 
	$vP‹tExôCrôiˇl
( )

313 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

316 
ulCrôiˇlNe°ög
--;

320 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

323 
	`__íabÀ_úq
();

326 
	}
}

	@portable/RVDS/ARM7_LPC21xx/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tBYTE_ALIGNMENT
 8

	)

124 
	#p‹tEXIT_SWITCHING_ISR
(
SwôchRequúed
Ë\

	)

126 
vTaskSwôchC⁄ãxt
(); \

128 if(
	gSwôchRequúed
) \

130 
vTaskSwôchC⁄ãxt
(); \

134 
vP‹tYõld
( );

135 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

148 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_úq
()

	)

149 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_úq
()

	)

162 
vP‹tE¡îCrôiˇl
( );

163 
vP‹tExôCrôiˇl
( );

165 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

166 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

170 
	#ölöe


	)

171 

	)

172 
	#p‹tNOP
(Ë
__asm
{ 
NOP
 }

	)

176 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

177 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

179 #ifde‡
__˝lu•lus


	@portable/RVDS/ARM_CA9/port.c

67 
	~<°dlib.h
>

70 
	~"FªeRTOS.h
"

71 
	~"èsk.h
"

73 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS


74 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

77 #i‚de‡
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


78 #îr‹ 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

81 #i‚de‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES


82 #îr‹ 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

85 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


86 #îr‹ 
c⁄figSETUP_TICK_INTERRUPT
(Ë
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

89 #i‚de‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY


90 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
deföed
. 
Sì
 
hâp
:

93 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

94 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0

97 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 > 
c⁄figUNIQUE_INTERRUPT_PRIORITIES


98 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
Àss
 
th™
 
‹
 
equÆ
 
to
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
lowî
Åhê
numîic
 
¥i‹ôy
 
vÆue
Åhê
highî
Åhê
logiˇl
 
öãºu±
Öriority

101 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

103 #if–
c⁄figMAX_PRIORITIES
 > 32 )

104 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

109 #i‡
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 <–
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

110 #îr‹ 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 
mu°
 
be
 
gª©î
 
th™
 ( 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #i‚de‡
c⁄figCLEAR_TICK_INTERRUPT


114 
	#c⁄figCLEAR_TICK_INTERRUPT
()

	)

119 #i‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 16

120 
	#p‹tPRIORITY_SHIFT
 4

	)

121 
	#p‹tMAX_BINARY_POINT_VALUE
 3

	)

122 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 32

123 
	#p‹tPRIORITY_SHIFT
 3

	)

124 
	#p‹tMAX_BINARY_POINT_VALUE
 2

	)

125 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 64

126 
	#p‹tPRIORITY_SHIFT
 2

	)

127 
	#p‹tMAX_BINARY_POINT_VALUE
 1

	)

128 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 128

129 
	#p‹tPRIORITY_SHIFT
 1

	)

130 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

131 #ñi‡
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 == 256

132 
	#p‹tPRIORITY_SHIFT
 0

	)

133 
	#p‹tMAX_BINARY_POINT_VALUE
 0

	)

135 #îr‹ 
InvÆid
 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 
£âög
. c⁄figUNIQUE_INTERRUPT_PRIORITIES 
mu°
 
be
 
£t
 
to
 
the
 
numbî
 
of
 
unique
 
¥i‹ôõs
 
im∂emíãd
 
by
Åhê
èrgë
 
h¨dw¨e


140 
	#p‹tNO_CRITICAL_NESTING
 ( ( 
uöt32_t
 ) 0 )

	)

144 
	#p‹tUNMASK_VALUE
 ( 0xFF )

	)

151 
	#p‹tNO_FLOATING_POINT_CONTEXT
 ( ( 
SèckTy≥_t
 ) 0 )

	)

154 
	#p‹tICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

155 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

156 
	#p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

157 
	#p‹tICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

158 
	#p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

159 
	#p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
c⁄figINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
c⁄figINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

160 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER
 ( *––vﬁ©ûê
uöt32_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

161 
	#p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

162 
	#p‹tICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

163 
	#p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCPMR_PRIORITY_MASK_OFFSET
 )

	)

164 
	#p‹tICCBPR_BINARY_POINT_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt32_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

165 
	#p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 ( *––c⁄° vﬁ©ûê
uöt8_t
 * ) ( 
p‹tINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
p‹tICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

169 
	#p‹tBINARY_POINT_BITS
 ( ( 
uöt8_t
 ) 0x03 )

	)

172 
	#p‹tINITIAL_SPSR
 ( ( 
SèckTy≥_t
 ) 0x1‡Ë

	)

173 
	#p‹tTHUMB_MODE_BIT
 ( ( 
SèckTy≥_t
 ) 0x20 )

	)

174 
	#p‹tTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

177 
	#p‹tAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

181 
	#p‹tAPSR_USER_MODE
 ( 0x10 )

	)

184 
	#p‹tCLEAR_INTERRUPT_MASK
(Ë\

	)

186 
__dißbÀ_úq
(); \

187 
	gp‹tICCPMR_PRIORITY_MASK_REGISTER
 = 
p‹tUNMASK_VALUE
; \

188 
__asm
( "DSB \n" \

190 
__íabÀ_úq
(); \

199 
vP‹tRe°‹eTaskC⁄ãxt
( );

208 vﬁ©ûê
uöt32_t
 
	gulCrôiˇlNe°ög
 = 9999UL;

213 
uöt32_t
 
ulICCIAR
 
__©åibuã__
––
©
–
p‹tICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ) ) );

214 
uöt32_t
 
ulICCEOIR
 
__©åibuã__
––
©
–
p‹tICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ) ) );

215 
uöt32_t
 
ulICCPMR
 
__©åibuã__
––
©
–
p‹tICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ) ) );

216 
uöt32_t
 
ulAsmAPIPri‹ôyMask
 
__©åibuã__
––
©
–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) ) );

220 
uöt32_t
 
	gulP‹tTaskHasFPUC⁄ãxt
 = 
pdFALSE
;

223 
uöt32_t
 
	gulP‹tYõldRequúed
 = 
pdFALSE
;

227 
uöt32_t
 
	gulP‹tI¡îru±Ne°ög
 = 0UL;

234 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

242 *
pxT›OfSèck
 = 
NULL
;

243 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = 
NULL
;

245 
pxT›OfSèck
--;

246 *
pxT›OfSèck
 = 
NULL
;

247 
pxT›OfSèck
--;

248 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tINITIAL_SPSR
;

250 if–––
uöt32_t
 ) 
pxCode
 & 
p‹tTHUMB_MODE_ADDRESS
 ) != 0x00UL )

253 *
pxT›OfSèck
 |
p‹tTHUMB_MODE_BIT
;

256 
pxT›OfSèck
--;

259 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

260 
pxT›OfSèck
--;

263 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

264 
pxT›OfSèck
--;

265 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x12121212;

266 
pxT›OfSèck
--;

267 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11111111;

268 
pxT›OfSèck
--;

269 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x10101010;

270 
pxT›OfSèck
--;

271 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x09090909;

272 
pxT›OfSèck
--;

273 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x08080808;

274 
pxT›OfSèck
--;

275 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x07070707;

276 
pxT›OfSèck
--;

277 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x06060606;

278 
pxT›OfSèck
--;

279 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x05050505;

280 
pxT›OfSèck
--;

281 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x04040404;

282 
pxT›OfSèck
--;

283 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x03030303;

284 
pxT›OfSèck
--;

285 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x02020202;

286 
pxT›OfSèck
--;

287 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x01010101;

288 
pxT›OfSèck
--;

289 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

290 
pxT›OfSèck
--;

294 *
pxT›OfSèck
 = 
p‹tNO_CRITICAL_NESTING
;

295 
pxT›OfSèck
--;

300 *
pxT›OfSèck
 = 
p‹tNO_FLOATING_POINT_CONTEXT
;

302  
pxT›OfSèck
;

303 
	}
}

306 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

308 
uöt32_t
 
ulAPSR
;

312 
	`__asm
( "MRS ulAPSR, APSR" );

313 
ulAPSR
 &
p‹tAPSR_MODE_BITS_MASK
;

314 
	`c⁄figASSERT
–
ulAPSR
 !
p‹tAPSR_USER_MODE
 );

316 if–
ulAPSR
 !
p‹tAPSR_USER_MODE
 )

321 
	`c⁄figASSERT
––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 );

323 if––
p‹tICCBPR_BINARY_POINT_REGISTER
 & 
p‹tBINARY_POINT_BITS
 ) <
p‹tMAX_BINARY_POINT_VALUE
 )

326 
	`c⁄figSETUP_TICK_INTERRUPT
();

328 
	`__íabÀ_úq
();

329 
	`vP‹tRe°‹eTaskC⁄ãxt
();

337 
	}
}

340 
	$vP‹tEndScheduÀr
( )

344 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == 1000UL );

345 
	}
}

348 
	$vP‹tE¡îCrôiˇl
( )

351 
	`ulP‹tSëI¡îru±Mask
();

356 
ulCrôiˇlNe°ög
++;

357 
	}
}

360 
	$vP‹tExôCrôiˇl
( )

362 if–
ulCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_NESTING
 )

366 
ulCrôiˇlNe°ög
--;

370 if–
ulCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_NESTING
 )

374 
	`p‹tCLEAR_INTERRUPT_MASK
();

377 
	}
}

380 
	$FªeRTOS_Tick_H™dÀr
( )

385 
	`__dißbÀ_úq
();

386 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

387 
	`__asm
( "DSB \n"

389 
	`__íabÀ_úq
();

392 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

394 
ulP‹tYõldRequúed
 = 
pdTRUE
;

398 
	`p‹tCLEAR_INTERRUPT_MASK
();

399 
	`c⁄figCLEAR_TICK_INTERRUPT
();

400 
	}
}

403 
	$vP‹tTaskU£sFPU
( )

405 
uöt32_t
 
ulInôülFPSCR
 = 0;

409 
ulP‹tTaskHasFPUC⁄ãxt
 = 
pdTRUE
;

412 
	`__asm
( "FMXR FPSCR, ulInitialFPSCR" );

413 
	}
}

416 
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 )

418 if–
ulNewMaskVÆue
 =
pdFALSE
 )

420 
	`p‹tCLEAR_INTERRUPT_MASK
();

422 
	}
}

425 
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

427 
uöt32_t
 
ulRëu∫
;

429 
	`__dißbÀ_úq
();

430 if–
p‹tICCPMR_PRIORITY_MASK_REGISTER
 =–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) )

433 
ulRëu∫
 = 
pdTRUE
;

437 
ulRëu∫
 = 
pdFALSE
;

438 
p‹tICCPMR_PRIORITY_MASK_REGISTER
 = ( 
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 );

439 
	`__asm
( "DSB \n"

442 
	`__íabÀ_úq
();

444  
ulRëu∫
;

445 
	}
}

448 #if–
c⁄figASSERT_DEFINED
 == 1 )

450 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

470 
	`c⁄figASSERT
–
p‹tICCRPR_RUNNING_PRIORITY_REGISTER
 >–
c⁄figMAX_API_CALL_INTERRUPT_PRIORITY
 << 
p‹tPRIORITY_SHIFT
 ) );

482 
	`c⁄figASSERT
–
p‹tICCBPR_BINARY_POINT_REGISTER
 <
p‹tMAX_BINARY_POINT_VALUE
 );

483 
	}
}

	@portable/RVDS/ARM_CA9/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

116 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 )\

	)

118 
uöt32_t
 
ulP‹tYõldRequúed
; \

120 if–
	gxSwôchRequúed
 !
pdFALSE
 ) \

122 
ulP‹tYõldRequúed
 = 
pdTRUE
; \

126 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

127 
	#p‹tYIELD
(Ë
	`__asm
–"SWI 0" );

	)

134 
vP‹tE¡îCrôiˇl
( );

135 
vP‹tExôCrôiˇl
( );

136 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

137 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMaskVÆue
 );

141 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
();

	)

142 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
();

	)

143 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

144 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

145 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

146 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

153 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

154 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

158 
FªeRTOS_Tick_H™dÀr
( );

162 
vP‹tTaskU£sFPU
( );

163 
	#p‹tTASK_USES_FLOATING_POINT
(Ë
	`vP‹tTaskU£sFPU
()

	)

165 
	#p‹tLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
uöt32_t
 ) 
c⁄figUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

166 
	#p‹tLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
p‹tLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

169 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

172 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

173 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

177 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__˛z
–uxRódyPri‹ôõ†Ë)

	)

181 #ifde‡
c⁄figASSERT


182 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

183 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

186 
	#p‹tNOP
(Ë
	`__n›
()

	)

188 #ifde‡
__˝lu•lus


	@portable/RVDS/ARM_CM0/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e010 )

	)

76 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000e014 )

	)

77 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed04 )

	)

78 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
uöt32_t
 *Ë0xe000ed20 )

	)

79 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

80 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

81 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

82 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

83 
	#p‹tMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

84 
	#p‹tNVIC_PENDSV_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

85 
	#p‹tNVIC_SYSTICK_PRI
 ( 
p‹tMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

88 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

91 
	#p‹tSY_FULL_READ_WRITE
 ( 15 )

	)

95 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

100 
¥vSëupTimîI¡îru±
( );

105 
xP‹tPídSVH™dÀr
( );

106 
xP‹tSysTickH™dÀr
( );

107 
vP‹tSVCH™dÀr
( );

112 
¥vP‹tSèπFú°Task
( );

117 
¥vTaskExôEº‹
( );

124 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

128 
pxT›OfSèck
--;

129 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

130 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

132 
pxT›OfSèck
--;

133 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

134 
pxT›OfSèck
 -= 5;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

136 
pxT›OfSèck
 -= 8;

138  
pxT›OfSèck
;

139 
	}
}

142 
	$¥vTaskExôEº‹
( )

150 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

151 
	`p‹tDISABLE_INTERRUPTS
();

153 
	}
}

156 
	$vP‹tSVCH™dÀr
( )

160 
	}
}

163 
__asm
 
	$¥vP‹tSèπFú°Task
( )

165 
pxCuºítTCB
;

167 
PRESERVE8


173 
ldr
 
r3
, =
pxCuºítTCB


174 
ldr
 
r1
, [
r3
]

175 
ldr
 
r0
, [
r1
]

176 
adds
 
r0
, #32

177 
m§
 
p•
, 
r0


178 
movs
 
r0
, #2

179 
m§
 
CONTROL
, 
r0


180 
p›
 {
r0
-
r5
}

181 
mov
 
Ã
, 
r5


182 
˝sõ
 
i


183 
p›
 {
pc
}

185 
ALIGN


186 
	}
}

192 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

195 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

196 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

200 
	`¥vSëupTimîI¡îru±
();

203 
uxCrôiˇlNe°ög
 = 0;

206 
	`¥vP‹tSèπFú°Task
();

210 
	}
}

213 
	$vP‹tEndScheduÀr
( )

217 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

218 
	}
}

221 
	$vP‹tYõld
( )

224 *–
p‹tNVIC_INT_CTRL
 ) = 
p‹tNVIC_PENDSVSET
;

228 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

229 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

230 
	}
}

233 
	$vP‹tE¡îCrôiˇl
( )

235 
	`p‹tDISABLE_INTERRUPTS
();

236 
uxCrôiˇlNe°ög
++;

237 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

238 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

239 
	}
}

242 
	$vP‹tExôCrôiˇl
( )

244 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

245 
uxCrôiˇlNe°ög
--;

246 if–
uxCrôiˇlNe°ög
 == 0 )

248 
	`p‹tENABLE_INTERRUPTS
();

250 
	}
}

253 
__asm
 
uöt32_t
 
	$ulSëI¡îru±MaskFromISR
( )

255 
mrs
 
r0
, 
PRIMASK


256 
˝sid
 
i


257 
bx
 
Ã


258 
	}
}

261 
__asm
 
	$vCÀ¨I¡îru±MaskFromISR
–
uöt32_t
 
ulMask
 )

263 
m§
 
PRIMASK
, 
r0


264 
bx
 
Ã


265 
	}
}

268 
__asm
 
	$xP‹tPídSVH™dÀr
( )

270 
vTaskSwôchC⁄ãxt


271 
pxCuºítTCB


273 
PRESERVE8


275 
mrs
 
r0
, 
p•


277 
ldr
 
r3
, =
pxCuºítTCB


278 
ldr
 
r2
, [
r3
]

280 
subs
 
r0
, #32

281 
°r
 
r0
, [
r2
]

282 
°mü
 
r0
!, {
r4
-
r7
}

283 
mov
 
r4
, 
r8


284 
mov
 
r5
, 
r9


285 
mov
 
r6
, 
r10


286 
mov
 
r7
, 
r11


287 
°mü
 
r0
!, {
r4
-
r7
}

289 
push
 {
r3
, 
r14
}

290 
˝sid
 
i


291 
bl
 
vTaskSwôchC⁄ãxt


292 
˝sõ
 
i


293 
p›
 {
r2
, 
r3
}

295 
ldr
 
r1
, [
r2
]

296 
ldr
 
r0
, [
r1
]

297 
adds
 
r0
, #16

298 
ldmü
 
r0
!, {
r4
-
r7
}

299 
mov
 
r8
, 
r4


300 
mov
 
r9
, 
r5


301 
mov
 
r10
, 
r6


302 
mov
 
r11
, 
r7


304 
m§
 
p•
, 
r0


306 
subs
 
r0
, #32

307 
ldmü
 
r0
!, {
r4
-
r7
}

309 
bx
 
r3


310 
ALIGN


311 
	}
}

314 
	$xP‹tSysTickH™dÀr
( )

316 
uöt32_t
 
ulPªviousMask
;

318 
ulPªviousMask
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

321 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

324 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

327 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulPªviousMask
 );

328 
	}
}

335 
	$¥vSëupTimîI¡îru±
( )

338 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

339 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

340 
	}
}

	@portable/RVDS/ARM_CM0/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

114 
vP‹tYõld
( );

115 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

118 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

119 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

123 
vP‹tE¡îCrôiˇl
( );

124 
vP‹tExôCrôiˇl
( );

125 
uöt32_t
 
ulSëI¡îru±MaskFromISR
( );

126 
vCÀ¨I¡îru±MaskFromISR
–
uöt32_t
 
ulMask
 );

128 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulSëI¡îru±MaskFromISR
()

	)

129 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vCÀ¨I¡îru±MaskFromISR
–x )

	)

130 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__dißbÀ_úq
()

	)

131 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__íabÀ_úq
()

	)

132 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

133 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

138 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

139 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tNOP
()

	)

143 #ifde‡
__˝lu•lus


	@portable/RVDS/ARM_CM3/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

74 #i‚de‡
c⁄figKERNEL_INTERRUPT_PRIORITY


75 
	#c⁄figKERNEL_INTERRUPT_PRIORITY
 255

	)

78 #i‡
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

79 #îr‹ 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0. 
Sì
 
hâp
:

82 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


83 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

85 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

89 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

97 #i‚de‡
c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION


98 
	#c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION
 0

	)

102 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

103 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

104 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

105 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

107 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

108 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

109 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

110 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

111 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

113 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

114 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

117 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

118 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

119 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

120 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

121 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

122 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

123 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

124 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

127 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

130 
	#p‹tSY_FULL_READ_WRITE
 ( 15 )

	)

133 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

138 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

142 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

149 
vP‹tSëupTimîI¡îru±
( );

154 
xP‹tPídSVH™dÀr
( );

155 
xP‹tSysTickH™dÀr
( );

156 
vP‹tSVCH™dÀr
( );

161 
¥vSèπFú°Task
( );

166 
¥vTaskExôEº‹
( );

173 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

174 
uöt32_t
 
	gulTimîCou¡sF‹O√Tick
 = 0;

181 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

182 
uöt32_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 0;

189 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

190 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 0;

198 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

199 
uöt8_t
 
	gucMaxSysCÆlPri‹ôy
 = 0;

200 
uöt32_t
 
	gulMaxPRIGROUPVÆue
 = 0;

201 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
	gpcI¡îru±Pri‹ôyRegi°îs
 = ( uöt8_à* ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

209 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

213 
pxT›OfSèck
--;

214 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

215 
pxT›OfSèck
--;

216 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

217 
pxT›OfSèck
--;

218 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

220 
pxT›OfSèck
 -= 5;

221 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

222 
pxT›OfSèck
 -= 8;

224  
pxT›OfSèck
;

225 
	}
}

228 
	$¥vTaskExôEº‹
( )

236 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

237 
	`p‹tDISABLE_INTERRUPTS
();

239 
	}
}

242 
__asm
 
	$vP‹tSVCH™dÀr
( )

244 
PRESERVE8


246 
ldr
 
r3
, =
pxCuºítTCB


247 
ldr
 
r1
, [
r3
]

248 
ldr
 
r0
, [
r1
]

249 
ldmü
 
r0
!, {
r4
-
r11
}

250 
m§
 
p•
, 
r0


251 
isb


252 
mov
 
r0
, #0

253 
m§
 
ba£¥i
, 
r0


254 
‹r
 
r14
, #0
xd


255 
bx
 
r14


256 
	}
}

259 
__asm
 
	$¥vSèπFú°Task
( )

261 
PRESERVE8


264 
ldr
 
r0
, =0xE000ED08

265 
ldr
 
r0
, [r0]

266 
ldr
 
r0
, [r0]

268 
m§
 
m•
, 
r0


270 
˝sõ
 
i


271 
dsb


272 
isb


274 
svc
 0

275 
n›


276 
	}
}

282 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

284 #if–
c⁄figASSERT_DEFINED
 == 1 )

286 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

287 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( uöt8_à* ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

288 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

296 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

300 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

303 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

306 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

310 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

311  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

313 
ulMaxPRIGROUPVÆue
--;

314 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

319 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

320 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

324 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

329 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

330 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

334 
	`vP‹tSëupTimîI¡îru±
();

337 
uxCrôiˇlNe°ög
 = 0;

340 
	`¥vSèπFú°Task
();

344 
	}
}

347 
	$vP‹tEndScheduÀr
( )

351 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

352 
	}
}

355 
	$vP‹tYõld
( )

358 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

362 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

363 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

364 
	}
}

367 
	$vP‹tE¡îCrôiˇl
( )

369 
	`p‹tDISABLE_INTERRUPTS
();

370 
uxCrôiˇlNe°ög
++;

371 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

372 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

373 
	}
}

376 
	$vP‹tExôCrôiˇl
( )

378 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

379 
uxCrôiˇlNe°ög
--;

380 if–
uxCrôiˇlNe°ög
 == 0 )

382 
	`p‹tENABLE_INTERRUPTS
();

384 
	}
}

387 
__asm
 
	$xP‹tPídSVH™dÀr
( )

389 
uxCrôiˇlNe°ög
;

390 
pxCuºítTCB
;

391 
vTaskSwôchC⁄ãxt
;

393 
PRESERVE8


395 
mrs
 
r0
, 
p•


396 
isb


398 
ldr
 
r3
, =
pxCuºítTCB


399 
ldr
 
r2
, [
r3
]

401 
°mdb
 
r0
!, {
r4
-
r11
}

402 
°r
 
r0
, [
r2
]

404 
°mdb
 
•
!, {
r3
, 
r14
}

405 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

406 
m§
 
ba£¥i
, 
r0


407 
bl
 
vTaskSwôchC⁄ãxt


408 
mov
 
r0
, #0

409 
m§
 
ba£¥i
, 
r0


410 
ldmü
 
•
!, {
r3
, 
r14
}

412 
ldr
 
r1
, [
r3
]

413 
ldr
 
r0
, [
r1
]

414 
ldmü
 
r0
!, {
r4
-
r11
}

415 
m§
 
p•
, 
r0


416 
isb


417 
bx
 
r14


418 
n›


419 
	}
}

422 
	$xP‹tSysTickH™dÀr
( )

428 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

431 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

435 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

438 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

439 
	}
}

442 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

444 
__wók
 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

446 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

447 
TickTy≥_t
 
xModifübÀIdÀTime
;

450 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

452 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

459 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

464 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

465 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

467 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

472 
	`__dißbÀ_úq
();

476 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

480 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

483 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

487 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

491 
	`__íabÀ_úq
();

496 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

500 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

503 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

510 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

511 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

512 if–
xModifübÀIdÀTime
 > 0 )

514 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

515 
	`__wfi
();

516 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

518 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

524 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

525 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

529 
	`__íabÀ_úq
();

531 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

533 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

539 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

544 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

546 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

549 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

556 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

564 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

568 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

572 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

580 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

581 
	`p‹tENTER_CRITICAL
();

583 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

584 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

585 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

587 
	`p‹tEXIT_CRITICAL
();

589 
	}
}

599 #i‡
c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION
 == 0

601 
	$vP‹tSëupTimîI¡îru±
( )

604 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

606 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

607 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

608 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

613 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

614 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

615 
	}
}

620 
__asm
 
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

622 
PRESERVE8


624 
mrs
 
r0
, 
ba£¥i


625 
mov
 
r1
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

626 
m§
 
ba£¥i
, 
r1


627 
bx
 
r14


628 
	}
}

631 
__asm
 
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 )

633 
PRESERVE8


635 
m§
 
ba£¥i
, 
r0


636 
bx
 
r14


637 
	}
}

640 
__asm
 
uöt32_t
 
	$vP‹tGëIPSR
( )

642 
PRESERVE8


644 
mrs
 
r0
, 
ù§


645 
bx
 
r14


646 
	}
}

649 #if–
c⁄figASSERT_DEFINED
 == 1 )

651 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

653 
uöt32_t
 
ulCuºítI¡îru±
;

654 
uöt8_t
 
ucCuºítPri‹ôy
;

657 
ulCuºítI¡îru±
 = 
	`vP‹tGëIPSR
();

660 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

663 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

688 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

704 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

705 
	}
}

	@portable/RVDS/ARM_CM3/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
vP‹tYõld
( );

114 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

117 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

118 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

122 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

123 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 );

124 
vP‹tE¡îCrôiˇl
( );

125 
vP‹tExôCrôiˇl
( );

127 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

128 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

129 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

130 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

131 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

132 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

136 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


137 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

138 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

143 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

146 #if–
c⁄figMAX_PRIORITIES
 > 32 )

147 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

151 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

152 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

156 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__˛z
––uxRódyPri‹ôõ†ËË)

	)

164 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

165 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 #ifde‡
c⁄figASSERT


169 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

170 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

174 
	#p‹tNOP
()

	)

176 #ifde‡
__˝lu•lus


	@portable/RVDS/ARM_CM4F/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

74 #i‚de‡
__TARGET_FPU_VFP


75 #îr‹ 
This
 
p‹t
 
ˇn
 
⁄ly
 
be
 
u£d
 
whí
 
the
 
¥oje˘
 
›ti⁄s
 
¨e
 
c⁄figuªd
 
to
 
íabÀ
 
h¨dw¨e
 
Êﬂtög
 
poöt
 
suµ‹t
.

78 #i‡
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

79 #îr‹ 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu°
 
nŸ
 
be
 
£t
 
to
 0. 
Sì
 
hâp
:

82 #i‚de‡
c⁄figSYSTICK_CLOCK_HZ


83 
	#c⁄figSYSTICK_CLOCK_HZ
 
c⁄figCPU_CLOCK_HZ


	)

85 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

89 
	#p‹tNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

97 #i‚de‡
c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION


98 
	#c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION
 0

	)

102 
	#p‹tNVIC_SYSTICK_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 ) )

	)

103 
	#p‹tNVIC_SYSTICK_LOAD_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 ) )

	)

104 
	#p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e018 ) )

	)

105 
	#p‹tNVIC_SYSPRI2_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 ) )

	)

107 
	#p‹tNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

108 
	#p‹tNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

109 
	#p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

110 
	#p‹tNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

111 
	#p‹tNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

113 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

114 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

117 
	#p‹tFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

118 
	#p‹tNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

119 
	#p‹tAIRCR_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xE000ED0C ) )

	)

120 
	#p‹tMAX_8_BIT_VALUE
 ( ( 
uöt8_t
 ) 0xf‡)

	)

121 
	#p‹tTOP_BIT_OF_BYTE
 ( ( 
uöt8_t
 ) 0x80 )

	)

122 
	#p‹tMAX_PRIGROUP_BITS
 ( ( 
uöt8_t
 ) 7 )

	)

123 
	#p‹tPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

124 
	#p‹tPRIGROUP_SHIFT
 ( 8UL )

	)

127 
	#p‹tFPCCR
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ef34 )

	)

128 
	#p‹tASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

131 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

132 
	#p‹tINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

135 
	#p‹tSY_FULL_READ_WRITE
 ( 15 )

	)

138 
	#p‹tMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

143 
	#p‹tMISSED_COUNTS_FACTOR
 ( 45UL )

	)

147 
UBa£Ty≥_t
 
	guxCrôiˇlNe°ög
 = 0xaaaaaaaa;

154 
vP‹tSëupTimîI¡îru±
( );

159 
xP‹tPídSVH™dÀr
( );

160 
xP‹tSysTickH™dÀr
( );

161 
vP‹tSVCH™dÀr
( );

166 
¥vSèπFú°Task
( );

171 
¥vE«bÀVFP
( );

176 
¥vTaskExôEº‹
( );

183 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

184 
uöt32_t
 
	gulTimîCou¡sF‹O√Tick
 = 0;

191 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

192 
uöt32_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 0;

199 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

200 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 0;

208 #i‡–
c⁄figASSERT_DEFINED
 == 1 )

209 
uöt8_t
 
	gucMaxSysCÆlPri‹ôy
 = 0;

210 
uöt32_t
 
	gulMaxPRIGROUPVÆue
 = 0;

211 c⁄° vﬁ©ûê
uöt8_t
 * c⁄° 
	gpcI¡îru±Pri‹ôyRegi°îs
 = ( uöt8_à* ) 
p‹tNVIC_IP_REGISTERS_OFFSET_16
;

219 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

226 
pxT›OfSèck
--;

228 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

229 
pxT›OfSèck
--;

230 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

231 
pxT›OfSèck
--;

232 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
¥vTaskExôEº‹
;

235 
pxT›OfSèck
 -= 5;

236 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

240 
pxT›OfSèck
--;

241 *
pxT›OfSèck
 = 
p‹tINITIAL_EXEC_RETURN
;

243 
pxT›OfSèck
 -= 8;

245  
pxT›OfSèck
;

246 
	}
}

249 
	$¥vTaskExôEº‹
( )

257 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == ~0UL );

258 
	`p‹tDISABLE_INTERRUPTS
();

260 
	}
}

263 
__asm
 
	$vP‹tSVCH™dÀr
( )

265 
PRESERVE8


268 
ldr
 
r3
, =
pxCuºítTCB


269 
ldr
 
r1
, [
r3
]

270 
ldr
 
r0
, [
r1
]

272 
ldmü
 
r0
!, {
r4
-
r11
, 
r14
}

273 
m§
 
p•
, 
r0


274 
isb


275 
mov
 
r0
, #0

276 
m§
 
ba£¥i
, 
r0


277 
bx
 
r14


278 
	}
}

281 
__asm
 
	$¥vSèπFú°Task
( )

283 
PRESERVE8


286 
ldr
 
r0
, =0xE000ED08

287 
ldr
 
r0
, [r0]

288 
ldr
 
r0
, [r0]

290 
m§
 
m•
, 
r0


292 
˝sõ
 
i


293 
dsb


294 
isb


296 
svc
 0

297 
n›


298 
	}
}

301 
__asm
 
	$¥vE«bÀVFP
( )

303 
PRESERVE8


306 
ldr
.
w
 
r0
, =0xE000ED88

307 
ldr
 
r1
, [
r0
]

310 
‹r
 
r1
,Ñ1, #( 0xf << 20 )

311 
°r
 
r1
, [
r0
]

312 
bx
 
r14


313 
n›


314 
	}
}

320 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

322 #if–
c⁄figASSERT_DEFINED
 == 1 )

324 vﬁ©ûê
uöt32_t
 
ulOrigöÆPri‹ôy
;

325 vﬁ©ûê
uöt8_t
 * c⁄° 
pucFú°U£rPri‹ôyRegi°î
 = ( uöt8_à* ) ( 
p‹tNVIC_IP_REGISTERS_OFFSET_16
 + 
p‹tFIRST_USER_INTERRUPT_NUMBER
 );

326 vﬁ©ûê
uöt8_t
 
ucMaxPri‹ôyVÆue
;

334 
ulOrigöÆPri‹ôy
 = *
pucFú°U£rPri‹ôyRegi°î
;

338 *
pucFú°U£rPri‹ôyRegi°î
 = 
p‹tMAX_8_BIT_VALUE
;

341 
ucMaxPri‹ôyVÆue
 = *
pucFú°U£rPri‹ôyRegi°î
;

344 
ucMaxSysCÆlPri‹ôy
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPri‹ôyVÆue
;

348 
ulMaxPRIGROUPVÆue
 = 
p‹tMAX_PRIGROUP_BITS
;

349  ( 
ucMaxPri‹ôyVÆue
 & 
p‹tTOP_BIT_OF_BYTE
 ) ==ÖortTOP_BIT_OF_BYTE )

351 
ulMaxPRIGROUPVÆue
--;

352 
ucMaxPri‹ôyVÆue
 <<–
uöt8_t
 ) 0x01;

357 
ulMaxPRIGROUPVÆue
 <<
p‹tPRIGROUP_SHIFT
;

358 
ulMaxPRIGROUPVÆue
 &
p‹tPRIORITY_GROUP_MASK
;

362 *
pucFú°U£rPri‹ôyRegi°î
 = 
ulOrigöÆPri‹ôy
;

367 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_PENDSV_PRI
;

368 
p‹tNVIC_SYSPRI2_REG
 |
p‹tNVIC_SYSTICK_PRI
;

372 
	`vP‹tSëupTimîI¡îru±
();

375 
uxCrôiˇlNe°ög
 = 0;

378 
	`¥vE«bÀVFP
();

381 *–
p‹tFPCCR
 ) |
p‹tASPEN_AND_LSPEN_BITS
;

384 
	`¥vSèπFú°Task
();

388 
	}
}

391 
	$vP‹tEndScheduÀr
( )

395 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 == 1000UL );

396 
	}
}

399 
	$vP‹tYõld
( )

402 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

406 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

407 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

408 
	}
}

411 
	$vP‹tE¡îCrôiˇl
( )

413 
	`p‹tDISABLE_INTERRUPTS
();

414 
uxCrôiˇlNe°ög
++;

415 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

416 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

417 
	}
}

420 
	$vP‹tExôCrôiˇl
( )

422 
	`c⁄figASSERT
–
uxCrôiˇlNe°ög
 );

423 
uxCrôiˇlNe°ög
--;

424 if–
uxCrôiˇlNe°ög
 == 0 )

426 
	`p‹tENABLE_INTERRUPTS
();

428 
	}
}

431 
__asm
 
	$xP‹tPídSVH™dÀr
( )

433 
uxCrôiˇlNe°ög
;

434 
pxCuºítTCB
;

435 
vTaskSwôchC⁄ãxt
;

437 
PRESERVE8


439 
mrs
 
r0
, 
p•


440 
isb


442 
ldr
 
r3
, =
pxCuºítTCB


443 
ldr
 
r2
, [
r3
]

446 
t°
 
r14
, #0
x10


447 
ô
 
eq


448 
v°mdbeq
 
r0
!, {
s16
-
s31
}

451 
°mdb
 
r0
!, {
r4
-
r11
, 
r14
}

454 
°r
 
r0
, [
r2
]

456 
°mdb
 
•
!, {
r3
}

457 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

458 
m§
 
ba£¥i
, 
r0


459 
bl
 
vTaskSwôchC⁄ãxt


460 
mov
 
r0
, #0

461 
m§
 
ba£¥i
, 
r0


462 
ldmü
 
•
!, {
r3
}

465 
ldr
 
r1
, [
r3
]

466 
ldr
 
r0
, [
r1
]

469 
ldmü
 
r0
!, {
r4
-
r11
, 
r14
}

473 
t°
 
r14
, #0
x10


474 
ô
 
eq


475 
vldmüeq
 
r0
!, {
s16
-
s31
}

477 
m§
 
p•
, 
r0


478 
isb


479 #ifde‡
WORKAROUND_PMU_CM001


480 #i‡
WORKAROUND_PMU_CM001
 == 1

481 
push
 { 
r14
 }

482 
p›
 { 
pc
 }

483 
n›


487 
bx
 
r14


488 
n›


489 
	}
}

492 
	$xP‹tSysTickH™dÀr
( )

498 –Ë
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

501 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

505 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT
;

508 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

509 
	}
}

512 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

514 
__wók
 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

516 
uöt32_t
 
ulRñﬂdVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCom∂ëedSysTickDe¸emíts
, 
ulSysTickCTRL
;

517 
TickTy≥_t
 
xModifübÀIdÀTime
;

520 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

522 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

529 
p‹tNVIC_SYSTICK_CTRL_REG
 &~
p‹tNVIC_SYSTICK_ENABLE_BIT
;

534 
ulRñﬂdVÆue
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTimîCou¡sF‹O√Tick
 * ( 
xEx≥˘edIdÀTime
 - 1UL ) );

535 if–
ulRñﬂdVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

537 
ulRñﬂdVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

542 
	`__dißbÀ_úq
();

546 if–
	`eTaskC⁄fúmSÀïModeSètus
(Ë=
eAb‹tSÀï
 )

550 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

553 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

557 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

561 
	`__íabÀ_úq
();

566 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulRñﬂdVÆue
;

570 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

573 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

580 
xModifübÀIdÀTime
 = 
xEx≥˘edIdÀTime
;

581 
	`c⁄figPRE_SLEEP_PROCESSING
–
xModifübÀIdÀTime
 );

582 if–
xModifübÀIdÀTime
 > 0 )

584 
	`__dsb
–
p‹tSY_FULL_READ_WRITE
 );

585 
	`__wfi
();

586 
	`__isb
–
p‹tSY_FULL_READ_WRITE
 );

588 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

594 
ulSysTickCTRL
 = 
p‹tNVIC_SYSTICK_CTRL_REG
;

595 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

599 
	`__íabÀ_úq
();

601 if––
ulSysTickCTRL
 & 
p‹tNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

603 
uöt32_t
 
ulCÆcuœãdLﬂdVÆue
;

609 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL ) - ( 
ulRñﬂdVÆue
 - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 );

614 if––
ulCÆcuœãdLﬂdVÆue
 < 
ulSt›≥dTimîCom≥nßti⁄
 ) || ( ulCÆcuœãdLﬂdVÆuê> 
ulTimîCou¡sF‹O√Tick
 ) )

616 
ulCÆcuœãdLﬂdVÆue
 = ( 
ulTimîCou¡sF‹O√Tick
 - 1UL );

619 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulCÆcuœãdLﬂdVÆue
;

626 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

634 
ulCom∂ëedSysTickDe¸emíts
 = ( 
xEx≥˘edIdÀTime
 * 
ulTimîCou¡sF‹O√Tick
 ) - 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
;

638 
ulCom∂ëeTickPîiods
 = 
ulCom∂ëedSysTickDe¸emíts
 / 
ulTimîCou¡sF‹O√Tick
;

642 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom∂ëeTickPîiods
 + 1 ) * 
ulTimîCou¡sF‹O√Tick
 ) - 
ulCom∂ëedSysTickDe¸emíts
;

650 
p‹tNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

651 
	`p‹tENTER_CRITICAL
();

653 
p‹tNVIC_SYSTICK_CTRL_REG
 |
p‹tNVIC_SYSTICK_ENABLE_BIT
;

654 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

655 
p‹tNVIC_SYSTICK_LOAD_REG
 = 
ulTimîCou¡sF‹O√Tick
 - 1UL;

657 
	`p‹tEXIT_CRITICAL
();

659 
	}
}

669 #i‡
c⁄figOVERRIDE_DEFAULT_TICK_CONFIGURATION
 == 0

671 
	$vP‹tSëupTimîI¡îru±
( )

674 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

676 
ulTimîCou¡sF‹O√Tick
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 );

677 
xMaximumPossibÀSuµªs£dTicks
 = 
p‹tMAX_24_BIT_NUMBER
 / 
ulTimîCou¡sF‹O√Tick
;

678 
ulSt›≥dTimîCom≥nßti⁄
 = 
p‹tMISSED_COUNTS_FACTOR
 / ( 
c⁄figCPU_CLOCK_HZ
 / 
c⁄figSYSTICK_CLOCK_HZ
 );

683 
p‹tNVIC_SYSTICK_LOAD_REG
 = ( 
c⁄figSYSTICK_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

684 
p‹tNVIC_SYSTICK_CTRL_REG
 = ( 
p‹tNVIC_SYSTICK_CLK_BIT
 | 
p‹tNVIC_SYSTICK_INT_BIT
 | 
p‹tNVIC_SYSTICK_ENABLE_BIT
 );

685 
	}
}

690 
__asm
 
uöt32_t
 
	$ulP‹tSëI¡îru±Mask
( )

692 
PRESERVE8


694 
mrs
 
r0
, 
ba£¥i


695 
mov
 
r1
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

696 
m§
 
ba£¥i
, 
r1


697 
bx
 
r14


698 
	}
}

701 
__asm
 
	$vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 )

703 
PRESERVE8


705 
m§
 
ba£¥i
, 
r0


706 
bx
 
r14


707 
	}
}

710 
__asm
 
uöt32_t
 
	$vP‹tGëIPSR
( )

712 
PRESERVE8


714 
mrs
 
r0
, 
ù§


715 
bx
 
r14


716 
	}
}

719 #if–
c⁄figASSERT_DEFINED
 == 1 )

721 
	$vP‹tVÆid©eI¡îru±Pri‹ôy
( )

723 
uöt32_t
 
ulCuºítI¡îru±
;

724 
uöt8_t
 
ucCuºítPri‹ôy
;

727 
ulCuºítI¡îru±
 = 
	`vP‹tGëIPSR
();

730 if–
ulCuºítI¡îru±
 >
p‹tFIRST_USER_INTERRUPT_NUMBER
 )

733 
ucCuºítPri‹ôy
 = 
pcI¡îru±Pri‹ôyRegi°îs
[ 
ulCuºítI¡îru±
 ];

758 
	`c⁄figASSERT
–
ucCuºítPri‹ôy
 >
ucMaxSysCÆlPri‹ôy
 );

774 
	`c⁄figASSERT
––
p‹tAIRCR_REG
 & 
p‹tPRIORITY_GROUP_MASK
 ) <
ulMaxPRIGROUPVÆue
 );

775 
	}
}

	@portable/RVDS/ARM_CM4F/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

107 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

108 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

109 
	#p‹tBYTE_ALIGNMENT
 8

	)

113 
vP‹tYõld
( );

114 
	#p‹tNVIC_INT_CTRL_REG
 ( * ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#p‹tNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

117 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) 
p‹tNVIC_INT_CTRL_REG
 = 
p‹tNVIC_PENDSVSET_BIT


	)

118 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

122 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

123 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 );

124 
vP‹tE¡îCrôiˇl
( );

125 
vP‹tExôCrôiˇl
( );

127 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

128 
	#p‹tENABLE_INTERRUPTS
(Ë
	`vP‹tCÀ¨I¡îru±Mask
–0 )

	)

129 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

130 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

131 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

132 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
(x)

	)

137 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


138 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

139 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

144 #i‡
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

147 #if–
c⁄figMAX_PRIORITIES
 > 32 )

148 #îr‹ 
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 
ˇn
 
⁄ly
 
be
 
£t
 
to
 1 
whí
 
c⁄figMAX_PRIORITIES
 
is
 
Àss
 
th™
 
‹
 
equÆ
Åÿ32. 
It
 i†
vîy
 
øª
 
th©
 
a
 
sy°em
 
ªquúes
 
m‹e
Åh™ 10Åÿ15 
dif„ªn˚
 
¥i‹ôõs
 
as
 
èsks
Åh© 
sh¨e
á 
¥i‹ôy
 
wûl
 
time
 
¶i˚
.

152 
	#p‹tRECORD_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë|–1UL << ( uxPri‹ôy ) )

	)

153 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxRódyPri‹ôõs
 ) ( uxRódyPri‹ôõ†Ë&~–1UL << ( uxPri‹ôy ) )

	)

157 
	#p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxRódyPri‹ôõs
 ) uxT›Pri‹ôy = ( 31 - 
	`__˛z
––uxRódyPri‹ôõ†ËË)

	)

165 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

166 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

169 #ifde‡
c⁄figASSERT


170 
vP‹tVÆid©eI¡îru±Pri‹ôy
( );

171 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`vP‹tVÆid©eI¡îru±Pri‹ôy
()

	)

175 
	#p‹tNOP
()

	)

177 #ifde‡
__˝lu•lus


	@portable/Renesas/RX100/port.c

71 
	~"limôs.h
"

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	~"°rög.h
"

81 
	~"iodeföe.h
"

87 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

91 #i‡–
c⁄figUSE_TICKLESS_IDLE
 == 0 )

93 
	#p‹tCLOCK_DIVISOR
 8UL

	)

94 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#p‹tCLOCK_DIVISOR
 512UL

	)

96 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#p‹tCLOCK_DIVISOR
 128UL

	)

98 #ñi‡–
c⁄figPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#p‹tCLOCK_DIVISOR
 32UL

	)

101 
	#p‹tCLOCK_DIVISOR
 8UL

	)

107 
	#p‹tUNLOCK_KEY
 0xA50B

	)

108 
	#p‹tLOCK_KEY
 0xA500

	)

115 
Ba£Ty≥_t
 
vSo·w¨eI¡îru±E¡ry
;

116 c⁄° 
Ba£Ty≥_t
 * 
	gp_vSo·w¨eI¡îru±E¡ry
 = &
vSo·w¨eI¡îru±E¡ry
;

124 
¥vSèπFú°Task
( );

131 
¥vYõldH™dÀr
( );

139 
vSo·w¨eI¡îru±ISR
( );

147 
¥vSëupTimîI¡îru±
( );

148 #i‚de‡
c⁄figSETUP_TICK_INTERRUPT


151 
	#c⁄figSETUP_TICK_INTERRUPT
(Ë
	`¥vSëupTimîI¡îru±
()

	)

159 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

160 
¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

166 *
pxCuºítTCB
;

167 
vTaskSwôchC⁄ãxt
( );

172 c⁄° 
uöt32_t
 
	gulM©chVÆueF‹O√Tick
 = ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

174 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

180 c⁄° 
TickTy≥_t
 
	gxMaximumPossibÀSuµªs£dTicks
 = 
USHRT_MAX
 / ( ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) / 
c⁄figTICK_RATE_HZ
 );

185 vﬁ©ûê
uöt32_t
 
	gulTickFœg
 = 
pdFALSE
;

193 c⁄° 
uöt32_t
 
	gulSt›≥dTimîCom≥nßti⁄
 = 100UL / ( 
c⁄figCPU_CLOCK_HZ
 / ( 
c⁄figPERIPHERAL_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
 ) );

202 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

205 
pxT›OfSèck
--;

208 *
pxT›OfSèck
 = 0x00;

209 
pxT›OfSèck
--;

210 *
pxT›OfSèck
 = 0x00;

211 
pxT›OfSèck
--;

212 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

213 
pxT›OfSèck
--;

214 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

219 #ifde‡
USE_FULL_REGISTER_INITIALISATION


221 
pxT›OfSèck
--;

222 *
pxT›OfSèck
 = 0x12345678;

223 
pxT›OfSèck
--;

224 *
pxT›OfSèck
 = 0xaaaabbbb;

225 
pxT›OfSèck
--;

226 *
pxT›OfSèck
 = 0xdddddddd;

227 
pxT›OfSèck
--;

228 *
pxT›OfSèck
 = 0xcccccccc;

229 
pxT›OfSèck
--;

230 *
pxT›OfSèck
 = 0xbbbbbbbb;

231 
pxT›OfSèck
--;

232 *
pxT›OfSèck
 = 0xaaaaaaaa;

233 
pxT›OfSèck
--;

234 *
pxT›OfSèck
 = 0x99999999;

235 
pxT›OfSèck
--;

236 *
pxT›OfSèck
 = 0x88888888;

237 
pxT›OfSèck
--;

238 *
pxT›OfSèck
 = 0x77777777;

239 
pxT›OfSèck
--;

240 *
pxT›OfSèck
 = 0x66666666;

241 
pxT›OfSèck
--;

242 *
pxT›OfSèck
 = 0x55555555;

243 
pxT›OfSèck
--;

244 *
pxT›OfSèck
 = 0x44444444;

245 
pxT›OfSèck
--;

246 *
pxT›OfSèck
 = 0x33333333;

247 
pxT›OfSèck
--;

248 *
pxT›OfSèck
 = 0x22222222;

249 
pxT›OfSèck
--;

255 
pxT›OfSèck
 -= 15;

259 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

260 
pxT›OfSèck
--;

261 *
pxT›OfSèck
 = 0x12345678;

262 
pxT›OfSèck
--;

263 *
pxT›OfSèck
 = 0x87654321;

265  
pxT›OfSèck
;

266 
	}
}

269 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

272 if–
pxCuºítTCB
 !
NULL
 )

279 
	`c⁄figSETUP_TICK_INTERRUPT
();

282 
	`_IEN
–
_ICU_SWINT
 ) = 1;

285 
	`_IR
–
_ICU_SWINT
 ) = 0;

288 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

291 
	`¥vSèπFú°Task
();

300 
	`¥vSëupTimîI¡îru±
();

303 –Ë
	`vSo·w¨eI¡îru±ISR
();

306  
pdFAIL
;

307 
	}
}

310 #¥agm®
ölöe_asm
 
¥vSèπFú°Task


311 
	$¥vSèπFú°Task
( )

316 
SETPSW
 
U


320 
MOV
.
L
 #_pxCuºítTCB, 
R15


321 
MOV
.
L
 [
R15
], R15

322 
MOV
.
L
 [
R15
], 
R0


326 
POP
 
R15


327 
MVTACLO
 
R15


328 
POP
 
R15


329 
MVTACHI
 
R15


330 
POPM
 
R1
-
R15


331 
RTE


332 
NOP


333 
NOP


334 
	}
}

337 #¥agm®
öãºu±
 ( 
¥vTickISR
–
ve˘
 = 
c⁄figTICK_VECTOR
, 
íabÀ
 ) )

338 
	$¥vTickISR
( )

342 
	`£t_ùl
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

344 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

346 
	`èskYIELD
();

349 
	`£t_ùl
–
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

351 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

354 
ulTickFœg
 = 
pdTRUE
;

358 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

361 
	}
}

364 
	$vSo·w¨eI¡îru±ISR
( )

366 
	`¥vYõldH™dÀr
();

367 
	}
}

370 #¥agm®
ölöe_asm
 
¥vYõldH™dÀr


371 
	$¥vYõldH™dÀr
( )

374 
SETPSW
 
I


380 
PUSH
.
L
 
R15


383 
MVFC
 
USP
, 
R15


386 
SUB
 #12, 
R15


387 
MVTC
 
R15
, 
USP


390 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

391 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


392 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


395 
ADD
 #12, 
R0


398 
SETPSW
 
U


401 
PUSHM
 
R1
-
R14


404 
MVFACHI
 
R15


405 
PUSH
.
L
 
R15


406 
MVFACMI
 
R15
 ; 
MiddÀ
 
‹dî
 
w‹d
.

407 
SHLL
 #16, 
R15
 ; 
Shi·ed
 
À·
 
as
 
ô
 
is
 
ª°‹ed
 
to
 
the
 
low
 
‹dî
 
w‹d
.

408 
PUSH
.
L
 
R15


411 
MOV
.
L
 #_pxCuºítTCB, 
R15


412 
MOV
.
L
 [ 
R15
 ], R15

413 
MOV
.
L
 
R0
, [ 
R15
 ]

417 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

420 
BSR
.
A
 
_vTaskSwôchC⁄ãxt


424 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

428 
MOV
.
L
 #_pxCuºítTCB,
R15


429 
MOV
.
L
 [ 
R15
 ], R15

430 
MOV
.
L
 [ 
R15
 ], 
R0


434 
POP
 
R15


435 
MVTACLO
 
R15


436 
POP
 
R15


437 
MVTACHI
 
R15


438 
POPM
 
R1
-
R15


439 
RTE


440 
NOP


441 
NOP


442 
	}
}

445 
	$vP‹tEndScheduÀr
( )

449 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

452 –Ë
	`vTaskSwôchC⁄ãxt
();

453 
	}
}

456 
	$¥vSëupTimîI¡îru±
( )

459 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

462 
	`MSTP
–
CMT0
 ) = 0;

465 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

468 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

471 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆueF‹O√Tick
;

474 #i‡
p‹tCLOCK_DIVISOR
 == 512

476 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

478 #ñi‡
p‹tCLOCK_DIVISOR
 == 128

480 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

482 #ñi‡
p‹tCLOCK_DIVISOR
 == 32

484 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

486 #ñi‡
p‹tCLOCK_DIVISOR
 == 8

488 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

492 #îr‹ 
InvÆid
 
p‹tCLOCK_DIVISOR
 
£âög


498 
	`_IEN
–
_CMT0_CMI0
 ) = 1;

501 
	`_IPR
–
_CMT0_CMI0
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

504 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

505 
	}
}

508 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

510 
	$¥vSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

513 
	`c⁄figPRE_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

518 if–
xEx≥˘edIdÀTime
 > 0 )

520 
	`waô
();

524 
	`c⁄figPOST_SLEEP_PROCESSING
–
xEx≥˘edIdÀTime
 );

525 
	}
}

530 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

532 
	$vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 )

534 
uöt32_t
 
ulM©chVÆue
, 
ulCom∂ëeTickPîiods
, 
ulCuºítCou¡
;

535 
eSÀïModeSètus
 
eSÀïA˘i⁄
;

540 if–
xEx≥˘edIdÀTime
 > 
xMaximumPossibÀSuµªs£dTicks
 )

542 
xEx≥˘edIdÀTime
 = 
xMaximumPossibÀSuµªs£dTicks
;

547 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 * 
xEx≥˘edIdÀTime
;

548 if–
ulM©chVÆue
 > 
ulSt›≥dTimîCom≥nßti⁄
 )

552 
ulM©chVÆue
 -
ulSt›≥dTimîCom≥nßti⁄
;

559 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

560  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

567 
	`˛Ωsw_i
();

572 
ulTickFœg
 = 
pdFALSE
;

577 
eSÀïA˘i⁄
 = 
	`eTaskC⁄fúmSÀïModeSètus
();

578 if–
eSÀïA˘i⁄
 =
eAb‹tSÀï
 )

581 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

582 
	`£çsw_i
();

584 if–
eSÀïA˘i⁄
 =
eNoTasksWaôögTimeout
 )

587 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

590 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

593 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

597 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

600 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

605 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tUNLOCK_KEY
;

608 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

609 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

610 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

613 
SYSTEM
.
PRCR
.
WORD
 = 
p‹tLOCK_KEY
;

617 
ulM©chVÆue
 -–
uöt32_t
 ) 
CMT0
.
CMCNT
;

618 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

621 
CMT0
.
CMCNT
 = 0;

622 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

626 
	`¥vSÀï
–
xEx≥˘edIdÀTime
 );

632 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

633  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

638 
ulCuºítCou¡
 = ( 
uöt32_t
 ) 
CMT0
.
CMCNT
;

640 if–
ulTickFœg
 !
pdFALSE
 )

647 
ulM©chVÆue
 = 
ulM©chVÆueF‹O√Tick
 - 
ulCuºítCou¡
;

648 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

656 
ulCom∂ëeTickPîiods
 = 
xEx≥˘edIdÀTime
 - 1UL;

663 
ulCom∂ëeTickPîiods
 = 
ulCuºítCou¡
 / 
ulM©chVÆueF‹O√Tick
;

667 
ulM©chVÆue
 = 
ulCuºítCou¡
 - ( 
ulCom∂ëeTickPîiods
 * 
ulM©chVÆueF‹O√Tick
 );

668 
CMT0
.
CMCOR
 = ( 
uöt16_t
 ) 
ulM©chVÆue
;

674 
CMT0
.
CMCNT
 = 0;

675 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

679 
	`vTaskSãpTick
–
ulCom∂ëeTickPîiods
 );

681 
	}
}

	@portable/Renesas/RX100/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


75 
	~"machöe.h
"

89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

95 
	#p‹tBASE_TYPE
 

	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tBYTE_ALIGNMENT
 8

	)

112 
	#p‹tSTACK_GROWTH
 -1

	)

113 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

114 
	#p‹tNOP
(Ë
	`n›
()

	)

116 #¥agm®
ölöe_asm
 
vP‹tYõld


117 
vP‹tYõld
( )

122 
	gPUSH
.
L
 
R5


124 
	gMOV
.
	gL
 #872E0
	gH
, 
R5


125 
	gMOV
.
	gB
 #1, [
R5
]

127 
	gMOV
.
	gL
 [
R5
], R5

129 
POP
 
	gR5


131 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

132 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) { 
	`p‹tYIELD
(); }

	)

143 
	#p‹tENABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë0 )

	)

144 #ifde‡
c⁄figASSERT


145 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`gë_ùl
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

146 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`gë_ùl
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_ùl
––Ëc⁄figMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

148 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

152 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

155 
vTaskE¡îCrôiˇl
( );

156 
vTaskExôCrôiˇl
( );

157 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

158 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

161 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`gë_ùl
(); 
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

162 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`£t_ùl
––ËuxSavedI¡îru±Sètu†)

	)

167 #i‡
c⁄figUSE_TICKLESS_IDLE
 == 1

168 #i‚de‡
p‹tSUPPRESS_TICKS_AND_SLEEP


169 
vP‹tSuµªssTicksAndSÀï
–
TickTy≥_t
 
xEx≥˘edIdÀTime
 );

170 
	#p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 ) 
	`vP‹tSuµªssTicksAndSÀï
–xEx≥˘edIdÀTimê)

	)

177 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

178 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

180 #ifde‡
__˝lu•lus


	@portable/Renesas/RX200/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"°rög.h
"

78 
	~"iodeföe.h
"

84 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

91 
Ba£Ty≥_t
 
vSo·w¨eI¡îru±E¡ry
;

92 c⁄° 
Ba£Ty≥_t
 * 
	gp_vSo·w¨eI¡îru±E¡ry
 = &
vSo·w¨eI¡îru±E¡ry
;

100 
¥vSèπFú°Task
( );

107 
¥vYõldH™dÀr
( );

115 
vSo·w¨eI¡îru±ISR
( );

121 *
pxCuºítTCB
;

122 
vTaskSwôchC⁄ãxt
( );

129 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

132 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = 0x00;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = 0x00;

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

146 #ifde‡
USE_FULL_REGISTER_INITIALISATION


148 
pxT›OfSèck
--;

149 *
pxT›OfSèck
 = 0x12345678;

150 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = 0xaaaabbbb;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 0xdddddddd;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = 0xcccccccc;

156 
pxT›OfSèck
--;

157 *
pxT›OfSèck
 = 0xbbbbbbbb;

158 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = 0xaaaaaaaa;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = 0x99999999;

162 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = 0x88888888;

164 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = 0x77777777;

166 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = 0x66666666;

168 
pxT›OfSèck
--;

169 *
pxT›OfSèck
 = 0x55555555;

170 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = 0x44444444;

172 
pxT›OfSèck
--;

173 *
pxT›OfSèck
 = 0x33333333;

174 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = 0x22222222;

176 
pxT›OfSèck
--;

180 
pxT›OfSèck
 -= 15;

184 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

185 
pxT›OfSèck
--;

186 *
pxT›OfSèck
 = 0x12345678;

187 
pxT›OfSèck
--;

188 *
pxT›OfSèck
 = 0x87654321;

190  
pxT›OfSèck
;

191 
	}
}

194 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

196 
	`vAµliˇti⁄SëupTimîI¡îru±
( );

199 if–
pxCuºítTCB
 !
NULL
 )

204 
	`vAµliˇti⁄SëupTimîI¡îru±
();

207 
	`_IEN
–
_ICU_SWINT
 ) = 1;

210 
	`_IR
–
_ICU_SWINT
 ) = 0;

213 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

216 
	`¥vSèπFú°Task
();

220 –Ë
	`vSo·w¨eI¡îru±ISR
();

223  
pdFAIL
;

224 
	}
}

227 #¥agm®
ölöe_asm
 
¥vSèπFú°Task


228 
	$¥vSèπFú°Task
( )

233 
SETPSW
 
U


237 
MOV
.
L
 #_pxCuºítTCB, 
R15


238 
MOV
.
L
 [
R15
], R15

239 
MOV
.
L
 [
R15
], 
R0


243 
POP
 
R15


244 
MVTACLO
 
R15


245 
POP
 
R15


246 
MVTACHI
 
R15


247 
POPM
 
R1
-
R15


248 
RTE


249 
NOP


250 
NOP


251 
	}
}

254 #¥agm®
öãºu±
 ( 
vTickISR
–
ve˘
 = 
_VECT
–
c⁄figTICK_VECTOR
 ), 
íabÀ
 ) )

255 
	$vTickISR
( )

259 
	`£t_ùl
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

261 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

263 
	`èskYIELD
();

266 
	`£t_ùl
–
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

267 
	}
}

270 
	$vSo·w¨eI¡îru±ISR
( )

272 
	`¥vYõldH™dÀr
();

273 
	}
}

276 #¥agm®
ölöe_asm
 
¥vYõldH™dÀr


277 
	$¥vYõldH™dÀr
( )

280 
SETPSW
 
I


286 
PUSH
.
L
 
R15


289 
MVFC
 
USP
, 
R15


292 
SUB
 #12, 
R15


293 
MVTC
 
R15
, 
USP


296 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

297 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


298 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


301 
ADD
 #12, 
R0


304 
SETPSW
 
U


307 
PUSHM
 
R1
-
R14


310 
MVFACHI
 
R15


311 
PUSH
.
L
 
R15


312 
MVFACMI
 
R15
 ; 
MiddÀ
 
‹dî
 
w‹d
.

313 
SHLL
 #16, 
R15
 ; 
Shi·ed
 
À·
 
as
 
ô
 
is
 
ª°‹ed
 
to
 
the
 
low
 
‹dî
 
w‹d
.

314 
PUSH
.
L
 
R15


317 
MOV
.
L
 #_pxCuºítTCB, 
R15


318 
MOV
.
L
 [ 
R15
 ], R15

319 
MOV
.
L
 
R0
, [ 
R15
 ]

323 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

326 
BSR
.
A
 
_vTaskSwôchC⁄ãxt


329 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

333 
MOV
.
L
 #_pxCuºítTCB,
R15


334 
MOV
.
L
 [ 
R15
 ], R15

335 
MOV
.
L
 [ 
R15
 ], 
R0


339 
POP
 
R15


340 
MVTACLO
 
R15


341 
POP
 
R15


342 
MVTACHI
 
R15


343 
POPM
 
R1
-
R15


344 
RTE


345 
NOP


346 
NOP


347 
	}
}

350 
	$vP‹tEndScheduÀr
( )

354 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

357 –Ë
	`vTaskSwôchC⁄ãxt
();

358 
	}
}

	@portable/Renesas/RX200/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


75 
	~"machöe.h
"

89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

95 
	#p‹tBASE_TYPE
 

	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tBYTE_ALIGNMENT
 8

	)

112 
	#p‹tSTACK_GROWTH
 -1

	)

113 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

114 
	#p‹tNOP
(Ë
	`n›
()

	)

116 #¥agm®
ölöe_asm
 
vP‹tYõld


117 
vP‹tYõld
( )

122 
	gPUSH
.
L
 
R5


124 
	gMOV
.
	gL
 #553696, 
R5


125 
	gMOV
.
	gB
 #1, [
R5
]

127 
	gMOV
.
	gL
 [
R5
], R5

129 
POP
 
	gR5


131 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

132 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) 
	`p‹tYIELD
()

	)

143 
	#p‹tENABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë0 )

	)

144 #ifde‡
c⁄figASSERT


145 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`gë_ùl
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

146 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`gë_ùl
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_ùl
––Ëc⁄figMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

148 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

152 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

155 
vTaskE¡îCrôiˇl
( );

156 
vTaskExôCrôiˇl
( );

157 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

158 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

161 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`gë_ùl
(); 
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

162 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`£t_ùl
––ËuxSavedI¡îru±Sètu†)

	)

167 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

170 #ifde‡
__˝lu•lus


	@portable/Renesas/RX600/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"°rög.h
"

78 
	~"iodeföe.h
"

84 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00030000 )

	)

85 
	#p‹tINITIAL_FPSW
 ( ( 
SèckTy≥_t
 ) 0x00000100 )

	)

92 
Ba£Ty≥_t
 
vSo·w¨eI¡îru±E¡ry
;

93 c⁄° 
Ba£Ty≥_t
 * 
	gp_vSo·w¨eI¡îru±E¡ry
 = &
vSo·w¨eI¡îru±E¡ry
;

101 
¥vSèπFú°Task
( );

108 
¥vYõldH™dÀr
( );

116 
vSo·w¨eI¡îru±ISR
( );

122 *
pxCuºítTCB
;

123 
vTaskSwôchC⁄ãxt
( );

130 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

134 *
pxT›OfSèck
 = 0x00;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = 
p‹tINITIAL_PSW
;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

143 #ifde‡
USE_FULL_REGISTER_INITIALISATION


145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = 0xffffffff;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 0xeeeeeeee;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = 0xdddddddd;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = 0xcccccccc;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = 0xbbbbbbbb;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = 0xaaaaaaaa;

157 
pxT›OfSèck
--;

158 *
pxT›OfSèck
 = 0x99999999;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 0x88888888;

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 0x77777777;

163 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = 0x66666666;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = 0x55555555;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = 0x44444444;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = 0x33333333;

171 
pxT›OfSèck
--;

172 *
pxT›OfSèck
 = 0x22222222;

173 
pxT›OfSèck
--;

177 
pxT›OfSèck
 -= 15;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = 
p‹tINITIAL_FPSW
;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = 0x12345678;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = 0x87654321;

189  
pxT›OfSèck
;

190 
	}
}

193 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

195 
	`vAµliˇti⁄SëupTimîI¡îru±
( );

198 if–
pxCuºítTCB
 !
NULL
 )

203 
	`vAµliˇti⁄SëupTimîI¡îru±
();

206 
	`_IEN
–
_ICU_SWINT
 ) = 1;

209 
	`_IR
–
_ICU_SWINT
 ) = 0;

212 
	`_IPR
–
_ICU_SWINT
 ) = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

215 
	`¥vSèπFú°Task
();

219 –Ë
	`vSo·w¨eI¡îru±ISR
();

222  
pdFAIL
;

223 
	}
}

226 #¥agm®
ölöe_asm
 
¥vSèπFú°Task


227 
	$¥vSèπFú°Task
( )

232 
SETPSW
 
U


236 
MOV
.
L
 #_pxCuºítTCB, 
R15


237 
MOV
.
L
 [
R15
], R15

238 
MOV
.
L
 [
R15
], 
R0


242 
POP
 
R15


243 
MVTACLO
 
R15


244 
POP
 
R15


245 
MVTACHI
 
R15


246 
POP
 
R15


247 
MVTC
 
R15
,
FPSW


248 
POPM
 
R1
-
R15


249 
RTE


250 
NOP


251 
NOP


252 
	}
}

255 #¥agm®
öãºu±
 ( 
vTickISR
–
ve˘
 = 
_VECT
–
c⁄figTICK_VECTOR
 ), 
íabÀ
 ) )

256 
	$vTickISR
( )

260 
	`£t_ùl
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 );

262 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

264 
	`èskYIELD
();

267 
	`£t_ùl
–
c⁄figKERNEL_INTERRUPT_PRIORITY
 );

268 
	}
}

271 
	$vSo·w¨eI¡îru±ISR
( )

273 
	`¥vYõldH™dÀr
();

274 
	}
}

277 #¥agm®
ölöe_asm
 
¥vYõldH™dÀr


278 
	$¥vYõldH™dÀr
( )

281 
SETPSW
 
I


287 
PUSH
.
L
 
R15


290 
MVFC
 
USP
, 
R15


293 
SUB
 #12, 
R15


294 
MVTC
 
R15
, 
USP


297 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

298 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


299 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


302 
ADD
 #12, 
R0


305 
SETPSW
 
U


308 
PUSHM
 
R1
-
R14


311 
MVFC
 
FPSW
, 
R15


312 
PUSH
.
L
 
R15


313 
MVFACHI
 
R15


314 
PUSH
.
L
 
R15


315 
MVFACMI
 
R15
 ; 
MiddÀ
 
‹dî
 
w‹d
.

316 
SHLL
 #16, 
R15
 ; 
Shi·ed
 
À·
 
as
 
ô
 
is
 
ª°‹ed
 
to
 
the
 
low
 
‹dî
 
w‹d
.

317 
PUSH
.
L
 
R15


320 
MOV
.
L
 #_pxCuºítTCB, 
R15


321 
MOV
.
L
 [ 
R15
 ], R15

322 
MOV
.
L
 
R0
, [ 
R15
 ]

326 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

329 
BSR
.
A
 
_vTaskSwôchC⁄ãxt


332 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

336 
MOV
.
L
 #_pxCuºítTCB,
R15


337 
MOV
.
L
 [ 
R15
 ], R15

338 
MOV
.
L
 [ 
R15
 ], 
R0


342 
POP
 
R15


343 
MVTACLO
 
R15


344 
POP
 
R15


345 
MVTACHI
 
R15


346 
POP
 
R15


347 
MVTC
 
R15
,
FPSW


348 
POPM
 
R1
-
R15


349 
RTE


350 
NOP


351 
NOP


352 
	}
}

355 
	$vP‹tEndScheduÀr
( )

359 
	`c⁄figASSERT
–
pxCuºítTCB
 =
NULL
 );

362 –Ë
	`vTaskSwôchC⁄ãxt
();

363 
	}
}

	@portable/Renesas/RX600/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


75 
	~"machöe.h
"

89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

95 
	#p‹tBASE_TYPE
 

	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tBYTE_ALIGNMENT
 8

	)

112 
	#p‹tSTACK_GROWTH
 -1

	)

113 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

114 
	#p‹tNOP
(Ë
	`n›
()

	)

117 #¥agm®
ölöe_asm
 
vP‹tYõld


118 
vP‹tYõld
( )

123 
	gPUSH
.
L
 
R5


125 
	gMOV
.
	gL
 #553696, 
R5


126 
	gMOV
.
	gB
 #1, [
R5
]

128 
	gMOV
.
	gL
 [
R5
], R5

130 
POP
 
	gR5


132 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

133 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) 
	`p‹tYIELD
()

	)

144 
	#p‹tENABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë0 )

	)

145 #ifde‡
c⁄figASSERT


146 
	#p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
(Ë
	`c⁄figASSERT
––
	`gë_ùl
(Ë<
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

147 
	#p‹tDISABLE_INTERRUPTS
(Ëif–
	`gë_ùl
(Ë< 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_ùl
––Ëc⁄figMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

149 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

153 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

156 
vTaskE¡îCrôiˇl
( );

157 
vTaskExôCrôiˇl
( );

158 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
()

	)

159 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
()

	)

162 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`gë_ùl
(); 
	`£t_ùl
––Ë
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

163 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 ) 
	`£t_ùl
––ËuxSavedI¡îru±Sètu†)

	)

168 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

169 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

171 #ifde‡
__˝lu•lus


	@portable/Renesas/SH2A_FPU/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	~"°rög.h
"

81 
	#p‹tINITIAL_SR
 ( 0UL )

	)

87 
	#p‹tFLOP_REGISTERS_TO_STORE
 ( 18 )

	)

88 
	#p‹tFLOP_STORAGE_SIZE
 ( 
p‹tFLOP_REGISTERS_TO_STORE
 * 4 )

	)

95 
vP‹tYõld
( );

100 
vP‹tSèπFú°Task
( );

105 
uöt32_t
 
ulP‹tGëGBR
( );

112 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

115 *
pxT›OfSèck
 = 0x11111111UL;

116 
pxT›OfSèck
--;

117 *
pxT›OfSèck
 = 0x22222222UL;

118 
pxT›OfSèck
--;

119 *
pxT›OfSèck
 = 0x33333333UL;

120 
pxT›OfSèck
--;

123 *
pxT›OfSèck
 = 
p‹tINITIAL_SR
;

124 
pxT›OfSèck
--;

127 *
pxT›OfSèck
 = ( 
uöt32_t
 ) 
pxCode
;

128 
pxT›OfSèck
--;

131 *
pxT›OfSèck
 = 15;

132 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = 14;

136 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = 13;

140 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = 12;

144 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = 11;

148 
pxT›OfSèck
--;

151 *
pxT›OfSèck
 = 10;

152 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = 9;

156 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = 8;

160 
pxT›OfSèck
--;

163 *
pxT›OfSèck
 = 7;

164 
pxT›OfSèck
--;

167 *
pxT›OfSèck
 = 6;

168 
pxT›OfSèck
--;

171 *
pxT›OfSèck
 = 5;

172 
pxT›OfSèck
--;

175 *
pxT›OfSèck
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

176 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = 3;

180 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = 2;

184 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = 1;

188 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = 0;

192 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = 16;

196 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = 17;

200 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = 
	`ulP‹tGëGBR
();

210  
pxT›OfSèck
;

211 
	}
}

214 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

216 
	`vAµliˇti⁄SëupTimîI¡îru±
( );

221 
	`vAµliˇti⁄SëupTimîI¡îru±
();

228 
	`å≠a
–
p‹tSTART_SCHEDULER_TRAP_NO
 );

231  
pdFAIL
;

232 
	}
}

235 
	$vP‹tEndScheduÀr
( )

238 
	}
}

241 
	$vP‹tYõld
( )

243 
öt32_t
 
lI¡îru±Mask
;

247 
lI¡îru±Mask
 = 
	`gë_imask
();

252 
	`£t_imask
–
p‹tKERNEL_INTERRUPT_PRIORITY
 );

254 
	`å≠a
–
p‹tYIELD_TRAP_NO
 );

258 
	`£t_imask
––Ë
lI¡îru±Mask
 );

259 
	}
}

262 
Ba£Ty≥_t
 
	$xP‹tU£sFlﬂtögPoöt
–
TaskH™dÀ_t
 
xTask
 )

264 
uöt32_t
 *
pulFl›Buf„r
;

265 
Ba£Ty≥_t
 
xRëu∫
;

266 * vﬁ©ûê
pxCuºítTCB
;

274 if–
xTask
 =
NULL
 )

276 
xTask
 = ( 
TaskH™dÀ_t
 ) 
pxCuºítTCB
;

280 
pulFl›Buf„r
 = ( 
uöt32_t
 * ) 
	`pvP‹tMÆloc
–
p‹tFLOP_STORAGE_SIZE
 );

282 if–
pulFl›Buf„r
 !
NULL
 )

285 
	`mem£t
––* ) 
pulFl›Buf„r
, 0x00, 
p‹tFLOP_STORAGE_SIZE
 );

289 *
pulFl›Buf„r
 = 
	`gë_Âs¸
();

293 
	`vTaskSëAµliˇti⁄TaskTag
–
xTask
, ( * ) ( 
pulFl›Buf„r
 + 
p‹tFLOP_REGISTERS_TO_STORE
 ) );

294 
xRëu∫
 = 
pdPASS
;

298 
xRëu∫
 = 
pdFAIL
;

301  
xRëu∫
;

302 
	}
}

	@portable/Renesas/SH2A_FPU/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<machöe.h
>

72 #ifde‡
__˝lu•lus


88 
	#p‹tCHAR
 

	)

89 
	#p‹tFLOAT
 

	)

90 
	#p‹tDOUBLE
 

	)

91 
	#p‹tLONG
 

	)

92 
	#p‹tSHORT
 

	)

93 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

94 
	#p‹tBASE_TYPE
 

	)

96 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

97 
	tBa£Ty≥_t
;

98 
	tUBa£Ty≥_t
;

100 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

101 
uöt16_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

104 
uöt32_t
 
	tTickTy≥_t
;

105 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

110 
	#p‹tBYTE_ALIGNMENT
 8

	)

111 
	#p‹tSTACK_GROWTH
 -1

	)

112 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

113 
	#p‹tNOP
(Ë
	`n›
()

	)

114 
	#p‹tSTART_SCHEDULER_TRAP_NO
 ( 32 )

	)

115 
	#p‹tYIELD_TRAP_NO
 ( 33 )

	)

116 
	#p‹tKERNEL_INTERRUPT_PRIORITY
 ( 1 )

	)

118 
vP‹tYõld
( );

119 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

121 
vTaskSwôchC⁄ãxt
( );

122 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x !
pdFALSE
 ) 
	`vTaskSwôchC⁄ãxt
()

	)

129 
Ba£Ty≥_t
 
xP‹tU£sFlﬂtögPoöt
–* 
xTask
 );

135 
vP‹tSaveFl›Regi°îs
–*
pulBuf„r
 );

136 
vP‹tRe°‹eFl›Regi°îs
–*
pulBuf„r
 );

143 
	#åa˚TASK_SWITCHED_OUT
(Ëif–
pxCuºítTCB
->
pxTaskTag
 !
NULL
 ) 
	`vP‹tSaveFl›Regi°îs
–pxCuºítTCB->pxTaskTag )

	)

144 
	#åa˚TASK_SWITCHED_IN
(Ëif–
pxCuºítTCB
->
pxTaskTag
 !
NULL
 ) 
	`vP‹tRe°‹eFl›Regi°îs
–pxCuºítTCB->pxTaskTag )

	)

150 
	#p‹tENABLE_INTERRUPTS
(Ë
	`£t_imask
–0x00 )

	)

151 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`£t_imask
–
p‹tKERNEL_INTERRUPT_PRIORITY
 )

	)

154 
	#p‹tCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

157 
vTaskE¡îCrôiˇl
( );

158 
vTaskExôCrôiˇl
( );

159 
	#p‹tENTER_CRITICAL
(Ë
	`vTaskE¡îCrôiˇl
();

	)

160 
	#p‹tEXIT_CRITICAL
(Ë
	`vTaskExôCrôiˇl
();

	)

165 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

166 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

168 #ifde‡
__˝lu•lus


	@portable/Rowley/MSP430F449/port.c

67 
	~"FªeRTOS.h
"

68 
	~"èsk.h
"

76 
	#p‹tACLK_FREQUENCY_HZ
 ( ( 
TickTy≥_t
 ) 32768 )

	)

77 
	#p‹tINITIAL_CRITICAL_NESTING
 ( ( 
uöt16_t
 ) 10 )

	)

78 
	#p‹tFLAGS_INT_ENABLED
 ( ( 
SèckTy≥_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

93 vﬁ©ûê
uöt16_t
 
	gusCrôiˇlNe°ög
 = 
p‹tINITIAL_CRITICAL_NESTING
;

101 
¥vSëupTimîI¡îru±
( );

110 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

128 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

129 
pxT›OfSèck
--;

130 *
pxT›OfSèck
 = 
p‹tFLAGS_INT_ENABLED
;

131 
pxT›OfSèck
--;

134 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

135 
pxT›OfSèck
--;

136 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

137 
pxT›OfSèck
--;

138 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

139 
pxT›OfSèck
--;

140 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x7777;

141 
pxT›OfSèck
--;

142 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

143 
pxT›OfSèck
--;

144 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

145 
pxT›OfSèck
--;

146 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xaaaa;

147 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xbbbb;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xcccc;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xdddd;

153 
pxT›OfSèck
--;

154 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xeeee;

155 
pxT›OfSèck
--;

159 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

165 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

169  
pxT›OfSèck
;

170 
	}
}

173 
	$vP‹tEndScheduÀr
( )

177 
	}
}

184 
	$¥vSëupTimîI¡îru±
( )

187 
TACTL
 = 0;

190 
TACTL
 = 
TASSEL_1
;

193 
TACTL
 |
TACLR
;

196 
TACCR0
 = 
p‹tACLK_FREQUENCY_HZ
 / 
c⁄figTICK_RATE_HZ
;

199 
TACCTL0
 = 
CCIE
;

202 
TACTL
 |
TACLR
;

205 
TACTL
 |
MC_1
;

206 
	}
}

	@portable/Rowley/MSP430F449/portasm.h

66 #i‚de‡
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
p‹tSAVE_CONTEXT
 
ma¸o


71 
push
 
r4


72 
push
 
r5


73 
push
 
r6


74 
push
 
r7


75 
push
 
r8


76 
push
 
r9


77 
push
 
r10


78 
push
 
r11


79 
push
 
r12


80 
push
 
r13


81 
push
 
r14


82 
push
 
r15


83 
	gmov
.
	gw
 &
	g_usCrôiˇlNe°ög
, 
r14


84 
push
 
r14


85 
	gmov
.
	gw
 &
	g_pxCuºítTCB
, 
r12


86 
	gmov
.
w
 
	gr1
, @
r12


87 
ídm


90 
p‹tRESTORE_CONTEXT
 
ma¸o


91 
	gmov
.
	gw
 &
	g_pxCuºítTCB
, 
r12


92 
	gmov
.
	gw
 @
	gr12
, 
r1


93 
p›
 
r15


94 
	gmov
.
w
 
	gr15
, &
_usCrôiˇlNe°ög


95 
p›
 
r15


96 
p›
 
r14


97 
p›
 
r13


98 
p›
 
r12


99 
p›
 
r11


100 
p›
 
r10


101 
p›
 
r9


102 
p›
 
r8


103 
p›
 
r7


104 
p›
 
r6


105 
p›
 
r5


106 
p›
 
r4


111 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

113 
ªti


114 
	gídm


	@portable/Rowley/MSP430F449/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#p‹tCHAR
 

	)

81 
	#p‹tFLOAT
 

	)

82 
	#p‹tDOUBLE
 

	)

83 
	#p‹tLONG
 

	)

84 
	#p‹tSHORT
 

	)

85 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

86 
	#p‹tBASE_TYPE
 

	)

88 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

89 
	tBa£Ty≥_t
;

90 
	tUBa£Ty≥_t
;

93 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

94 
uöt16_t
 
	tTickTy≥_t
;

95 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

97 
uöt32_t
 
	tTickTy≥_t
;

98 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

104 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`_DINT
(); 
	`_NOP
()

	)

105 
	#p‹tENABLE_INTERRUPTS
(Ë
	`_EINT
();

	)

109 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt16_t
 ) 0 )

	)

111 
	#p‹tENTER_CRITICAL
(Ë\

	)

113 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

115 
p‹tDISABLE_INTERRUPTS
(); \

120 
	gusCrôiˇlNe°ög
++; \

123 
	#p‹tEXIT_CRITICAL
(Ë\

	)

125 vﬁ©ûê
uöt16_t
 
usCrôiˇlNe°ög
; \

127 if–
	gusCrôiˇlNe°ög
 > 
	gp‹tNO_CRITICAL_SECTION_NESTING
 ) \

130 
	gusCrôiˇlNe°ög
--; \

134 if–
	gusCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

136 
p‹tENABLE_INTERRUPTS
(); \

147 
vP‹tYõld
( );

148 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

152 
	#p‹tBYTE_ALIGNMENT
 2

	)

153 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

154 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

155 
	#p‹tNOP
()

	)

159 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†Ë
__t›Àvñ


	)

162 #i‡
c⁄figINTERRUPT_EXAMPLE_METHOD
 == 2

164 
vTaskSwôchC⁄ãxt
( );

165 
	#p‹tYIELD_FROM_ISR
–
x
 ) if–x ) 
	`vTaskSwôchC⁄ãxt
()

	)

	@portable/SDCC/Cygnal/port.c

71 
	~<°rög.h
>

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

78 
	#p‹tCLOCK_DIVISOR
 ( ( 
uöt32_t
 ) 12 )

	)

79 
	#p‹tMAX_TIMER_VALUE
 ( ( 
uöt32_t
 ) 0xfff‡)

	)

80 
	#p‹tENABLE_TIMER
 ( ( 
uöt8_t
 ) 0x04 )

	)

81 
	#p‹tTIMER_2_INTERRUPT_ENABLE
 ( ( 
uöt8_t
 ) 0x20 )

	)

84 
	#p‹tGLOBAL_INTERRUPT_BIT
 ( ( 
SèckTy≥_t
 ) 0x80 )

	)

87 
	#p‹tINITIAL_PSW
 ( ( 
SèckTy≥_t
 ) 0x00 )

	)

90 
	#p‹tCLEAR_INTERRUPT_FLAG
(Ë
TMR2CN
 &~0x80;

	)

94 
d©a
 
uöt8_t
 
	gucSèckByãs
;

98 
xd©a
 
SèckTy≥_t
 * 
d©a
 
	gpxXRAMSèck
;

102 
d©a
 
SèckTy≥_t
 * d©®
	gpxRAMSèck
;

106 
	tTCB_t
;

107 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

113 
¥vSëupTimîI¡îru±
( );

121 
	#p‹tCOPY_STACK_TO_XRAM
(Ë\

	)

126 
	gpxXRAMSèck
 = ( 
xd©a
 
SèckTy≥_t
 * ) *––xd©®SèckTy≥_à** ) 
pxCuºítTCB
 ); \

129 
	gpxRAMSèck
 = ( 
d©a
 
SèckTy≥_t
 * d©®Ë
c⁄figSTACK_START
; \

133 
	gucSèckByãs
 = 
SP
 - ( 
c⁄figSTACK_START
 - 1 ); \

137 *
	gpxXRAMSèck
 = 
ucSèckByãs
; \

141  
	gucSèckByãs
 ) \

143 
	gpxXRAMSèck
++; \

144 *
	gpxXRAMSèck
 = *
pxRAMSèck
; \

145 
	gpxRAMSèck
++; \

146 
	gucSèckByãs
--; \

155 
	#p‹tCOPY_XRAM_TO_STACK
(Ë\

	)

159 
	gpxXRAMSèck
 = ( 
xd©a
 
SèckTy≥_t
 * ) *––xd©®SèckTy≥_à** ) 
pxCuºítTCB
 ); \

160 
	gpxRAMSèck
 = ( 
d©a
 
SèckTy≥_t
 * d©®Ë–
c⁄figSTACK_START
 - 1 ); \

164 
	gucSèckByãs
 = 
pxXRAMSèck
[ 0 ]; \

169 
	gpxXRAMSèck
++; \

170 
	gpxRAMSèck
++; \

171 *
	gpxRAMSèck
 = *
pxXRAMSèck
; \

172 
	gucSèckByãs
--; \

173 }  
	gucSèckByãs
 ); \

176 
	gSP
 = ( 
uöt8_t
 ) 
pxRAMSèck
; \

184 
	#p‹tSAVE_CONTEXT
(Ë\

	)

186 
	g_asm
 \

189 
push
 
	gACC
 \

191 
push
 
	gIE
 \

192 
˛r
 
	g_EA
 \

193 
push
 
	gDPL
 \

194 
push
 
	gDPH
 \

195 
push
 
	gb
 \

196 
push
 
	g¨2
 \

197 
push
 
	g¨3
 \

198 
push
 
	g¨4
 \

199 
push
 
	g¨5
 \

200 
push
 
	g¨6
 \

201 
push
 
	g¨7
 \

202 
push
 
	g¨0
 \

203 
push
 
	g¨1
 \

204 
push
 
	gPSW
 \

205 
	g_ídasm
; \

206 
	gPSW
 = 0; \

207 
	g_asm
 \

208 
push
 
	g_bp
 \

209 
	g_ídasm
; \

217 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

219 
	g_asm
 \

220 
p›
 
	g_bp
 \

221 
p›
 
	gPSW
 \

222 
p›
 
	g¨1
 \

223 
p›
 
	g¨0
 \

224 
p›
 
	g¨7
 \

225 
p›
 
	g¨6
 \

226 
p›
 
	g¨5
 \

227 
p›
 
	g¨4
 \

228 
p›
 
	g¨3
 \

229 
p›
 
	g¨2
 \

230 
p›
 
	gb
 \

231 
p›
 
	gDPH
 \

232 
p›
 
	gDPL
 \

236 
p›
 
	gACC
 \

237 
JB
 
	gACC
.7,0098
	g$
 \

238 
CLR
 
	gIE
.7 \

239 
	gLJMP
 0099
	g$
 \

240 0098
	g$
: \

241 
SETB
 
IE
.7 \

242 0099
$
: \

244 
p›
 
ACC
 \

245 
ªti
 \

246 
_ídasm
; \

253 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

255 
uöt32_t
 
ulAddªss
;

256 
SèckTy≥_t
 *
pxSèπOfSèck
;

259 
pxSèπOfSèck
 = 
pxT›OfSèck
;

260 
pxT›OfSèck
++;

276 
ulAddªss
 = ( 
uöt32_t
 ) 
pxCode
;

277 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulAddªss
;

278 
ulAddªss
 >>= 8;

279 
pxT›OfSèck
++;

280 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
ulAddªss
 );

281 
pxT›OfSèck
++;

284 *
pxT›OfSèck
 = 0xaa;

285 
pxT›OfSèck
++;

288 *
pxT›OfSèck
 = 
p‹tGLOBAL_INTERRUPT_BIT
;

289 
pxT›OfSèck
++;

293 
ulAddªss
 = ( 
uöt32_t
 ) 
pvP¨amëîs
;

294 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulAddªss
;

295 
ulAddªss
 >>= 8;

296 *
pxT›OfSèck
++;

297 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulAddªss
;

298 
ulAddªss
 >>= 8;

299 
pxT›OfSèck
++;

300 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
ulAddªss
;

301 
pxT›OfSèck
++;

304 *
pxT›OfSèck
 = 0x02;

305 
pxT›OfSèck
++;

306 *
pxT›OfSèck
 = 0x03;

307 
pxT›OfSèck
++;

308 *
pxT›OfSèck
 = 0x04;

309 
pxT›OfSèck
++;

310 *
pxT›OfSèck
 = 0x05;

311 
pxT›OfSèck
++;

312 *
pxT›OfSèck
 = 0x06;

313 
pxT›OfSèck
++;

314 *
pxT›OfSèck
 = 0x07;

315 
pxT›OfSèck
++;

316 *
pxT›OfSèck
 = 0x00;

317 
pxT›OfSèck
++;

318 *
pxT›OfSèck
 = 0x01;

319 
pxT›OfSèck
++;

320 *
pxT›OfSèck
 = 0x00;

321 
pxT›OfSèck
++;

322 *
pxT›OfSèck
 = 0xbb;

328 *
pxSèπOfSèck
 = ( 
SèckTy≥_t
 ) ( 
pxT›OfSèck
 -ÖxStartOfStack );

332  
pxSèπOfSèck
;

333 
	}
}

339 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

342 
	`¥vSëupTimîI¡îru±
();

346 
SFRPAGE
 = 0;

350 
	`p‹tCOPY_XRAM_TO_STACK
();

351 
	`p‹tRESTORE_CONTEXT
();

354  
pdTRUE
;

355 
	}
}

358 
	$vP‹tEndScheduÀr
( )

361 
	}
}

368 
	$vP‹tYõld
–Ë
_«ked


376 
	`p‹tSAVE_CONTEXT
();

377 
	`p‹tCOPY_STACK_TO_XRAM
();

380 
	`vTaskSwôchC⁄ãxt
();

384 
	`p‹tCOPY_XRAM_TO_STACK
();

385 
	`p‹tRESTORE_CONTEXT
();

386 
	}
}

389 #i‡
c⁄figUSE_PREEMPTION
 == 1

390 
	$vTimî2ISR
–Ë
öãºu±
 5 
_«ked


396 
	`p‹tSAVE_CONTEXT
();

397 
	`p‹tCOPY_STACK_TO_XRAM
();

399 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

401 
	`vTaskSwôchC⁄ãxt
();

404 
	`p‹tCLEAR_INTERRUPT_FLAG
();

405 
	`p‹tCOPY_XRAM_TO_STACK
();

406 
	`p‹tRESTORE_CONTEXT
();

407 
	}
}

409 
	$vTimî2ISR
–Ë
öãºu±
 5

414 
	`xTaskIn¸emítTick
();

415 
	`p‹tCLEAR_INTERRUPT_FLAG
();

416 
	}
}

420 
	$¥vSëupTimîI¡îru±
( )

422 
uöt8_t
 
ucOrigöÆSFRPage
;

425 c⁄° 
uöt32_t
 
ulTicksPîSec⁄d
 = 
c⁄figCPU_CLOCK_HZ
 / 
p‹tCLOCK_DIVISOR
;

426 c⁄° 
uöt32_t
 
ulC≠tuªTime
 = 
ulTicksPîSec⁄d
 / 
c⁄figTICK_RATE_HZ
;

427 c⁄° 
uöt32_t
 
ulC≠tuªVÆue
 = 
p‹tMAX_TIMER_VALUE
 - 
ulC≠tuªTime
;

428 c⁄° 
uöt8_t
 
ucLowC≠tuªByã
 = ( uöt8_àË–
ulC≠tuªVÆue
 & ( 
uöt32_t
 ) 0xff );

429 c⁄° 
uöt8_t
 
ucHighC≠tuªByã
 = ( uöt8_àË–
ulC≠tuªVÆue
 >> ( 
uöt32_t
 ) 8 );

435 
ucOrigöÆSFRPage
 = 
SFRPAGE
;

436 
SFRPAGE
 = 0;

439 
TMR2CF
 = ( 
uöt8_t
 ) 0;

442 
RCAP2L
 = 
ucLowC≠tuªByã
;

443 
RCAP2H
 = 
ucHighC≠tuªByã
;

446 
TMR2L
 = 
ucLowC≠tuªByã
;

447 
TMR2H
 = 
ucHighC≠tuªByã
;

450 
IE
 |
p‹tTIMER_2_INTERRUPT_ENABLE
;

454 
TMR2CN
 = 
p‹tENABLE_TIMER
;

457 
SFRPAGE
 = 
ucOrigöÆSFRPage
;

458 
	}
}

	@portable/SDCC/Cygnal/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #i‡
c⁄figUSE_PREEMPTION
 == 0

70 
	$vTimî2ISR
–Ë
öãºu±
 5;

72 
	$vTimî2ISR
–Ë
öãºu±
 5 
_«ked
;

75 
	$vSîülISR
–Ë
öãºu±
 4;

89 
	#p‹tCHAR
 

	)

90 
	#p‹tFLOAT
 

	)

91 
	#p‹tDOUBLE
 

	)

92 
	#p‹tLONG
 

	)

93 
	#p‹tSHORT
 

	)

94 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

95 
	#p‹tBASE_TYPE
 

	)

97 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

98 sig√d 
	tBa£Ty≥_t
;

99 
	tUBa£Ty≥_t
;

101 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

102 
uöt16_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

105 
uöt32_t
 
	tTickTy≥_t
;

106 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

111 
	#p‹tENTER_CRITICAL
(Ë
_asm
 \

	)

112 
push
 
ACC
 \

113 
push
 
IE
 \

114 
_ídasm
; \

115 
EA
 = 0;

117 
	#p‹tEXIT_CRITICAL
(Ë
_asm
 \

	)

118 
p›
 
ACC
 \

119 
_ídasm
; \

120 
ACC
 &= 0x80; \

121 
IE
 |
ACC
; \

122 
_asm
 \

123 
p›
 
ACC
 \

124 
_ídasm
;

126 
	#p‹tDISABLE_INTERRUPTS
(Ë
EA
 = 0;

	)

127 
	#p‹tENABLE_INTERRUPTS
(Ë
EA
 = 1;

	)

131 
	#p‹tBYTE_ALIGNMENT
 1

	)

132 
	#p‹tSTACK_GROWTH
 ( 1 )

	)

133 
	#p‹tTICK_PERIOD_MS
 ( ( 
uöt32_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

137 
	$vP‹tYõld
–Ë
_«ked
;

138 
	#p‹tYIELD
(Ë
	`vP‹tYõld
();

	)

141 
	#p‹tNOP
(Ë
_asm
 \

	)

142 
n›
 \

143 
_ídasm
;

148 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

149 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

	@portable/Softune/MB91460/__STD_LIB_sbrk.c

1 
	~"FªeRTOSC⁄fig.h
"

2 
	~<°dlib.h
>

4 
	gbrk_siz
 = 0;

6 
	t_hìp_t
;

7 
	#ROUNDUP
(
s
Ë(((s)+(
_hìp_t
)-1)&~((_hìp_t)-1))

	)

8 
_hìp_t
 
	g_hìp
[
ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)/(_heep_t)];

9 
	#_hìp_size
 
	`ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)

	)

15 *
	$sbrk
(
size
)

17 i‡(
brk_siz
 + 
size
 > 
_hìp_size
 || brk_siz + size < 0)

20 
brk_siz
 +
size
;

21 –(*)
_hìp
 + 
brk_siz
 - 
size
);

22 
	}
}

	@portable/Softune/MB91460/port.c

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

68 
	~"mb91467d.h
"

74 
	tTCB_t
;

75 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

79 #¥agm®
asm


80 #ma¸ÿ
SaveC⁄ãxt


81 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


82 
ST
 
	gRP
,@-
	gR15
 ;
St‹e
 
RP


83 
STM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
Ë;
St‹e
 
	gR7
-R0

84 
STM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
Ë;
St‹e
 
	gR14
-R8

85 
ST
 
	gMDH
, @-
	gR15
 ;
St‹e
 
MDH


86 
ST
 
	gMDL
, @-
	gR15
 ;
St‹e
 
MDL


88 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack


89 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PC
 
to
 
R0


90 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


91 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PC
 
to
 
U£r
 
°ack


93 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack


94 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PS
 
to
 
R0


95 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


96 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PS
 
to
 
U£r
 
°ack


98 
	gLDI
 #_pxCuºítTCB, 
	gR0
 ;
Gë
 
pxCuºítTCB
 
addªss


99 
	gLD
 @
	gR0
, R0 ;
Gë
 
the
 
	gpxCuºítTCB
->
pxT›OfSèck
 
addªss


100 
ST
 
	gR15
,@
	gR0
 ;
St‹e
 
USP
 
to
 
	gpxCuºítTCB
->
pxT›OfSèck


102 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack
 
the
 
ª°
 
of
 
tick
 
	gISR


105 #ma¸ÿ
Re°‹eC⁄ãxt


106 
	gLDI
 #_pxCuºítTCB, 
	gR0
 ;
Gë
 
pxCuºítTCB
 
addªss


107 
	gLD
 @
	gR0
, R0 ;
Gë
 
the
 
	gpxCuºítTCB
->
pxT›OfSèck
 
addªss


108 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


109 
	gLD
 @
	gR0
, 
	gR15
 ;
Re°‹e
 
USP
 
‰om
 
	gpxCuºítTCB
->
pxT›OfSèck


111 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PS
 
to
 
R0


112 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
to
 
sy°em
 
°ack


113 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PS
 
to
 
sy°em
 
°ack


115 
	gORCCR
 #0
	gx20
 ;
Swôch
 
to
 
u£r
 
°ack


116 
	gLD
 @
	gR15
+,
	gR0
 ;
St‹e
 
PC
 
to
 
R0


117 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
to
 
sy°em
 
°ack


118 
ST
 
	gR0
,@-
	gR15
 ;
St‹e
 
PC
 
to
 
sy°em
 
°ack


120 
	gORCCR
 #0
	gx20
 ;
Swôch
 
back
 
to
 
ªåõve
 
the
 
ªmaöög
 
c⁄ãxt


122 
	gLD
 @
	gR15
+, 
	gMDL
 ;
Re°‹e
 
MDL


123 
	gLD
 @
	gR15
+, 
	gMDH
 ;
Re°‹e
 
MDH


124 
LDM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
Ë;
Re°‹e
 
	gR14
-R8

125 
LDM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
Ë;
Re°‹e
 
	gR7
-R0

126 
	gLD
 @
	gR15
+, 
	gRP
 ;
Re°‹e
 
RP


128 
	gANDCCR
 #0
	gxDF
 ;
Swôch
 
back
 
to
 
sy°em
 
°ack
 
the
 
ª°
 
of
 
tick
 
	gISR


130 #¥agm®
ídasm


137 
¥vSëupTimîI¡îru±
( );

146 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

151 *
pxT›OfSèck
 = 0x11111111;

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 0x22222222;

154 
pxT›OfSèck
--;

155 *
pxT›OfSèck
 = 0x33333333;

156 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = (
SèckTy≥_t
)(
pvP¨amëîs
);

162 
pxT›OfSèck
--;

164 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000000;

165 
pxT›OfSèck
--;

166 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00007777;

167 
pxT›OfSèck
--;

168 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00006666;

169 
pxT›OfSèck
--;

170 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00005555;

171 
pxT›OfSèck
--;

177 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) (
pvP¨amëîs
);

178 
pxT›OfSèck
--;

179 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00003333;

180 
pxT›OfSèck
--;

181 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00002222;

182 
pxT›OfSèck
--;

183 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00001111;

184 
pxT›OfSèck
--;

185 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00000001;

186 
pxT›OfSèck
--;

187 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0000EEEE;

188 
pxT›OfSèck
--;

189 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0000DDDD;

190 
pxT›OfSèck
--;

191 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0000CCCC;

192 
pxT›OfSèck
--;

193 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0000BBBB;

194 
pxT›OfSèck
--;

195 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0000AAAA;

196 
pxT›OfSèck
--;

197 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00009999;

198 
pxT›OfSèck
--;

199 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x00008888;

200 
pxT›OfSèck
--;

201 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x11110000;

202 
pxT›OfSèck
--;

203 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x22220000;

204 
pxT›OfSèck
--;

207 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

208 
pxT›OfSèck
--;

211 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x001F0030;

213  
pxT›OfSèck
;

214 
	}
}

217 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

220 
	`¥vSëupTimîI¡îru±
();

223 #¥agm®
asm


224 
Re°‹eC⁄ãxt


225 #¥agm®
ídasm


229 
	`__asm
("Ñeti ");

232  
pdFAIL
;

233 
	}
}

236 
	$vP‹tEndScheduÀr
( )

240 
	}
}

243 
	$¥vSëupTimîI¡îru±
( )

246 c⁄° 
uöt16_t
 
usRñﬂdVÆue
 = ( uöt16_àË–––
c⁄figPER_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 32UL ) - 1UL );

250 
TMCSR0_CNTE
 = 0;

251 
TMCSR0_CSL
 = 0x2;

252 
TMCSR0_MOD
 = 0;

253 
TMCSR0_RELD
 = 1;

255 
TMCSR0_UF
 = 0;

256 
TMRLR0
 = 
usRñﬂdVÆue
;

257 
TMCSR0_INTE
 = 1;

258 
TMCSR0_CNTE
 = 1;

259 
TMCSR0_TRG
 = 1;

261 
PORTEN
 = 0x3;

262 
	}
}

265 #i‡
c⁄figUSE_PREEMPTION
 == 1

273 #¥agm®
asm


275 .
globÆ
 
_RñﬂdTimî0_IRQH™dÀr


276 
	g_RñﬂdTimî0_IRQH™dÀr
:

278 
ANDCCR
 #0
xEF
 ;
DißbÀ
 
I¡îru±s


279 
	gSaveC⁄ãxt
 ;
Save
 
c⁄ãxt


280 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


282 
	gLDI
 #0
	gxFFFB
,
R1


283 
	gLDI
 #_tmc§0, 
R0


284 
AND
 
	gR1
,@
	gR0
 ;
CÀ¨
 
RLT0
 
öãºu±
 
Êag


286 
CALL32
 
	g_xTaskIn¸emítTick
,
	gR12
 ;
In¸emít
 
Tick


287 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


289 
	gANDCCR
 #0
	gxEF
 ;
DißbÀ
 
I¡îru±s


290 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


291 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


293 
	gRETI


295 #¥agm®
ídasm


304 
__öãºu±
 
	$RñﬂdTimî0_IRQH™dÀr
( )

307 
TMCSR0_UF
 = 0;

308 
	`xTaskIn¸emítTick
();

309 
	}
}

318 #¥agm®
asm


320 .
globÆ
 
_vP‹tYõldDñayed


321 
	g_vP‹tYõldDñayed
:

323 
ANDCCR
 #0
xEF
 ;
DißbÀ
 
I¡îru±s


324 
	gSaveC⁄ãxt
 ;
Save
 
c⁄ãxt


325 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


327 
	gLDI
 #_di¸, 
R0


328 
	gBANDL
 #0
	gx0E
, @
	gR0
 ;
CÀ¨
 
Dñayed
 
öãºu±
 
Êag


330 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


332 
	gANDCCR
 #0
	gxEF
 ;
DißbÀ
 
I¡îru±s


333 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


334 
	gORCCR
 #0
	gx10
 ;
	gRe
-
íabÀ
 
I¡îru±s


336 
	gRETI


338 #¥agm®
ídasm


346 #¥agm®
asm


348 .
globÆ
 
_vP‹tYõld


349 
	g_vP‹tYõld
:

351 
SaveC⁄ãxt
 ;
Save
 
c⁄ãxt


352 
CALL32
 
	g_vTaskSwôchC⁄ãxt
,
	gR12
 ;
Swôch
 
c⁄ãxt
 
ªquúed


353 
	gRe°‹eC⁄ãxt
 ;
Re°‹e
 
c⁄ãxt


355 
	gRETI


357 #¥agm®
ídasm


	@portable/Softune/MB91460/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~"mb91467d.h
"

73 
	~<°ddef.h
>

86 
	#p‹tCHAR
 

	)

87 
	#p‹tFLOAT
 

	)

88 
	#p‹tDOUBLE
 

	)

89 
	#p‹tLONG
 

	)

90 
	#p‹tSHORT
 

	)

91 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

92 
	#p‹tBASE_TYPE
 

	)

94 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

95 
	tBa£Ty≥_t
;

96 
	tUBa£Ty≥_t
;

99 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

100 
uöt16_t
 
	tTickTy≥_t
;

101 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

103 
uöt32_t
 
	tTickTy≥_t
;

104 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

109 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 30

110 #îr‹ 
c⁄figKERNEL_INTERRUPT_PRIORITY
 (
£t
 
ö
 
FªeRTOSC⁄fig
.
h
Ë
mu°
 
m©ch
 
the
 
ILM
 
vÆue
 së i¿thê
fﬁlowög
 
löe
 - 30 (1EhË
beög
Åhe .

112 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
(" STILM #1Eh ")

	)

113 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
(" STILM #1Fh ")

	)

115 
	#p‹tENTER_CRITICAL
(Ë\

	)

116 
__asm
(" ST PS,@-R15 "); \

117 
__asm
(" ANDCCR #0xef "); \

120 
	#p‹tEXIT_CRITICAL
(Ë\

	)

121 
__asm
(" LD @R15+,PS "); \

126 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

127 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

128 
	#p‹tBYTE_ALIGNMENT
 4

	)

129 
	#p‹tNOP
(Ë
	`__asm
–"Ç› " );

	)

133 
	#p‹tYIELD
(Ë
	`__asm
–" INT #40H " );

	)

136 
	#p‹tYIELD_FROM_ISR
(Ë
DICR_DLYI
 = 1

	)

140 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

143 
	#p‹tMINIMAL_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

	@portable/Softune/MB96340/__STD_LIB_sbrk.c

11 
	~"FªeRTOSC⁄fig.h
"

12 
	~<°dlib.h
>

14 
	gbrk_siz
 = 0;

15 
	t_hìp_t
;

16 
	#ROUNDUP
(
s
Ë(((s)+(
_hìp_t
)-1)&~((_hìp_t)-1))

	)

17 
_hìp_t
 
	g_hìp
[
ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)/(_heep_t)];

18 
	#_hìp_size
 
	`ROUNDUP
(
c⁄figTOTAL_HEAP_SIZE
)

	)

20 *
	$sbrk
(
size
)

22 i‡(
brk_siz
 + 
size
 > 
_hìp_size
 || brk_siz + size < 0)

25 
brk_siz
 +
size
;

26 –(*)
_hìp
 + 
brk_siz
 - 
size
);

27 
	}
}

	@portable/Softune/MB96340/port.c

66 
	~"FªeRTOS.h
"

67 
	~"èsk.h
"

76 
SèckTy≥_t
 
xGë_DPR_ADB_b™k
( );

81 
SèckTy≥_t
 
xGë_DTB_PCB_b™k
( );

87 
¥vSëupRLT0I¡îru±
( );

95 
	tTCB_t
;

96 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

110 #if––
c⁄figMEMMODEL
 =
p‹tSMALL
 ) || ( c⁄figMEMMODEL =
p‹tMEDIUM
 ) )

112 
	#p‹tSAVE_CONTEXT
(Ë\

	)

113 { 
__asm
(" POPW A "); \

114 
__asm
(" AND CCR,#H'DF "); \

115 
__asm
(" PUSHW A "); \

116 
__asm
(" OR CCR,#H'20 "); \

117 
__asm
(" POPW A "); \

118 
__asm
(" AND CCR,#H'DF "); \

119 
__asm
(" PUSHW A "); \

120 
__asm
(" OR CCR,#H'20 "); \

121 
__asm
(" POPW A "); \

122 
__asm
(" AND CCR,#H'DF "); \

123 
__asm
(" PUSHW A "); \

124 
__asm
(" OR CCR,#H'20 "); \

125 
__asm
(" POPW A "); \

126 
__asm
(" AND CCR,#H'DF "); \

127 
__asm
(" PUSHW A "); \

128 
__asm
(" OR CCR,#H'20 "); \

129 
__asm
(" POPW A "); \

130 
__asm
(" AND CCR,#H'DF "); \

131 
__asm
(" PUSHW A "); \

132 
__asm
(" OR CCR,#H'20 "); \

133 
__asm
(" POPW A "); \

134 
__asm
(" AND CCR,#H'DF "); \

135 
__asm
(" PUSHW A "); \

136 
__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

137 
__asm
(" MOVW A, _pxCurrentTCB "); \

138 
__asm
(" MOVW A, SP "); \

139 
__asm
(" SWAPW "); \

140 
__asm
(" MOVW @AL, AH "); \

141 
__asm
(" OR CCR,#H'20 "); \

154 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

155 { 
__asm
(" MOVW A, _pxCurrentTCB "); \

156 
__asm
(" MOVW A, @A "); \

157 
__asm
(" AND CCR,#H'DF "); \

158 
__asm
(" MOVW SP, A "); \

159 
__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

160 
__asm
(" POPW A "); \

161 
__asm
(" OR CCR,#H'20 "); \

162 
__asm
(" PUSHW A "); \

163 
__asm
(" AND CCR,#H'DF "); \

164 
__asm
(" POPW A "); \

165 
__asm
(" OR CCR,#H'20 "); \

166 
__asm
(" PUSHW A "); \

167 
__asm
(" AND CCR,#H'DF "); \

168 
__asm
(" POPW A "); \

169 
__asm
(" OR CCR,#H'20 "); \

170 
__asm
(" PUSHW A "); \

171 
__asm
(" AND CCR,#H'DF "); \

172 
__asm
(" POPW A "); \

173 
__asm
(" OR CCR,#H'20 "); \

174 
__asm
(" PUSHW A "); \

175 
__asm
(" AND CCR,#H'DF "); \

176 
__asm
(" POPW A "); \

177 
__asm
(" OR CCR,#H'20 "); \

178 
__asm
(" PUSHW A "); \

179 
__asm
(" AND CCR,#H'DF "); \

180 
__asm
(" POPW A "); \

181 
__asm
(" OR CCR,#H'20 "); \

182 
__asm
(" PUSHW A "); \

185 #ñif––
c⁄figMEMMODEL
 =
p‹tCOMPACT
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

187 
	#p‹tSAVE_CONTEXT
(Ë\

	)

188 { 
__asm
(" POPW A "); \

189 
__asm
(" AND CCR,#H'DF "); \

190 
__asm
(" PUSHW A "); \

191 
__asm
(" OR CCR,#H'20 "); \

192 
__asm
(" POPW A "); \

193 
__asm
(" AND CCR,#H'DF "); \

194 
__asm
(" PUSHW A "); \

195 
__asm
(" OR CCR,#H'20 "); \

196 
__asm
(" POPW A "); \

197 
__asm
(" AND CCR,#H'DF "); \

198 
__asm
(" PUSHW A "); \

199 
__asm
(" OR CCR,#H'20 "); \

200 
__asm
(" POPW A "); \

201 
__asm
(" AND CCR,#H'DF "); \

202 
__asm
(" PUSHW A "); \

203 
__asm
(" OR CCR,#H'20 "); \

204 
__asm
(" POPW A "); \

205 
__asm
(" AND CCR,#H'DF "); \

206 
__asm
(" PUSHW A "); \

207 
__asm
(" OR CCR,#H'20 "); \

208 
__asm
(" POPW A "); \

209 
__asm
(" AND CCR,#H'DF "); \

210 
__asm
(" PUSHW A "); \

211 
__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

212 
__asm
(" MOVL A, _pxCurrentTCB "); \

213 
__asm
(" MOVL RL2, A "); \

214 
__asm
(" MOVW A, SP "); \

215 
__asm
(" MOVW @RL2+0, A "); \

216 
__asm
(" MOV A, USB "); \

217 
__asm
(" MOV @RL2+2, A "); \

220 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

221 { 
__asm
(" MOVL A, _pxCurrentTCB "); \

222 
__asm
(" MOVL RL2, A "); \

223 
__asm
(" MOVW A, @RL2+0 "); \

224 
__asm
(" AND CCR,#H'DF "); \

225 
__asm
(" MOVW SP, A "); \

226 
__asm
(" MOV A, @RL2+2 "); \

227 
__asm
(" MOV USB, A "); \

228 
__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

229 
__asm
(" POPW A "); \

230 
__asm
(" OR CCR,#H'20 "); \

231 
__asm
(" PUSHW A "); \

232 
__asm
(" AND CCR,#H'DF "); \

233 
__asm
(" POPW A "); \

234 
__asm
(" OR CCR,#H'20 "); \

235 
__asm
(" PUSHW A "); \

236 
__asm
(" AND CCR,#H'DF "); \

237 
__asm
(" POPW A "); \

238 
__asm
(" OR CCR,#H'20 "); \

239 
__asm
(" PUSHW A "); \

240 
__asm
(" AND CCR,#H'DF "); \

241 
__asm
(" POPW A "); \

242 
__asm
(" OR CCR,#H'20 "); \

243 
__asm
(" PUSHW A "); \

244 
__asm
(" AND CCR,#H'DF "); \

245 
__asm
(" POPW A "); \

246 
__asm
(" OR CCR,#H'20 "); \

247 
__asm
(" PUSHW A "); \

248 
__asm
(" AND CCR,#H'DF "); \

249 
__asm
(" POPW A "); \

250 
__asm
(" OR CCR,#H'20 "); \

251 
__asm
(" PUSHW A "); \

261 #¥agm®
asm


263 .
GLOBAL
 
	g_xGë_DPR_ADB_b™k


264 .
GLOBAL
 
	g_xGë_DTB_PCB_b™k


265 .
SECTION
 
	gCODE
, CODE, 
	gALIGN
=1

267 
_xGë_DPR_ADB_b™k
:

269 
MOV
 
A
, 
DPR


270 
SWAP


271 
MOV
 
	gA
, 
ADB


272 
ORW
 
	gA


273 #i‡
c⁄figMEMMODEL
 =
p‹tMEDIUM
 || c⁄figMEMMODEL =
p‹tLARGE


274 
	gRETP


275 #ñi‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


276 
	gRET


280 
	g_xGë_DTB_PCB_b™k
:

282 
MOV
 
A
, 
DTB


283 
SWAP


284 
MOV
 
	gA
, 
PCB


285 
ORW
 
	gA


286 #i‡
c⁄figMEMMODEL
 =
p‹tMEDIUM
 || c⁄figMEMMODEL =
p‹tLARGE


287 
	gRETP


288 #ñi‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


289 
	gRET


292 #¥agm®
ídasm


301 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

305 *
pxT›OfSèck
 = 0x1111;

306 
pxT›OfSèck
--;

307 *
pxT›OfSèck
 = 0x2222;

308 
pxT›OfSèck
--;

309 *
pxT›OfSèck
 = 0x3333;

310 
pxT›OfSèck
--;

317 #if––
c⁄figMEMMODEL
 =
p‹tCOMPACT
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

319 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( ( 
uöt32_t
 ) ( 
pvP¨amëîs
 ) >> 16 );

320 
pxT›OfSèck
--;

324 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
pvP¨amëîs
 );

325 
pxT›OfSèck
--;

330 #if––
c⁄figMEMMODEL
 =
p‹tMEDIUM
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

332 *
pxT›OfSèck
 = ( 
	`xGë_DTB_PCB_b™k
(Ë& 0xff00 ) | ( ( ( 
öt32_t
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

333 
pxT›OfSèck
--;

339 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
pxCode
 );

340 
pxT›OfSèck
--;

343 *
pxT›OfSèck
 = 0xE0C0;

344 
pxT›OfSèck
--;

347 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) ( 
pxCode
 );

348 
pxT›OfSèck
--;

351 #i‡
c⁄figMEMMODEL
 =
p‹tSMALL
 || c⁄figMEMMODEL =
p‹tCOMPACT


353 *
pxT›OfSèck
 = 
	`xGë_DTB_PCB_b™k
();

354 
pxT›OfSèck
--;

360 #if––
c⁄figMEMMODEL
 =
p‹tMEDIUM
 ) || ( c⁄figMEMMODEL =
p‹tLARGE
 ) )

362 *
pxT›OfSèck
 = ( 
	`xGë_DTB_PCB_b™k
(Ë& 0xff00 ) | ( ( ( 
öt32_t
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

363 
pxT›OfSèck
--;

368 *
pxT›OfSèck
 = 
	`xGë_DPR_ADB_b™k
();

369 
pxT›OfSèck
--;

372 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x9999;

373 
pxT›OfSèck
--;

376 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xAAAA;

377 
pxT›OfSèck
--;

380 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x7777;

381 
pxT›OfSèck
--;

382 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x6666;

383 
pxT›OfSèck
--;

384 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x5555;

385 
pxT›OfSèck
--;

386 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x4444;

387 
pxT›OfSèck
--;

388 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x3333;

389 
pxT›OfSèck
--;

390 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x2222;

391 
pxT›OfSèck
--;

392 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x1111;

393 
pxT›OfSèck
--;

394 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x8888;

396  
pxT›OfSèck
;

397 
	}
}

400 
	$¥vSëupRLT0I¡îru±
( )

403 c⁄° 
uöt16_t
 
usRñﬂdVÆue
 = ( uöt16_àË–––
c⁄figCLKP1_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) / 16UL ) - 1UL );

406 
TMRLR0
 = 
usRñﬂdVÆue
;

409 
TMCSR0
 = 0x041B;

410 
	}
}

413 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

416 
	`¥vSëupRLT0I¡îru±
();

419 
	`p‹tRESTORE_CONTEXT
();

423 
	`__asm
("Ñeti ");

427  
pdTRUE
;

428 
	}
}

431 
	$vP‹tEndScheduÀr
( )

435 
	}
}

444 #i‡
c⁄figUSE_PREEMPTION
 == 1

452 
__noßvîeg
 
__öãºu±
 
	$¥vRLT0_TICKISR
( )

455 
	`__DI
();

458 
	`p‹tSAVE_CONTEXT
();

461 
	`__EI
();

464 
TMCSR0_UF
 = 0;

468 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

470 
	`vTaskSwôchC⁄ãxt
();

474 
	`__DI
();

477 
	`p‹tRESTORE_CONTEXT
();

480 
	`__EI
();

481 
	}
}

490 
__öãºu±
 
	$¥vRLT0_TICKISR
( )

493 
TMCSR0_UF
 = 0;

495 
	`xTaskIn¸emítTick
();

496 
	}
}

507 
__noßvîeg
 
__öãºu±
 
	$vP‹tYõld
( )

510 
	`p‹tSAVE_CONTEXT
();

513 
	`vTaskSwôchC⁄ãxt
();

516 
	`p‹tRESTORE_CONTEXT
();

517 
	}
}

520 
__noßvîeg
 
__öãºu±
 
	$vP‹tYõldDñayed
( )

523 
	`__DI
();

526 
	`p‹tSAVE_CONTEXT
();

529 
	`__EI
();

532 
	`__asm
 (" CLRB 03A4H:0 ");

535 
	`vTaskSwôchC⁄ãxt
();

538 
	`__DI
();

541 
	`p‹tRESTORE_CONTEXT
();

544 
	`__EI
();

545 
	}
}

	@portable/Softune/MB96340/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

71 
	~<°ddef.h
>

75 
	#p‹tSMALL
 0

	)

76 
	#p‹tMEDIUM
 1

	)

77 
	#p‹tCOMPACT
 2

	)

78 
	#p‹tLARGE
 3

	)

92 
	#p‹tCHAR
 

	)

93 
	#p‹tFLOAT
 

	)

94 
	#p‹tDOUBLE
 

	)

95 
	#p‹tLONG
 

	)

96 
	#p‹tSHORT
 

	)

97 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

98 
	#p‹tBASE_TYPE
 

	)

100 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

101 
	tBa£Ty≥_t
;

102 
	tUBa£Ty≥_t
;

105 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

106 
uöt16_t
 
	tTickTy≥_t
;

107 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

109 
uöt32_t
 
	tTickTy≥_t
;

110 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

115 #i‡
c⁄figKERNEL_INTERRUPT_PRIORITY
 != 6

116 #îr‹ 
c⁄figKERNEL_INTERRUPT_PRIORITY
 (
£t
 
ö
 
FªeRTOSC⁄fig
.
h
Ë
mu°
 
m©ch
 
the
 
ILM
 
vÆue
 së i¿thê
fﬁlowög
 
löe
 - #06
H
 
beög
Åhe .

118 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`__asm
(" MOV ILM, #06h ")

	)

119 
	#p‹tENABLE_INTERRUPTS
(Ë
	`__asm
(" MOV ILM, #07h ")

	)

121 
	#p‹tENTER_CRITICAL
(Ë\

	)

122 { 
__asm
(" PUSHW PS "); \

123 
p‹tDISABLE_INTERRUPTS
(); \

126 
	#p‹tEXIT_CRITICAL
(Ë\

	)

127 { 
__asm
(" POPW PS "); \

133 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

134 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

135 
	#p‹tBYTE_ALIGNMENT
 2

	)

136 
	#p‹tNOP
(Ë
	`__asm
–" NOP " );

	)

140 
	#p‹tYIELD
(Ë
	`__asm
–" INT #122 " );

	)

143 
	#p‹tYIELD_FROM_ISR
(Ë
	`__asm
–" SETB 03A4H:0 " );

	)

147 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

148 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

150 
	#p‹tMINIMAL_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

	@portable/Tasking/ARM_CM4F/port.c

71 
	~"FªeRTOS.h
"

72 
	~"èsk.h
"

75 
	#p‹tNVIC_SYSTICK_CTRL
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e010 )

	)

76 
	#p‹tNVIC_SYSTICK_LOAD
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000e014 )

	)

77 
	#p‹tNVIC_SYSPRI2
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed20 )

	)

78 
	#p‹tNVIC_SYSTICK_CLK
 0x00000004

	)

79 
	#p‹tNVIC_SYSTICK_INT
 0x00000002

	)

80 
	#p‹tNVIC_SYSTICK_ENABLE
 0x00000001

	)

81 
	#p‹tNVIC_PENDSV_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 16 )

	)

82 
	#p‹tNVIC_SYSTICK_PRI
 ( ( ( 
uöt32_t
 ) 
c⁄figKERNEL_INTERRUPT_PRIORITY
 ) << 24 )

	)

85 
	#p‹tFPCCR
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ef34 )

	)

86 
	#p‹tASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

89 
	#p‹tINITIAL_XPSR
 ( 0x01000000 )

	)

90 
	#p‹tINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

95 #ifde‡
c⁄figTASK_RETURN_ADDRESS


96 
	#p‹tTASK_RETURN_ADDRESS
 
c⁄figTASK_RETURN_ADDRESS


	)

98 
	#p‹tTASK_RETURN_ADDRESS
 
¥vTaskExôEº‹


	)

103 c⁄° 
uöt32_t
 
	gulKî√lPri‹ôy
 = 
c⁄figKERNEL_INTERRUPT_PRIORITY
;

107 
uöt32_t
 
	gulCrôiˇlNe°ög
 = 0xaaaaaaaaUL;

112 
¥vSëupTimîI¡îru±
( );

117 
SysTick_H™dÀr
( );

122 
vP‹tE«bÀVFP
( );

123 
vP‹tSèπFú°Task
( );

128 
¥vTaskExôEº‹
( );

132 c⁄° 
uöt32_t
 
	gulMaxSysˇŒI¡îru±Pri‹ôyC⁄°
 = 
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
;

139 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

146 
pxT›OfSèck
--;

148 *
pxT›OfSèck
 = 
p‹tINITIAL_XPSR
;

149 
pxT›OfSèck
--;

150 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pxCode
;

151 
pxT›OfSèck
--;

152 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
p‹tTASK_RETURN_ADDRESS
;

155 
pxT›OfSèck
 -= 5;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 
pvP¨amëîs
;

160 
pxT›OfSèck
--;

161 *
pxT›OfSèck
 = 
p‹tINITIAL_EXEC_RETURN
;

163 
pxT›OfSèck
 -= 8;

165  
pxT›OfSèck
;

166 
	}
}

169 
	$¥vTaskExôEº‹
( )

177 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == ~0UL );

178 
	`p‹tDISABLE_INTERRUPTS
();

180 
	}
}

186 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

190 
	`c⁄figASSERT
––
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

193 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_PENDSV_PRI
;

194 *(
p‹tNVIC_SYSPRI2
Ë|
p‹tNVIC_SYSTICK_PRI
;

198 
	`¥vSëupTimîI¡îru±
();

201 
ulCrôiˇlNe°ög
 = 0;

204 
	`vP‹tE«bÀVFP
();

207 *–
p‹tFPCCR
 ) |
p‹tASPEN_AND_LSPEN_BITS
;

210 
	`vP‹tSèπFú°Task
();

214 
	}
}

217 
	$vP‹tEndScheduÀr
( )

221 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 == 1000UL );

222 
	}
}

225 
	$vP‹tYõld
( )

228 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

232 
	`__DSB
();

233 
	`__ISB
();

234 
	}
}

237 
	$vP‹tE¡îCrôiˇl
( )

239 
	`p‹tDISABLE_INTERRUPTS
();

240 
ulCrôiˇlNe°ög
++;

241 
	`__DSB
();

242 
	`__ISB
();

243 
	}
}

246 
	$vP‹tExôCrôiˇl
( )

248 
	`c⁄figASSERT
–
ulCrôiˇlNe°ög
 );

249 
ulCrôiˇlNe°ög
--;

250 if–
ulCrôiˇlNe°ög
 == 0 )

252 
	`p‹tENABLE_INTERRUPTS
();

254 
	}
}

257 
	$SysTick_H™dÀr
( )

259 
uöt32_t
 
ulDummy
;

261 
ulDummy
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

263 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

266 *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET
;

269 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
ulDummy
 );

270 
	}
}

277 
	$¥vSëupTimîI¡îru±
( )

280 *(
p‹tNVIC_SYSTICK_LOAD
Ë–
c⁄figCPU_CLOCK_HZ
 / 
c⁄figTICK_RATE_HZ
 ) - 1UL;

281 *(
p‹tNVIC_SYSTICK_CTRL
Ë
p‹tNVIC_SYSTICK_CLK
 | 
p‹tNVIC_SYSTICK_INT
 | 
p‹tNVIC_SYSTICK_ENABLE
;

282 
	}
}

	@portable/Tasking/ARM_CM4F/portmacro.h

67 #i‚de‡
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt32_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

109 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

110 
	#p‹tBYTE_ALIGNMENT
 8

	)

115 
vP‹tYõld
( );

116 
	#p‹tNVIC_INT_CTRL
 ( ( vﬁ©ûê
uöt32_t
 * ) 0xe000ed04 )

	)

117 
	#p‹tNVIC_PENDSVSET
 0x10000000

	)

118 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

120 
	#p‹tEND_SWITCHING_ISR
–
xSwôchRequúed
 ) if–xSwôchRequúed ) *(
p‹tNVIC_INT_CTRL
Ë
p‹tNVIC_PENDSVSET


	)

121 
	#p‹tYIELD_FROM_ISR
–
x
 ) 
	`p‹tEND_SWITCHING_ISR
–x )

	)

131 
	#p‹tSET_INTERRUPT_MASK
(Ë
	`__£t_BASEPRI
–
c⁄figMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

138 
	#p‹tCLEAR_INTERRUPT_MASK
(Ë
	`__£t_BASEPRI
–0 )

	)

140 
uöt32_t
 
ulP‹tSëI¡îru±Mask
( );

141 
vP‹tCÀ¨I¡îru±Mask
–
uöt32_t
 
ulNewMask
 );

142 
	#p‹tSET_INTERRUPT_MASK_FROM_ISR
(Ë
	`ulP‹tSëI¡îru±Mask
()

	)

143 
	#p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
Ë
	`vP‹tCÀ¨I¡îru±Mask
–x )

	)

146 
vP‹tE¡îCrôiˇl
( );

147 
vP‹tExôCrôiˇl
( );

149 
	#p‹tDISABLE_INTERRUPTS
(Ë
	`p‹tSET_INTERRUPT_MASK
()

	)

150 
	#p‹tENABLE_INTERRUPTS
(Ë
	`p‹tCLEAR_INTERRUPT_MASK
()

	)

151 
	#p‹tENTER_CRITICAL
(Ë
	`vP‹tE¡îCrôiˇl
()

	)

152 
	#p‹tEXIT_CRITICAL
(Ë
	`vP‹tExôCrôiˇl
()

	)

157 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

158 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

160 
	#p‹tNOP
()

	)

162 #ifde‡
__˝lu•lus


	@portable/WizC/PIC18/Drivers/Tick/Tick.c

77 
	~<FªeRTOS.h
>

78 
	~<èsk.h
>

81 
	#p‹tBIT_SET
 (1)

	)

82 
	#p‹tBIT_CLEAR
 (0)

	)

90 
	#p‹tTIMER_COMPARE_BASE
 ((
APROCFREQ
/4)/
c⁄figTICK_RATE_HZ
)

	)

92 #i‡
p‹tTIMER_COMPARE_BASE
 < 0x10000

93 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
)

	)

94 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_CLEAR
)

	)

95 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_CLEAR
)

	)

96 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x20000

97 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 2)

	)

98 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_CLEAR
)

	)

99 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_SET
)

	)

100 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x40000

101 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 4)

	)

102 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_SET
)

	)

103 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_CLEAR
)

	)

104 #ñi‡
p‹tTIMER_COMPARE_BASE
 < 0x80000

105 
	#p‹tTIMER_COMPARE_VALUE
 (
p‹tTIMER_COMPARE_BASE
 / 8)

	)

106 
	#p‹tTIMER_COMPARE_PS1
 (
p‹tBIT_SET
)

	)

107 
	#p‹tTIMER_COMPARE_PS0
 (
p‹tBIT_SET
)

	)

117 
	$p‹tSëupTick
( )

131 
CCPR1H
 = ( 
uöt8_t
 ) ( ( 
p‹tTIMER_COMPARE_VALUE
 >> 8 ) & 0xff );

132 
CCPR1L
 = ( 
uöt8_t
 ) ( 
p‹tTIMER_COMPARE_VALUE
 & 0xff );

137 
bCCP1M3
 = 
p‹tBIT_SET
;

138 
bCCP1M2
 = 
p‹tBIT_CLEAR
;

139 
bCCP1M1
 = 
p‹tBIT_SET
;

140 
bCCP1M0
 = 
p‹tBIT_SET
;

145 
bCCP1IE
 = 
p‹tBIT_SET
;

151 
bIPEN
 = 
p‹tBIT_CLEAR
;

152 
bPEIE
 = 
p‹tBIT_SET
;

162 
TMR1H
 = ( 
uöt8_t
 ) 0x00;

163 
TMR1L
 = ( 
uöt8_t
 ) 0x00;

168 
bRD16
 = 
p‹tBIT_SET
;

169 
bT1CKPS1
 = 
p‹tTIMER_COMPARE_PS1
;

170 
bT1CKPS0
 = 
p‹tTIMER_COMPARE_PS0
;

171 
bT1OSCEN
 = 
p‹tBIT_SET
;

172 
bT1SYNC
 = 
p‹tBIT_SET
;

173 
bTMR1CS
 = 
p‹tBIT_CLEAR
;

175 
bTMR1ON
 = 
p‹tBIT_SET
;

176 
	}
}

	@portable/WizC/PIC18/Drivers/Tick/isrTick.c

86 #i‚de‡
_FREERTOS_DRIVERS_TICK_ISRTICK_C


87 
	#_FREERTOS_DRIVERS_TICK_ISRTICK_C


	)

93 if–
	gbCCP1IF
 && 
	gbCCP1IE
 )

98 
	gbCCP1IF
 = 0;

103 if–
xTaskIn¸emítTick
(Ë!
pdFALSE
 )

109 
uxSwôchReque°ed
 = 
pdTRUE
;

114 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/Tick.c"

	@portable/WizC/PIC18/addFreeRTOS.h

79 #i‚de‡
WIZC_FREERTOS_H


80 
	#WIZC_FREERTOS_H


	)

82 #¥agm®
nohóp


83 #¥agm®
wiz˝p
 
ex∑nd∆
 
⁄


84 #¥agm®
wiz˝p
 
£¨ch∑th
 "$__PATHNAME__/libFreeRTOS/Include/"

85 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Croutine.c"

86 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Tasks.c"

87 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Queue.c"

88 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/List.c"

89 #¥agm®
wiz˝p
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Port.c"

	@portable/WizC/PIC18/port.c

82 
	~<FªeRTOS.h
>

83 
	~<èsk.h
>

85 
	~<mÆloc.h
>

95 
	tTCB_t
;

96 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

117 #i‡
_ROMSIZE
 > 0x8000

118 
	#p‹tSTACK_FSR_BYTES
 ( 15 )

	)

119 
	#p‹tSTACK_CALLRETURN_ENTRY_SIZE
 ( 3 )

	)

121 
	#p‹tSTACK_FSR_BYTES
 ( 13 )

	)

122 
	#p‹tSTACK_CALLRETURN_ENTRY_SIZE
 ( 2 )

	)

125 
	#p‹tSTACK_MINIMAL_CALLRETURN_DEPTH
 ( 10 )

	)

126 
	#p‹tSTACK_OTHER_BYTES
 ( 20 )

	)

128 
uöt16_t
 
	gusCÆcMöSèckSize
 = 0;

138 
uöt8_t
 
	gucCrôiˇlNe°ög
 = 0x7F;

146 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

148 
uöt8_t
 
ucS¸©ch
;

153 
	`_Pøgma
("asm")

154 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


155 
movwf
 
PRODL
,
ACCESS
 ; PRODL 
is
 
u£d
 
as
 
ãmp
 

156 
	`_Pøgma
("asmend")

157 
ucS¸©ch
 = 
PRODL
;

176 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) ( (–
uöt16_t
 ) 
pvP¨amëîs
 >> 8) & 0x00ff );

177 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) ( ( 
uöt16_t
 ) 
pvP¨amëîs
 & 0x00ff );

182 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x11;

183 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x22;

184 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x33;

185 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x44;

186 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x55;

187 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x66;

188 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x77;

189 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x88;

190 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x99;

191 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xAA;

192 #i‡
_ROMSIZE
 > 0x8000

193 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0x00;

195 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xCC;

196 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xDD;

197 #i‡
_ROMSIZE
 > 0x8000

198 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xEE;

200 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0xFF;

205 
ucS¸©ch
-- > 0)

207 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0;

216 #i‡
_ROMSIZE
 > 0x8000

217 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 0;

219 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) ( ( ( 
uöt16_t
 ) 
pxCode
 >> 8 ) & 0x00ff );

220 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) ( ( 
uöt16_t
 ) 
pxCode
 & 0x00ff );

226 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 1;

235 *
pxT›OfSèck
-- = ( 
SèckTy≥_t
 ) 
p‹tNO_CRITICAL_SECTION_NESTING
;

237  
pxT›OfSèck
;

238 
	}
}

241 
uöt16_t
 
	$usP‹tCALCULATE_MINIMAL_STACK_SIZE
( )

246 
	`_Pøgma
("asm")

247 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


248 
movlb
 
usCÆcMöSèckSize
>>8

249 
movwf
 
usCÆcMöSèckSize
,
BANKED


250 
	`_Pøgma
("asmend")

255 
usCÆcMöSèckSize
 +–
p‹tSTACK_FSR_BYTES
 )

256 + ( 
p‹tSTACK_MINIMAL_CALLRETURN_DEPTH
 * 
p‹tSTACK_CALLRETURN_ENTRY_SIZE
 )

257 + ( 
p‹tSTACK_OTHER_BYTES
 );

259 (
usCÆcMöSèckSize
);

260 
	}
}

264 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

266 
	`p‹tSëupTick
( );

271 
	`p‹tSëupTick
();

276 
	`p‹tRESTORE_CONTEXT
();

281  
pdTRUE
;

282 
	}
}

286 
	$vP‹tEndScheduÀr
( )

293 
	`_Pøgma
(
asmlöe
 
ª£t
);

294 
	}
}

303 
	$vP‹tYõld
( )

308 
	`p‹tSAVE_CONTEXT
–
p‹tINTERRUPTS_UNCHANGED
 );

313 
	`vTaskSwôchC⁄ãxt
();

318 
	`p‹tRESTORE_CONTEXT
();

319 
	}
}

323 *
	$pvP‹tMÆloc
–
uöt16_t
 
usW™ãdSize
 )

325 *
pvRëu∫
;

327 
	`vTaskSu•ídAŒ
();

329 
pvRëu∫
 = 
	`mÆloc
––
mÆloc_t
 ) 
usW™ãdSize
 );

331 
	`xTaskResumeAŒ
();

333  
pvRëu∫
;

334 
	}
}

336 
	$vP‹tFªe
–*
pv
 )

338 if–
pv
 )

340 
	`vTaskSu•ídAŒ
();

342 
	`‰ì
–
pv
 );

344 
	`xTaskResumeAŒ
();

346 
	}
}

	@portable/WizC/PIC18/portmacro.h

71 #i‚de‡
PORTMACRO_H


72 
	#PORTMACRO_H


	)

74 #i‡!
deföed
(
_SERIES
) || _SERIES != 18

78 #i‡!
deföed
(
QUICKCALL
) || QUICKCALL != 1

82 
	~<°ddef.h
>

83 
	~<pic.h
>

85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 
p‹tFLOAT


	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt8_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 sig√d 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) ( 0xFFFF )

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) ( 0xFFFFFFFF )

	)

106 
	#p‹tBYTE_ALIGNMENT
 1

	)

114 
	#p‹tINTERRUPTS_FORCED
 (0x01)

	)

120 
	#p‹tINTERRUPTS_UNCHANGED
 (0x00)

	)

125 
	#p‹tINTERRUPTS_INITIAL_STATE
 (
p‹tINTERRUPTS_FORCED
)

	)

130 
	#p‹tDISABLE_INTERRUPTS
(Ë\

	)

133 
	gbGIE
=0; \

134 } 
bGIE
)

136 
	#p‹tENABLE_INTERRUPTS
(Ë\

	)

139 
bGIE
=1; \

140 
	}
} 0)

147 
uöt8_t
 
ucCrôiˇlNe°ög
;

149 
	#p‹tNO_CRITICAL_SECTION_NESTING
 ( ( 
uöt8_t
 ) 0 )

	)

151 
	#p‹tENTER_CRITICAL
(Ë\

	)

154 
	`p‹tDISABLE_INTERRUPTS
(); \

162 
ucCrôiˇlNe°ög
++; \

163 
	}
} 0)

165 
	#p‹tEXIT_CRITICAL
(Ë\

	)

168 if(
ucCrôiˇlNe°ög
 > 
p‹tNO_CRITICAL_SECTION_NESTING
) \

174 
ucCrôiˇlNe°ög
--; \

181 if–
ucCrôiˇlNe°ög
 =
p‹tNO_CRITICAL_SECTION_NESTING
 ) \

183 
	`p‹tENABLE_INTERRUPTS
(); \

185 
	}
} 0)

194 
uöt16_t
 
	`usP‹tCALCULATE_MINIMAL_STACK_SIZE
( );

195 
uöt16_t
 
usCÆcMöSèckSize
;

197 
	#p‹tMINIMAL_STACK_SIZE
 \

	)

198 ((
usCÆcMöSèckSize
 == 0) \

199 ? 
	`usP‹tCALCULATE_MINIMAL_STACK_SIZE
() \

200 : 
usCÆcMöSèckSize
 )

205 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

241 
	#p‹tSAVE_CONTEXT
–
ucI¡îru±F‹˚d
 ) \

	)

244 
	`p‹tDISABLE_INTERRUPTS
(); \

246 
	`_Pøgma
("asm") \

248 ; 
Push
 
the
 
ªÀv™t
 
SFR
'†⁄tÿthêèsk'
s
 
°ack
 \

250 
movff
 
STATUS
,
POSTDEC2
 \

251 
movff
 
WREG
,
POSTDEC2
 \

252 
movff
 
BSR
,
POSTDEC2
 \

253 
movff
 
PRODH
,
POSTDEC2
 \

254 
movff
 
PRODL
,
POSTDEC2
 \

255 
movff
 
FSR0H
,
POSTDEC2
 \

256 
movff
 
FSR0L
,
POSTDEC2
 \

257 
movff
 
FSR1H
,
POSTDEC2
 \

258 
movff
 
FSR1L
,
POSTDEC2
 \

259 
movff
 
TABLAT
,
POSTDEC2
 \

260 
__ROMSIZE
 > 0x8000 \

261 
movff
 
TBLPTRU
,
POSTDEC2
 \

262 
ídif
 \

263 
movff
 
TBLPTRH
,
POSTDEC2
 \

264 
movff
 
TBLPTRL
,
POSTDEC2
 \

265 
__ROMSIZE
 > 0x8000 \

266 
movff
 
PCLATU
,
POSTDEC2
 \

267 
ídif
 \

268 
movff
 
PCLATH
,
POSTDEC2
 \

270 ; 
St‹e
 
the
 
compûî
-
s¸©ch
-
¨ó
 
as
 
des¸ibed
 
above
. \

272 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

273 
˛rf
 
FSR0L
,
ACCESS
 \

274 
˛rf
 
FSR0H
,
ACCESS
 \

275 
_πos_S1
: \

276 
movff
 
POSTINC0
,
POSTDEC2
 \

277 
decfsz
 
WREG
,
W
,
ACCESS
 \

278 
SMARTJUMP
 
_πos_S1
 \

280 ; 
Save
 
the
 
pic
 
ˇŒ
/-
°ack
 
bñ⁄gög
 
to
Åhe \

281 ; 
cuºít
 
èsk
 
by
 
c›yög
 
ô
 
to
 
the
Åask's software- \

282 ; 
°ack
. 
We
 
ßve
 
the
 
h¨dw¨e
 sèck 
	`poöãr
 (
which
 \

283 ; 
is
 
the
 
numbî
 
of
 
addªs£s
 
⁄
Åhê
°ack
Ë
ö
Åhe \

284 ; 
W
-
fú°
 
beˇu£
 
we
 
√ed
 
ô
 
œãr
 
™d
 it \

285 ; 
is
 
modifõd
 
ö
 
the
 
ßve
-
lo›
 
by
 
executög
 
p›
's. \

286 ; 
A·î
 
the
 
lo›
Åhê
W
-
is
 
°‹ed
 
⁄
Åhe \

287 ; 
°ack
, 
too
. \

289 
movf
 
STKPTR
,
W
,
ACCESS
 \

290 
bz
 
_πos_s3
 \

291 
_πos_S2
: \

292 
__ROMSIZE
 > 0x8000 \

293 
movff
 
TOSU
,
POSTDEC2
 \

294 
ídif
 \

295 
movff
 
TOSH
,
POSTDEC2
 \

296 
movff
 
TOSL
,
POSTDEC2
 \

297 
p›
 \

298 
t°fsz
 
STKPTR
,
ACCESS
 \

299 
SMARTJUMP
 
_πos_S2
 \

300 
_πos_s3
: \

301 
movwf
 
POSTDEC2
,
ACCESS
 \

303 ; 
Next
 
the
 
vÆue
 
ucCrôiˇlNe°ög
 
u£d
 
by
Åhe \

304 ; 
èsk
 
is
 
°‹ed
 
⁄
 
the
 
°ack
. 
Whí
 \

305 ; (
ucI¡îru±F‹˚d
 =
p‹tINTERRUPTS_FORCED
), 
we
 
ßve
 \

306 ; 
ô
 
as
 0 (
p‹tNO_CRITICAL_SECTION_NESTING
). \

308 
ucI¡îru±F‹˚d
 =
p‹tINTERRUPTS_FORCED
 \

309 
˛rf
 
POSTDEC2
,
ACCESS
 \

311 
movff
 
ucCrôiˇlNe°ög
,
POSTDEC2
 \

312 
ídif
 \

314 ; 
Save
 
the
 
√w
 
t›
 
of
Åhê
so·w¨e
 
°ack
 
ö
Åhê
TCB
. \

316 
movff
 
pxCuºítTCB
,
FSR0L
 \

317 
movff
 
pxCuºítTCB
+1,
FSR0H
 \

318 
movff
 
FSR2L
,
POSTINC0
 \

319 
movff
 
FSR2H
,
POSTINC0
 \

320 
	`_Pøgma
("asmend") \

321 
	}
} 0)

328 
	#p‹tRESTORE_CONTEXT
(Ë\

	)

331 
	`_Pøgma
("asm") \

333 ; 
Së
 
FSR0
 
to
 
poöt
Åÿ
pxCuºítTCB
->
pxT›OfSèck
. \

335 
movff
 
pxCuºítTCB
,
FSR0L
 \

336 
movff
 
pxCuºítTCB
+1,
FSR0H
 \

338 ; 
De
-
ª„ªn˚
 
FSR0
 
to
 
£t
 
the
 
addªss
 
ô
 
hﬁds
 
öto
 \

339 ; 
	`FSR2
 (
i
.
e
. *–
pxCuºítTCB
->
pxT›OfSèck
 ) ). 
FSR2
 \

340 ; 
is
 
u£d
 
by
 
wizC
 
as
 
°ackpoöãr
. \

342 
movff
 
POSTINC0
,
FSR2L
 \

343 
movff
 
POSTINC0
,
FSR2H
 \

345 ; 
Next
, 
the
 
vÆue
 
ucCrôiˇlNe°ög
 
u£d
 
by
Åhe \

346 ; 
èsk
 
is
 
ªåõved
 
‰om
 
the
 
°ack
. \

348 
movff
 
PREINC2
,
ucCrôiˇlNe°ög
 \

350 ; 
Rebuûd
 
the
 
pic
 
ˇŒ
/-
°ack
. 
The
 
numbî
 
of
 \

351 ;  
addªs£s
 
is
 
the
 
√xt
 
ôem
 
⁄
Åhê
èsk
 
°ack
. \

352 ; 
Save
 
this
 
numbî
 
ö
 
PRODL
. 
Thí
 
„tch
 
the
 
addªs£s
 \

353 ; 
™d
 
°‹e
 
them
 
⁄
 
the
 
h¨dw¨e°ack
. \

354 ; 
The
 
d©ashìts
 
ßy
 
we
 
ˇn
't use movff here... \

356 
movff
 
PREINC2
,
PRODL


357 
˛rf
 
STKPTR
,
ACCESS
 \

358 
_πos_R1
: \

359 
push
 \

360 
movf
 
PREINC2
,
W
,
ACCESS
 \

361 
movwf
 
TOSL
,
ACCESS
 \

362 
movf
 
PREINC2
,
W
,
ACCESS
 \

363 
movwf
 
TOSH
,
ACCESS
 \

364 
__ROMSIZE
 > 0x8000 \

365 
movf
 
PREINC2
,
W
,
ACCESS
 \

366 
movwf
 
TOSU
,
ACCESS
 \

368 
˛rf
 
TOSU
,
ACCESS
 \

369 
ídif
 \

370 
decfsz
 
PRODL
,
F
,
ACCESS
 \

371 
SMARTJUMP
 
_πos_R1
 \

373 ; 
Re°‹e
 
the
 
compûî
's working storageáreaÅoÖage 0 \

375 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

376 
movwf
 
FSR0L
,
ACCESS
 \

377 
˛rf
 
FSR0H
,
ACCESS
 \

378 
_πos_R2
: \

379 
decf
 
FSR0L
,
F
,
ACCESS
 \

380 
movff
 
PREINC2
,
INDF0
 \

381 
t°fsz
 
FSR0L
,
ACCESS
 \

382 
SMARTJUMP
 
_πos_R2
 \

384 ; 
Re°‹e
 
the
 
s‰
's formingÅheÅasks context. \

385 ; 
We
 
ˇ¬Ÿ
 
yë
 
ª°‹e
 
b§
, 
w
 
™d
 
°©us
 
beˇu£
 \

386 ; 
we
 
√ed
 
the£
 
ªgi°îs
 
a
 
föÆ
 
ã°
. \

388 
movff
 
PREINC2
,
PCLATH
 \

389 
__ROMSIZE
 > 0x8000 \

390 
movff
 
PREINC2
,
PCLATU
 \

392 
˛rf
 
PCLATU
,
ACCESS
 \

393 
ídif
 \

394 
movff
 
PREINC2
,
TBLPTRL
 \

395 
movff
 
PREINC2
,
TBLPTRH
 \

396 
__ROMSIZE
 > 0x8000 \

397 
movff
 
PREINC2
,
TBLPTRU
 \

399 
˛rf
 
TBLPTRU
,
ACCESS
 \

400 
ídif
 \

401 
movff
 
PREINC2
,
TABLAT
 \

402 
movff
 
PREINC2
,
FSR1L
 \

403 
movff
 
PREINC2
,
FSR1H
 \

404 
movff
 
PREINC2
,
FSR0L
 \

405 
movff
 
PREINC2
,
FSR0H
 \

406 
movff
 
PREINC2
,
PRODL
 \

407 
movff
 
PREINC2
,
PRODH
 \

409 ; 
The
  
‰om
 
	`p‹tRESTORE_CONTEXT
(Ë
dïíds
 
⁄
 \

410 ; 
the
 
vÆue
 
of
 
ucCrôiˇlNe°ög
. 
Whí
 
ô
 
is
 
zîo
, \

411 ; 
öãºu±s
 
√ed
 
to
 
be
 
íabÀd
. 
This
 
is
 
d⁄e
 
vü
 
a
 \

412 ; 
ªtfõ
 
ö°ru˘i⁄
 
beˇu£
 
we
 
√ed
 
the
 \

413 ; 
öãºu±
-
íablög
 
™d
 
the
  
to
Åhê
ª°‹ed
 \

414 ; 
èsk
 
to
 
be
 
unöãºu±abÀ
. \

415 ; 
Beˇu£
 
b§
, 
°©us
 
™d
 
W
 
¨e
 
af„˘ed
 
by
 
the
 
ã°
 \

416 ; 
they
 
¨e
 
ª°‹ed
 
a·î
 
the
 
ã°
. \

418 
movlb
 
ucCrôiˇlNe°ög
>>8 \

419 
t°fsz
 
ucCrôiˇlNe°ög
,
BANKED
 \

420 
SMARTJUMP
 
_πos_R4
 \

421 
_πos_R3
: \

422 
movff
 
PREINC2
,
BSR
 \

423 
movff
 
PREINC2
,
WREG
 \

424 
movff
 
PREINC2
,
STATUS
 \

425 
ªtfõ
 0 ; 
Rëu∫
 
íablög
 
öãºu±s
 \

426 
_πos_R4
: \

427 
movff
 
PREINC2
,
BSR
 \

428 
movff
 
PREINC2
,
WREG
 \

429 
movff
 
PREINC2
,
STATUS
 \

430  0 ; 
Rëu∫
 
wôhout
 
af„˘ög
 
öãºu±s
 \

431 
	`_Pøgma
("asmend") \

432 
	}
} 0)

436 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

440 
	`vP‹tYõld
( );

441 
	#p‹tYIELD
(Ë
	`vP‹tYõld
()

	)

443 
	#p‹tNOP
(Ë
	`_Pøgma
("asm"Ë\

	)

444 
n›
 \

445 
	`_Pøgma
("asmend")

449 
	#p‹tTASK_FUNCTION
–
xFun˘i⁄
, 
pvP¨amëîs
 ) \

	)

450 
poöãd
 
	`xFun˘i⁄
–*
pvP¨amëîs
 ) \

451 
	$_Pøgma
(
asmfunc
 
xFun˘i⁄
)

453 
	#p‹tTASK_FUNCTION_PROTO
 
p‹tTASK_FUNCTION


	)

457 vﬁ©ûe

	)

458 

	)

	@portable/oWatcom/16BitDOS/Flsh186/port.c

89 
	~<°dlib.h
>

90 
	~<i86.h
>

91 
	~<dos.h
>

92 
	~<£tjmp.h
>

94 
	~"FªeRTOS.h
"

95 
	~"èsk.h
"

96 
	~"p‹èsm.h
"

100 
	#p‹tTIMER_EOI_TYPE
 ( 8 )

	)

101 
	#p‹tRESET_PIC
(Ë
	`p‹tOUTPUT_WORD
––
uöt16_t
 ) 0xff22, 
p‹tTIMER_EOI_TYPE
 )

	)

102 
	#p‹tTIMER_INT_NUMBER
 0x12

	)

104 
	#p‹tTIMER_1_CONTROL_REGISTER
 ( ( 
uöt16_t
 ) 0xff5ê)

	)

105 
	#p‹tTIMER_0_CONTROL_REGISTER
 ( ( 
uöt16_t
 ) 0xff56 )

	)

106 
	#p‹tTIMER_INTERRUPT_ENABLE
 ( ( 
uöt16_t
 ) 0x2000 )

	)

109 
¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 );

112 
¥vExôFun˘i⁄
( );

114 #i‡
c⁄figUSE_PREEMPTION
 == 1

117 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

121 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

125 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

130 
öt16_t
 
	gsScheduÀrRu¬ög
 = 
pdFALSE
;

133 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

136 
jmp_buf
 
	gxJumpBuf
;

141 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

147 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

151 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

153 #i‡
c⁄figUSE_PREEMPTION
 == 1

156 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

161 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

165 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

168 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

170 
	`¥vExôFun˘i⁄
();

171 
sScheduÀrRu¬ög
 = 
pdFALSE
;

175 
sScheduÀrRu¬ög
 = 
pdTRUE
;

178 
	`p‹tFIRST_CONTEXT
();

181  
sScheduÀrRu¬ög
;

182 
	}
}

187 #i‡
c⁄figUSE_PREEMPTION
 == 1

188 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

191 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

194 
	`p‹tSWITCH_CONTEXT
();

198 
	`p‹tRESET_PIC
();

199 
	}
}

201 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

205 
	`xTaskIn¸emítTick
();

206 
	`p‹tRESET_PIC
();

207 
	}
}

211 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

214 
	`p‹tSWITCH_CONTEXT
();

215 
	}
}

218 
	$vP‹tEndScheduÀr
( )

223 
	`l⁄gjmp
–
xJumpBuf
, 1 );

224 
	}
}

227 
	$¥vExôFun˘i⁄
( )

229 c⁄° 
uöt16_t
 
usTimîDißbÀ
 = 0x0000;

230 
uöt16_t
 
usTimî0C⁄åﬁ
;

234 
	`p‹tDISABLE_INTERRUPTS
();

235 if–
sScheduÀrRu¬ög
 =
pdTRUE
 )

239 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

245 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîDißbÀ
 );

248 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

249 
usTimî0C⁄åﬁ
 |
p‹tTIMER_INTERRUPT_ENABLE
;

250 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

253 
	`p‹tENABLE_INTERRUPTS
();

254 
	}
}

257 
	$¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 )

259 c⁄° 
uöt16_t
 
usMaxCou¡Regi°î
 = 0xff5a;

260 c⁄° 
uöt16_t
 
usTimîPri‹ôyRegi°î
 = 0xff32;

261 c⁄° 
uöt16_t
 
usTimîE«bÀ
 = 0xC000;

262 c⁄° 
uöt16_t
 
usRëriggî
 = 0x0001;

263 c⁄° 
uöt16_t
 
usTimîHighPri‹ôy
 = 0x0000;

264 
uöt16_t
 
usTimî0C⁄åﬁ
;

268 c⁄° 
uöt32_t
 
ulClockFªquícy
 = 0x7f31a0;

270 
uöt32_t
 
ulTimîCou¡
 = 
ulClockFªquícy
 / 
ulTickR©eHz
;

272 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_1_CONTROL_REGISTER
, 
usTimîE«bÀ
 | 
p‹tTIMER_INTERRUPT_ENABLE
 | 
usRëriggî
 );

273 
	`p‹tOUTPUT_WORD
–
usMaxCou¡Regi°î
, ( 
uöt16_t
 ) 
ulTimîCou¡
 );

274 
	`p‹tOUTPUT_WORD
–
usTimîPri‹ôyRegi°î
, 
usTimîHighPri‹ôy
 );

277 
usTimî0C⁄åﬁ
 = 
	`p‹tINPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
 );

278 
usTimî0C⁄åﬁ
 &~
p‹tTIMER_INTERRUPT_ENABLE
;

279 
	`p‹tOUTPUT_WORD
–
p‹tTIMER_0_CONTROL_REGISTER
, 
usTimî0C⁄åﬁ
 );

280 
	}
}

	@portable/oWatcom/16BitDOS/Flsh186/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


85 
	#p‹tCHAR
 

	)

86 
	#p‹tFLOAT
 

	)

87 
	#p‹tDOUBLE
 

	)

88 
	#p‹tLONG
 

	)

89 
	#p‹tSHORT
 

	)

90 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

91 
	#p‹tBASE_TYPE
 

	)

93 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

94 
	tBa£Ty≥_t
;

95 
	tUBa£Ty≥_t
;

98 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

99 
uöt16_t
 
	tTickTy≥_t
;

100 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

102 
uöt32_t
 
	tTickTy≥_t
;

103 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
p‹tENTER_CRITICAL
( );

109 #¥agm®
aux
 
p‹tENTER_CRITICAL
 = "pushf" \

112 
p‹tEXIT_CRITICAL
( );

113 #¥agm®
aux
 
p‹tEXIT_CRITICAL
 = "popf";

115 
p‹tDISABLE_INTERRUPTS
( );

116 #¥agm®
aux
 
p‹tDISABLE_INTERRUPTS
 = "cli";

118 
p‹tENABLE_INTERRUPTS
( );

119 #¥agm®
aux
 
p‹tENABLE_INTERRUPTS
 = "sti";

123 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

124 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

125 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

126 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

127 
	#p‹tBYTE_ALIGNMENT
 2

	)

128 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

129 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

133 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

134 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

135 
	#p‹tINPUT_WORD
–
xAddr
 ) 
	`öpw
–xAdd∏)

	)

136 
	#p‹tOUTPUT_WORD
–
xAddr
, 
usVÆue
 ) 
	`ouçw
–xAddr, usVÆuê)

	)

140 
	#p‹tTASK_FUNCTION_PROTO
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

141 
	#p‹tTASK_FUNCTION
–
vFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vFun˘i⁄
–*pvP¨amëî†)

	)

143 #ifde‡
__˝lu•lus


	@portable/oWatcom/16BitDOS/PC/port.c

89 
	~<°dlib.h
>

90 
	~<°dio.h
>

91 
	~<i86.h
>

92 
	~<dos.h
>

93 
	~<£tjmp.h
>

95 
	~"FªeRTOS.h
"

96 
	~"èsk.h
"

97 
	~"p‹èsm.h
"

106 
	#p‹tTIMER_INT_NUMBER
 0x08

	)

109 
¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 );

112 
¥vExôFun˘i⁄
( );

117 
¥vP‹tRe£tPIC
( );

121 #i‡
c⁄figUSE_PREEMPTION
 == 1

124 
__öãºu±
 
__Ár
 
¥vPªem±iveTick
( );

128 
__öãºu±
 
__Ár
 
¥vN⁄Pªem±iveTick
( );

131 
__öãºu±
 
__Ár
 
¥vYõldPro˚ss‹
( );

135 
¥vSëTickFªquícyDeÁu…
( );

140 
öt16_t
 
	gsDOSTickCou¡î
;

143 
öt16_t
 
	gsScheduÀrRu¬ög
 = 
pdFALSE
;

146 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISR
 )();

149 –
__öãºu±
 
__Ár
 *
	gpxOldSwôchISRPlus1
 )();

152 
jmp_buf
 
	gxJumpBuf
;

157 
Ba£Ty≥_t
 
	$xP‹tSèπScheduÀr
( )

159 
pxISR
 
pxOrigöÆTickISR
;

165 
pxOldSwôchISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 );

166 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tTIMER_INT_NUMBER
 );

167 
pxOldSwôchISRPlus1
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

169 
	`¥vSëTickFªquícy
–
c⁄figTICK_RATE_HZ
 );

173 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
¥vYõldPro˚ss‹
 );

177 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOrigöÆTickISR
 );

179 #i‡
c⁄figUSE_PREEMPTION
 == 1

182 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vPªem±iveTick
 );

187 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
¥vN⁄Pªem±iveTick
 );

194 
sDOSTickCou¡î
 = 
p‹tTICKS_PER_DOS_TICK
;

197 if–
	`£tjmp
–
xJumpBuf
 ) != 0 )

199 
	`¥vExôFun˘i⁄
();

200 
sScheduÀrRu¬ög
 = 
pdFALSE
;

204 
sScheduÀrRu¬ög
 = 
pdTRUE
;

207 
	`p‹tFIRST_CONTEXT
();

210  
sScheduÀrRu¬ög
;

211 
	}
}

216 #i‡
c⁄figUSE_PREEMPTION
 == 1

219 
__öãºu±
 
__Ár
 
	$¥vPªem±iveTick
( )

222 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

225 
	`p‹tSWITCH_CONTEXT
();

229 
	`¥vP‹tRe£tPIC
();

230 
	}
}

232 
__öãºu±
 
__Ár
 
	$¥vN⁄Pªem±iveTick
( )

236 
	`xTaskIn¸emítTick
();

237 
	`¥vP‹tRe£tPIC
();

238 
	}
}

243 
__öãºu±
 
__Ár
 
	$¥vYõldPro˚ss‹
( )

246 
	`p‹tSWITCH_CONTEXT
();

247 
	}
}

250 
	$¥vP‹tRe£tPIC
( )

256 --
sDOSTickCou¡î
;

257 if–
sDOSTickCou¡î
 <= 0 )

259 
sDOSTickCou¡î
 = ( 
öt16_t
 ) 
p‹tTICKS_PER_DOS_TICK
;

260 
__asm
{ 
p‹tSWITCH_INT_NUMBER
 + 1 };

266 
__asm


268 
mov
 
Æ
, 20
H


269 
out
 20
H
, 
Æ


272 
	}
}

275 
	$vP‹tEndScheduÀr
( )

280 
	`l⁄gjmp
–
xJumpBuf
, 1 );

281 
	}
}

284 
	$¥vExôFun˘i⁄
( )

286 –
__öãºu±
 
__Ár
 *
pxOrigöÆTickISR
 )();

290 
	`p‹tDISABLE_INTERRUPTS
();

291 if–
sScheduÀrRu¬ög
 =
pdTRUE
 )

294 
pxOrigöÆTickISR
 = 
	`_dos_gëve˘
–
p‹tSWITCH_INT_NUMBER
 + 1 );

295 
	`_dos_£tve˘
–
p‹tTIMER_INT_NUMBER
, 
pxOrigöÆTickISR
 );

296 
	`¥vSëTickFªquícyDeÁu…
();

300 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
, 
pxOldSwôchISR
 );

301 
	`_dos_£tve˘
–
p‹tSWITCH_INT_NUMBER
 + 1, 
pxOldSwôchISRPlus1
 );

305 
	`p‹tENABLE_INTERRUPTS
();

306 
	}
}

309 
	$¥vSëTickFªquícy
–
uöt32_t
 
ulTickR©eHz
 )

311 c⁄° 
uöt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

312 c⁄° 
uöt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

313 c⁄° 
uöt32_t
 
ulPIT_CONST
 = ( uint32_t ) 1193180;

314 c⁄° 
uöt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

315 
uöt32_t
 
ulOuçut
;

318 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

319 
ulOuçut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

321 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
uöt16_t
 )–
ulOuçut
 & ( 
uöt32_t
 ) 0xff ) );

322 
ulOuçut
 >>= 8;

323 
	`p‹tOUTPUT_BYTE
–
usPIT0
, ( 
uöt16_t
 ) ( 
ulOuçut
 & ( 
uöt32_t
 ) 0xff ) );

324 
	}
}

327 
	$¥vSëTickFªquícyDeÁu…
( )

329 c⁄° 
uöt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

330 c⁄° 
uöt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

331 c⁄° 
uöt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

333 
	`p‹tOUTPUT_BYTE
–
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

334 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

335 
	`p‹tOUTPUT_BYTE
–
usPIT0
,0 );

336 
	}
}

	@portable/oWatcom/16BitDOS/PC/portmacro.h

66 #i‚de‡
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifde‡
__˝lu•lus


84 
	#p‹tCHAR
 

	)

85 
	#p‹tFLOAT
 

	)

86 
	#p‹tDOUBLE
 

	)

87 
	#p‹tLONG
 

	)

88 
	#p‹tSHORT
 

	)

89 
	#p‹tSTACK_TYPE
 
uöt16_t


	)

90 
	#p‹tBASE_TYPE
 

	)

92 
p‹tSTACK_TYPE
 
	tSèckTy≥_t
;

93 
	tBa£Ty≥_t
;

94 
	tUBa£Ty≥_t
;

97 #if–
c⁄figUSE_16_BIT_TICKS
 == 1 )

98 
uöt16_t
 
	tTickTy≥_t
;

99 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffff

	)

101 
uöt32_t
 
	tTickTy≥_t
;

102 
	#p‹tMAX_DELAY
 ( 
TickTy≥_t
 ) 0xffffffffUL

	)

108 
p‹tLOCAL_ENTER_CRITICAL
( );

109 #¥agm®
aux
 
p‹tLOCAL_ENTER_CRITICAL
 = "pushf" \

111 
	#p‹tENTER_CRITICAL
(Ë
	`p‹tLOCAL_ENTER_CRITICAL
()

	)

113 
p‹tEXIT_CRITICAL
( );

114 #¥agm®
aux
 
p‹tEXIT_CRITICAL
 = "popf";

116 
p‹tDISABLE_INTERRUPTS
( );

117 #¥agm®
aux
 
p‹tDISABLE_INTERRUPTS
 = "cli";

119 
p‹tENABLE_INTERRUPTS
( );

120 #¥agm®
aux
 
p‹tENABLE_INTERRUPTS
 = "sti";

124 
	#p‹tSTACK_GROWTH
 ( -1 )

	)

125 
	#p‹tSWITCH_INT_NUMBER
 0x80

	)

126 
	#p‹tYIELD
(Ë
__asm
{ 
p‹tSWITCH_INT_NUMBER
 }

	)

127 
	#p‹tDOS_TICK_RATE
 ( 18.20648 )

	)

128 
	#p‹tTICK_PERIOD_MS
 ( ( 
TickTy≥_t
 ) 1000 / 
c⁄figTICK_RATE_HZ
 )

	)

129 
	#p‹tTICKS_PER_DOS_TICK
 ( ( 
uöt16_t
 ) ( ( ( 
p‹tDOUBLE
 ) 
c⁄figTICK_RATE_HZ
 / 
p‹tDOS_TICK_RATE
 ) + 0.5 ) )

	)

130 
	#p‹tINITIAL_SW
 ( ( 
p‹tSTACK_TYPE
 ) 0x0202 )

	)

131 
	#p‹tBYTE_ALIGNMENT
 ( 2 )

	)

135 
	#p‹tINPUT_BYTE
–
xAddr
 ) 
	`öp
–xAdd∏)

	)

136 
	#p‹tOUTPUT_BYTE
–
xAddr
, 
ucVÆue
 ) 
	`ouç
–xAddr, ucVÆuê)

	)

137 
	#p‹tNOP
(Ë
__asm
{ 
n›
 }

	)

141 
	#p‹tTASK_FUNCTION_PROTO
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

142 
	#p‹tTASK_FUNCTION
–
vTaskFun˘i⁄
, 
pvP¨amëîs
 ) 
	`vTaskFun˘i⁄
–*pvP¨amëî†)

	)

144 #ifde‡
__˝lu•lus


	@portable/oWatcom/16BitDOS/common/portasm.h

66 
	tTCB_t
;

67 vﬁ©ûê
TCB_t
 * vﬁ©ûê
pxCuºítTCB
;

68 
vTaskSwôchC⁄ãxt
( );

75 
p‹tSWITCH_CONTEXT
( );

82 
p‹tFIRST_CONTEXT
( );

90 #ifde‡
DEBUG_BUILD


92 #¥agm®
aux
 
p‹tSWITCH_CONTEXT
 = "mováx, segÖxCurrentTCB" \

108 #¥agm®
aux
 
p‹tFIRST_CONTEXT
 = "mováx, segÖxCurrentTCB" \

122 #¥agm®
aux
 
p‹tSWITCH_CONTEXT
 = "mováx, segÖxCurrentTCB" \

135 #¥agm®
aux
 
p‹tFIRST_CONTEXT
 = "mováx, segÖxCurrentTCB" \

	@portable/oWatcom/16BitDOS/common/portcomn.c

85 
	~<°dlib.h
>

86 
	~"FªeRTOS.h
"

91 
SèckTy≥_t
 *
	$pxP‹tInôüli£Sèck
–
SèckTy≥_t
 *
pxT›OfSèck
, 
TaskFun˘i⁄_t
 
pxCode
, *
pvP¨amëîs
 )

93 
SèckTy≥_t
 
DS_Reg
 = 0, *
pxOrigöÆSP
;

98 *
pxT›OfSèck
 = 0x1111;

99 
pxT›OfSèck
--;

100 *
pxT›OfSèck
 = 0x2222;

101 
pxT›OfSèck
--;

102 *
pxT›OfSèck
 = 0x3333;

103 
pxT›OfSèck
--;

104 *
pxT›OfSèck
 = 0x4444;

105 
pxT›OfSèck
--;

106 *
pxT›OfSèck
 = 0x5555;

107 
pxT›OfSèck
--;

116 *
pxT›OfSèck
 = 
p‹tINITIAL_SW
;

117 
pxT›OfSèck
--;

118 *
pxT›OfSèck
 = 
	`FP_SEG
–
pxCode
 );

119 
pxT›OfSèck
--;

120 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxCode
 );

121 
pxT›OfSèck
--;

128 
pxOrigöÆSP
 = 
pxT›OfSèck
;

133 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

134 
pxT›OfSèck
--;

135 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xCCCC;

136 
pxT›OfSèck
--;

137 *
pxT›OfSèck
 = 
	`FP_SEG
–
pvP¨amëîs
 );

138 
pxT›OfSèck
--;

139 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

140 
pxT›OfSèck
--;

141 *
pxT›OfSèck
 = 
	`FP_OFF
–
pxOrigöÆSP
 );

142 
pxT›OfSèck
--;

143 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xBBBB;

144 
pxT›OfSèck
--;

145 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0x0123;

146 
pxT›OfSèck
--;

147 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xDDDD;

150 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

152 
pxT›OfSèck
--;

153 *
pxT›OfSèck
 = 
DS_Reg
;

155 
pxT›OfSèck
--;

156 *
pxT›OfSèck
 = ( 
SèckTy≥_t
 ) 0xEEEE;

159 
pxT›OfSèck
--;

160 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

161 
pxT›OfSèck
--;

162 *
pxT›OfSèck
 = 
	`FP_OFF
–
pvP¨amëîs
 );

165 #ifde‡
DEBUG_BUILD


170 
pxT›OfSèck
--;

175  
pxT›OfSèck
;

176 
	}
}

	@queue.c

66 
	~<°dlib.h
>

67 
	~<°rög.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

76 
	~"queue.h
"

78 #i‡–
c⁄figUSE_CO_ROUTINES
 == 1 )

79 
	~"¸outöe.h
"

86 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


90 
	#queueUNLOCKED
 ( ( 
Ba£Ty≥_t
 ) -1 )

	)

91 
	#queueLOCKED_UNMODIFIED
 ( ( 
Ba£Ty≥_t
 ) 0 )

	)

104 
	#pxMuãxHﬁdî
 
pcTaû


	)

105 
	#uxQueueTy≥
 
pcHód


	)

106 
	#queueQUEUE_IS_MUTEX
 
NULL


	)

110 
	#queueSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
UBa£Ty≥_t
 ) 0 )

	)

111 
	#queueMUTEX_GIVE_BLOCK_TIME
 ( ( 
TickTy≥_t
 ) 0U )

	)

113 #if–
c⁄figUSE_PREEMPTION
 == 0 )

116 
	#queueYIELD_IF_USING_PREEMPTION
()

	)

118 
	#queueYIELD_IF_USING_PREEMPTION
(Ë
	`p‹tYIELD_WITHIN_API
()

	)

125 
	sQueueDeföôi⁄


127 
öt8_t
 *
	mpcHód
;

128 
öt8_t
 *
	mpcTaû
;

129 
öt8_t
 *
	mpcWrôeTo
;

133 
öt8_t
 *
	mpcRódFrom
;

134 
UBa£Ty≥_t
 
	muxRecursiveCÆlCou¡
;

135 } 
	mu
;

137 
Li°_t
 
	mxTasksWaôögToSíd
;

138 
Li°_t
 
	mxTasksWaôögToRe˚ive
;

140 vﬁ©ûê
UBa£Ty≥_t
 
	muxMesßgesWaôög
;

141 
UBa£Ty≥_t
 
	muxLígth
;

142 
UBa£Ty≥_t
 
	muxIãmSize
;

144 vﬁ©ûê
Ba£Ty≥_t
 
	mxRxLock
;

145 vﬁ©ûê
Ba£Ty≥_t
 
	mxTxLock
;

147 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

148 
UBa£Ty≥_t
 
	muxQueueNumbî
;

149 
uöt8_t
 
	mucQueueTy≥
;

152 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

153 
QueueDeföôi⁄
 *
	mpxQueueSëC⁄èöî
;

156 } 
	txQUEUE
;

160 
xQUEUE
 
	tQueue_t
;

168 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 > 0 )

173 
	sQUEUE_REGISTRY_ITEM


175 c⁄° *
	mpcQueueName
;

176 
QueueH™dÀ_t
 
	mxH™dÀ
;

177 } 
	txQueueRegi°ryIãm
;

182 
xQueueRegi°ryIãm
 
	tQueueRegi°ryIãm_t
;

187 
QueueRegi°ryIãm_t
 
	gxQueueRegi°ry
[ 
c⁄figQUEUE_REGISTRY_SIZE
 ];

199 
	$¥vU∆ockQueue
–
Queue_t
 * c⁄° 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

206 
Ba£Ty≥_t
 
	$¥vIsQueueEm±y
–c⁄° 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

213 
Ba£Ty≥_t
 
	$¥vIsQueueFuŒ
–c⁄° 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

219 
	$¥vC›yD©aToQueue
–
Queue_t
 * c⁄° 
pxQueue
, c⁄° *
pvIãmToQueue
, c⁄° 
Ba£Ty≥_t
 
xPosôi⁄
 ) 
PRIVILEGED_FUNCTION
;

224 
	$¥vC›yD©aFromQueue
–
Queue_t
 * c⁄° 
pxQueue
, * c⁄° 
pvBuf„r
 ) 
PRIVILEGED_FUNCTION
;

226 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

231 
Ba£Ty≥_t
 
	$¥vNŸifyQueueSëC⁄èöî
–c⁄° 
Queue_t
 * c⁄° 
pxQueue
, c⁄° 
Ba£Ty≥_t
 
xC›yPosôi⁄
 ) 
PRIVILEGED_FUNCTION
;

240 
	#¥vLockQueue
–
pxQueue
 ) \

	)

241 
	`èskENTER_CRITICAL
(); \

243 if––
pxQueue
 )->
xRxLock
 =
queueUNLOCKED
 ) \

245 –
pxQueue
 )->
xRxLock
 = 
queueLOCKED_UNMODIFIED
; \

247 if––
pxQueue
 )->
xTxLock
 =
queueUNLOCKED
 ) \

249 –
pxQueue
 )->
xTxLock
 = 
queueLOCKED_UNMODIFIED
; \

251 
	}
} \

252 
	$èskEXIT_CRITICAL
()

255 
Ba£Ty≥_t
 
	$xQueueGíîicRe£t
–
QueueH™dÀ_t
 
xQueue
, 
Ba£Ty≥_t
 
xNewQueue
 )

257 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

259 
	`c⁄figASSERT
–
pxQueue
 );

261 
	`èskENTER_CRITICAL
();

263 
pxQueue
->
pcTaû
 =ÖxQueue->
pcHód
 + (ÖxQueue->
uxLígth
 *ÖxQueue->
uxIãmSize
 );

264 
pxQueue
->
uxMesßgesWaôög
 = ( 
UBa£Ty≥_t
 ) 0U;

265 
pxQueue
->
pcWrôeTo
 =ÖxQueue->
pcHód
;

266 
pxQueue
->
u
.
pcRódFrom
 =ÖxQueue->
pcHód
 + ( (ÖxQueue->
uxLígth
 - ( 
UBa£Ty≥_t
 ) 1U ) *ÖxQueue->
uxIãmSize
 );

267 
pxQueue
->
xRxLock
 = 
queueUNLOCKED
;

268 
pxQueue
->
xTxLock
 = 
queueUNLOCKED
;

270 if–
xNewQueue
 =
pdFALSE
 )

277 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

279 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdTRUE
 )

281 
	`queueYIELD_IF_USING_PREEMPTION
();

285 
	`mtCOVERAGE_TEST_MARKER
();

290 
	`mtCOVERAGE_TEST_MARKER
();

296 
	`vLi°Inôüli£
–&–
pxQueue
->
xTasksWaôögToSíd
 ) );

297 
	`vLi°Inôüli£
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) );

300 
	`èskEXIT_CRITICAL
();

304  
pdPASS
;

305 
	}
}

308 
QueueH™dÀ_t
 
	$xQueueGíîicCª©e
–c⁄° 
UBa£Ty≥_t
 
uxQueueLígth
, c⁄° UBa£Ty≥_à
uxIãmSize
, c⁄° 
uöt8_t
 
ucQueueTy≥
 )

310 
Queue_t
 *
pxNewQueue
;

311 
size_t
 
xQueueSizeInByãs
;

312 
QueueH™dÀ_t
 
xRëu∫
 = 
NULL
;

316 –Ë
ucQueueTy≥
;

319 if–
uxQueueLígth
 > ( 
UBa£Ty≥_t
 ) 0 )

321 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvP‹tMÆloc
( ( Queue_t ) );

322 if–
pxNewQueue
 !
NULL
 )

326 
xQueueSizeInByãs
 = ( 
size_t
 ) ( 
uxQueueLígth
 * 
uxIãmSize
 ) + ( size_t ) 1;

328 
pxNewQueue
->
pcHód
 = ( 
öt8_t
 * ) 
	`pvP‹tMÆloc
–
xQueueSizeInByãs
 );

329 if–
pxNewQueue
->
pcHód
 !
NULL
 )

333 
pxNewQueue
->
uxLígth
 = 
uxQueueLígth
;

334 
pxNewQueue
->
uxIãmSize
 = uxItemSize;

335 –Ë
	`xQueueGíîicRe£t
–
pxNewQueue
, 
pdTRUE
 );

337 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

339 
pxNewQueue
->
ucQueueTy≥
 = ucQueueType;

343 #if–
c⁄figUSE_QUEUE_SETS
 == 1 )

345 
pxNewQueue
->
pxQueueSëC⁄èöî
 = 
NULL
;

349 
	`åa˚QUEUE_CREATE
–
pxNewQueue
 );

350 
xRëu∫
 = 
pxNewQueue
;

354 
	`åa˚QUEUE_CREATE_FAILED
–
ucQueueTy≥
 );

355 
	`vP‹tFªe
–
pxNewQueue
 );

360 
	`mtCOVERAGE_TEST_MARKER
();

365 
	`mtCOVERAGE_TEST_MARKER
();

368 
	`c⁄figASSERT
–
xRëu∫
 );

370  
xRëu∫
;

371 
	}
}

374 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

376 
QueueH™dÀ_t
 
	$xQueueCª©eMuãx
–c⁄° 
uöt8_t
 
ucQueueTy≥
 )

378 
Queue_t
 *
pxNewQueue
;

382 –Ë
ucQueueTy≥
;

385 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvP‹tMÆloc
( ( Queue_t ) );

386 if–
pxNewQueue
 !
NULL
 )

389 
pxNewQueue
->
pxMuãxHﬁdî
 = 
NULL
;

390 
pxNewQueue
->
uxQueueTy≥
 = 
queueQUEUE_IS_MUTEX
;

394 
pxNewQueue
->
pcWrôeTo
 = 
NULL
;

395 
pxNewQueue
->
u
.
pcRódFrom
 = 
NULL
;

400 
pxNewQueue
->
uxMesßgesWaôög
 = ( 
UBa£Ty≥_t
 ) 0U;

401 
pxNewQueue
->
uxLígth
 = ( 
UBa£Ty≥_t
 ) 1U;

402 
pxNewQueue
->
uxIãmSize
 = ( 
UBa£Ty≥_t
 ) 0U;

403 
pxNewQueue
->
xRxLock
 = 
queueUNLOCKED
;

404 
pxNewQueue
->
xTxLock
 = 
queueUNLOCKED
;

406 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

408 
pxNewQueue
->
ucQueueTy≥
 = ucQueueType;

412 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

414 
pxNewQueue
->
pxQueueSëC⁄èöî
 = 
NULL
;

419 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToSíd
 ) );

420 
	`vLi°Inôüli£
–&–
pxNewQueue
->
xTasksWaôögToRe˚ive
 ) );

422 
	`åa˚CREATE_MUTEX
–
pxNewQueue
 );

425 –Ë
	`xQueueGíîicSíd
–
pxNewQueue
, 
NULL
, ( 
TickTy≥_t
 ) 0U, 
queueSEND_TO_BACK
 );

429 
	`åa˚CREATE_MUTEX_FAILED
();

432 
	`c⁄figASSERT
–
pxNewQueue
 );

433  
pxNewQueue
;

434 
	}
}

439 #i‡––
c⁄figUSE_MUTEXES
 =1 ) && ( 
INCLUDE_xSem≠h‹eGëMuãxHﬁdî
 == 1 ) )

441 * 
	$xQueueGëMuãxHﬁdî
–
QueueH™dÀ_t
 
xSem≠h‹e
 )

443 *
pxRëu∫
;

450 
	`èskENTER_CRITICAL
();

452 if–––
Queue_t
 * ) 
xSem≠h‹e
 )->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

454 
pxRëu∫
 = ( * ) ( ( 
Queue_t
 * ) 
xSem≠h‹e
 )->
pxMuãxHﬁdî
;

458 
pxRëu∫
 = 
NULL
;

461 
	`èskEXIT_CRITICAL
();

463  
pxRëu∫
;

464 
	}
}

469 #i‡–
c⁄figUSE_RECURSIVE_MUTEXES
 == 1 )

471 
Ba£Ty≥_t
 
	$xQueueGiveMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
 )

473 
Ba£Ty≥_t
 
xRëu∫
;

474 
Queue_t
 * c⁄° 
pxMuãx
 = ( Queue_à* ) 
xMuãx
;

476 
	`c⁄figASSERT
–
pxMuãx
 );

484 if–
pxMuãx
->
pxMuãxHﬁdî
 =–* ) 
	`xTaskGëCuºítTaskH™dÀ
() )

486 
	`åa˚GIVE_MUTEX_RECURSIVE
–
pxMuãx
 );

493 –
pxMuãx
->
u
.
uxRecursiveCÆlCou¡
 )--;

496 if–
pxMuãx
->
u
.
uxRecursiveCÆlCou¡
 =–
UBa£Ty≥_t
 ) 0 )

500 –Ë
	`xQueueGíîicSíd
–
pxMuãx
, 
NULL
, 
queueMUTEX_GIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 );

504 
	`mtCOVERAGE_TEST_MARKER
();

507 
xRëu∫
 = 
pdPASS
;

512 
xRëu∫
 = 
pdFAIL
;

514 
	`åa˚GIVE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 );

517  
xRëu∫
;

518 
	}
}

523 #i‡–
c⁄figUSE_RECURSIVE_MUTEXES
 == 1 )

525 
Ba£Ty≥_t
 
	$xQueueTakeMuãxRecursive
–
QueueH™dÀ_t
 
xMuãx
, 
TickTy≥_t
 
xTicksToWaô
 )

527 
Ba£Ty≥_t
 
xRëu∫
;

528 
Queue_t
 * c⁄° 
pxMuãx
 = ( Queue_à* ) 
xMuãx
;

530 
	`c⁄figASSERT
–
pxMuãx
 );

535 
	`åa˚TAKE_MUTEX_RECURSIVE
–
pxMuãx
 );

537 if–
pxMuãx
->
pxMuãxHﬁdî
 =–* ) 
	`xTaskGëCuºítTaskH™dÀ
() )

539 –
pxMuãx
->
u
.
uxRecursiveCÆlCou¡
 )++;

540 
xRëu∫
 = 
pdPASS
;

544 
xRëu∫
 = 
	`xQueueGíîicRe˚ive
–
pxMuãx
, 
NULL
, 
xTicksToWaô
, 
pdFALSE
 );

548 if–
xRëu∫
 =
pdPASS
 )

550 –
pxMuãx
->
u
.
uxRecursiveCÆlCou¡
 )++;

554 
	`åa˚TAKE_MUTEX_RECURSIVE_FAILED
–
pxMuãx
 );

558  
xRëu∫
;

559 
	}
}

564 #i‡–
c⁄figUSE_COUNTING_SEMAPHORES
 == 1 )

566 
QueueH™dÀ_t
 
	$xQueueCª©eCou¡ögSem≠h‹e
–c⁄° 
UBa£Ty≥_t
 
uxMaxCou¡
, c⁄° UBa£Ty≥_à
uxInôülCou¡
 )

568 
QueueH™dÀ_t
 
xH™dÀ
;

570 
	`c⁄figASSERT
–
uxMaxCou¡
 != 0 );

571 
	`c⁄figASSERT
–
uxInôülCou¡
 <
uxMaxCou¡
 );

573 
xH™dÀ
 = 
	`xQueueGíîicCª©e
–
uxMaxCou¡
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

575 if–
xH™dÀ
 !
NULL
 )

577 ––
Queue_t
 * ) 
xH™dÀ
 )->
uxMesßgesWaôög
 = 
uxInôülCou¡
;

579 
	`åa˚CREATE_COUNTING_SEMAPHORE
();

583 
	`åa˚CREATE_COUNTING_SEMAPHORE_FAILED
();

586 
	`c⁄figASSERT
–
xH™dÀ
 );

587  
xH™dÀ
;

588 
	}
}

593 
Ba£Ty≥_t
 
	$xQueueGíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, c⁄° 
Ba£Ty≥_t
 
xC›yPosôi⁄
 )

595 
Ba£Ty≥_t
 
xE¡ryTimeSë
 = 
pdFALSE
;

596 
TimeOut_t
 
xTimeOut
;

597 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

599 
	`c⁄figASSERT
–
pxQueue
 );

600 
	`c⁄figASSERT
–!––
pvIãmToQueue
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

601 
	`c⁄figASSERT
–!––
xC›yPosôi⁄
 =
queueOVERWRITE
 ) && ( 
pxQueue
->
uxLígth
 != 1 ) ) );

602 #i‡––
INCLUDE_xTaskGëScheduÀrSèã
 =1 ) || ( 
c⁄figUSE_TIMERS
 == 1 ) )

604 
	`c⁄figASSERT
–!––
	`xTaskGëScheduÀrSèã
(Ë=
èskSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWaô
 != 0 ) ) );

614 
	`èskENTER_CRITICAL
();

620 if––
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 ) || ( 
xC›yPosôi⁄
 =
queueOVERWRITE
 ) )

622 
	`åa˚QUEUE_SEND
–
pxQueue
 );

623 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

625 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

627 if–
pxQueue
->
pxQueueSëC⁄èöî
 !
NULL
 )

629 if–
	`¥vNŸifyQueueSëC⁄èöî
–
pxQueue
, 
xC›yPosôi⁄
 ) =
pdTRUE
 )

634 
	`queueYIELD_IF_USING_PREEMPTION
();

638 
	`mtCOVERAGE_TEST_MARKER
();

645 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

647 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdTRUE
 )

653 
	`queueYIELD_IF_USING_PREEMPTION
();

657 
	`mtCOVERAGE_TEST_MARKER
();

662 
	`mtCOVERAGE_TEST_MARKER
();

670 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

672 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdTRUE
 )

678 
	`queueYIELD_IF_USING_PREEMPTION
();

682 
	`mtCOVERAGE_TEST_MARKER
();

687 
	`mtCOVERAGE_TEST_MARKER
();

692 
	`èskEXIT_CRITICAL
();

696  
pdPASS
;

700 if–
xTicksToWaô
 =–
TickTy≥_t
 ) 0 )

704 
	`èskEXIT_CRITICAL
();

708 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

709  
îrQUEUE_FULL
;

711 if–
xE¡ryTimeSë
 =
pdFALSE
 )

715 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

716 
xE¡ryTimeSë
 = 
pdTRUE
;

721 
	`mtCOVERAGE_TEST_MARKER
();

725 
	`èskEXIT_CRITICAL
();

730 
	`vTaskSu•ídAŒ
();

731 
	`¥vLockQueue
–
pxQueue
 );

734 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

736 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) !
pdFALSE
 )

738 
	`åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 );

739 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ), 
xTicksToWaô
 );

746 
	`¥vU∆ockQueue
–
pxQueue
 );

753 if–
	`xTaskResumeAŒ
(Ë=
pdFALSE
 )

755 
	`p‹tYIELD_WITHIN_API
();

761 
	`¥vU∆ockQueue
–
pxQueue
 );

762 –Ë
	`xTaskResumeAŒ
();

768 
	`¥vU∆ockQueue
–
pxQueue
 );

769 –Ë
	`xTaskResumeAŒ
();

773 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

774  
îrQUEUE_FULL
;

777 
	}
}

780 #i‡–
c⁄figUSE_ALTERNATIVE_API
 == 1 )

782 
Ba£Ty≥_t
 
	$xQueueA…GíîicSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xC›yPosôi⁄
 )

784 
Ba£Ty≥_t
 
xE¡ryTimeSë
 = 
pdFALSE
;

785 
TimeOut_t
 
xTimeOut
;

786 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

788 
	`c⁄figASSERT
–
pxQueue
 );

789 
	`c⁄figASSERT
–!––
pvIãmToQueue
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

793 
	`èskENTER_CRITICAL
();

797 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

799 
	`åa˚QUEUE_SEND
–
pxQueue
 );

800 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

804 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

806 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdTRUE
 )

810 
	`p‹tYIELD_WITHIN_API
();

814 
	`mtCOVERAGE_TEST_MARKER
();

819 
	`mtCOVERAGE_TEST_MARKER
();

822 
	`èskEXIT_CRITICAL
();

823  
pdPASS
;

827 if–
xTicksToWaô
 =–
TickTy≥_t
 ) 0 )

829 
	`èskEXIT_CRITICAL
();

830  
îrQUEUE_FULL
;

832 if–
xE¡ryTimeSë
 =
pdFALSE
 )

834 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

835 
xE¡ryTimeSë
 = 
pdTRUE
;

839 
	`èskEXIT_CRITICAL
();

841 
	`èskENTER_CRITICAL
();

843 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

845 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) !
pdFALSE
 )

847 
	`åa˚BLOCKING_ON_QUEUE_SEND
–
pxQueue
 );

848 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ), 
xTicksToWaô
 );

849 
	`p‹tYIELD_WITHIN_API
();

853 
	`mtCOVERAGE_TEST_MARKER
();

858 
	`èskEXIT_CRITICAL
();

859 
	`åa˚QUEUE_SEND_FAILED
–
pxQueue
 );

860  
îrQUEUE_FULL
;

863 
	`èskEXIT_CRITICAL
();

865 
	}
}

870 #i‡–
c⁄figUSE_ALTERNATIVE_API
 == 1 )

872 
Ba£Ty≥_t
 
	$xQueueA…GíîicRe˚ive
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, 
Ba£Ty≥_t
 
xJu°Pìkög
 )

874 
Ba£Ty≥_t
 
xE¡ryTimeSë
 = 
pdFALSE
;

875 
TimeOut_t
 
xTimeOut
;

876 
öt8_t
 *
pcOrigöÆRódPosôi⁄
;

877 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

879 
	`c⁄figASSERT
–
pxQueue
 );

880 
	`c⁄figASSERT
–!––
pvBuf„r
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

884 
	`èskENTER_CRITICAL
();

886 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

889 
pcOrigöÆRódPosôi⁄
 = 
pxQueue
->
u
.
pcRódFrom
;

891 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

893 if–
xJu°Pìkög
 =
pdFALSE
 )

895 
	`åa˚QUEUE_RECEIVE
–
pxQueue
 );

898 --–
pxQueue
->
uxMesßgesWaôög
 );

900 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

902 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

906 
pxQueue
->
pxMuãxHﬁdî
 = ( 
öt8_t
 * ) 
	`xTaskGëCuºítTaskH™dÀ
();

910 
	`mtCOVERAGE_TEST_MARKER
();

915 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

917 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdTRUE
 )

919 
	`p‹tYIELD_WITHIN_API
();

923 
	`mtCOVERAGE_TEST_MARKER
();

929 
	`åa˚QUEUE_PEEK
–
pxQueue
 );

933 
pxQueue
->
u
.
pcRódFrom
 = 
pcOrigöÆRódPosôi⁄
;

937 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

941 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

944 
	`p‹tYIELD_WITHIN_API
();

948 
	`mtCOVERAGE_TEST_MARKER
();

953 
	`mtCOVERAGE_TEST_MARKER
();

957 
	`èskEXIT_CRITICAL
();

958  
pdPASS
;

962 if–
xTicksToWaô
 =–
TickTy≥_t
 ) 0 )

964 
	`èskEXIT_CRITICAL
();

965 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

966  
îrQUEUE_EMPTY
;

968 if–
xE¡ryTimeSë
 =
pdFALSE
 )

970 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

971 
xE¡ryTimeSë
 = 
pdTRUE
;

975 
	`èskEXIT_CRITICAL
();

977 
	`èskENTER_CRITICAL
();

979 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

981 if–
	`¥vIsQueueEm±y
–
pxQueue
 ) !
pdFALSE
 )

983 
	`åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 );

985 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

987 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

989 
	`èskENTER_CRITICAL
();

991 
	`vTaskPri‹ôyInhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

993 
	`èskEXIT_CRITICAL
();

997 
	`mtCOVERAGE_TEST_MARKER
();

1002 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ), 
xTicksToWaô
 );

1003 
	`p‹tYIELD_WITHIN_API
();

1007 
	`mtCOVERAGE_TEST_MARKER
();

1012 
	`èskEXIT_CRITICAL
();

1013 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

1014  
îrQUEUE_EMPTY
;

1017 
	`èskEXIT_CRITICAL
();

1019 
	}
}

1025 
Ba£Ty≥_t
 
	$xQueueGíîicSídFromISR
–
QueueH™dÀ_t
 
xQueue
, c⁄° * c⁄° 
pvIãmToQueue
, 
Ba£Ty≥_t
 * c⁄° 
pxHighîPri‹ôyTaskWokí
, c⁄° Ba£Ty≥_à
xC›yPosôi⁄
 )

1027 
Ba£Ty≥_t
 
xRëu∫
;

1028 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

1029 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1031 
	`c⁄figASSERT
–
pxQueue
 );

1032 
	`c⁄figASSERT
–!––
pvIãmToQueue
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

1033 
	`c⁄figASSERT
–!––
xC›yPosôi⁄
 =
queueOVERWRITE
 ) && ( 
pxQueue
->
uxLígth
 != 1 ) ) );

1049 
	`p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1056 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

1058 if––
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 ) || ( 
xC›yPosôi⁄
 =
queueOVERWRITE
 ) )

1060 
	`åa˚QUEUE_SEND_FROM_ISR
–
pxQueue
 );

1062 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
xC›yPosôi⁄
 );

1066 if–
pxQueue
->
xTxLock
 =
queueUNLOCKED
 )

1068 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1070 if–
pxQueue
->
pxQueueSëC⁄èöî
 !
NULL
 )

1072 if–
	`¥vNŸifyQueueSëC⁄èöî
–
pxQueue
, 
xC›yPosôi⁄
 ) =
pdTRUE
 )

1077 if–
pxHighîPri‹ôyTaskWokí
 !
NULL
 )

1079 *
pxHighîPri‹ôyTaskWokí
 = 
pdTRUE
;

1083 
	`mtCOVERAGE_TEST_MARKER
();

1088 
	`mtCOVERAGE_TEST_MARKER
();

1093 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1095 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1099 if–
pxHighîPri‹ôyTaskWokí
 !
NULL
 )

1101 *
pxHighîPri‹ôyTaskWokí
 = 
pdTRUE
;

1105 
	`mtCOVERAGE_TEST_MARKER
();

1110 
	`mtCOVERAGE_TEST_MARKER
();

1115 
	`mtCOVERAGE_TEST_MARKER
();

1121 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1123 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1127 if–
pxHighîPri‹ôyTaskWokí
 !
NULL
 )

1129 *
pxHighîPri‹ôyTaskWokí
 = 
pdTRUE
;

1133 
	`mtCOVERAGE_TEST_MARKER
();

1138 
	`mtCOVERAGE_TEST_MARKER
();

1143 
	`mtCOVERAGE_TEST_MARKER
();

1152 ++–
pxQueue
->
xTxLock
 );

1155 
xRëu∫
 = 
pdPASS
;

1159 
	`åa˚QUEUE_SEND_FROM_ISR_FAILED
–
pxQueue
 );

1160 
xRëu∫
 = 
îrQUEUE_FULL
;

1163 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

1165  
xRëu∫
;

1166 
	}
}

1169 
Ba£Ty≥_t
 
	$xQueueGíîicRe˚ive
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
, c⁄° 
Ba£Ty≥_t
 
xJu°Pìkög
 )

1171 
Ba£Ty≥_t
 
xE¡ryTimeSë
 = 
pdFALSE
;

1172 
TimeOut_t
 
xTimeOut
;

1173 
öt8_t
 *
pcOrigöÆRódPosôi⁄
;

1174 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1176 
	`c⁄figASSERT
–
pxQueue
 );

1177 
	`c⁄figASSERT
–!––
pvBuf„r
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

1178 #i‡––
INCLUDE_xTaskGëScheduÀrSèã
 =1 ) || ( 
c⁄figUSE_TIMERS
 == 1 ) )

1180 
	`c⁄figASSERT
–!––
	`xTaskGëScheduÀrSèã
(Ë=
èskSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWaô
 != 0 ) ) );

1190 
	`èskENTER_CRITICAL
();

1194 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

1198 
pcOrigöÆRódPosôi⁄
 = 
pxQueue
->
u
.
pcRódFrom
;

1200 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

1202 if–
xJu°Pìkög
 =
pdFALSE
 )

1204 
	`åa˚QUEUE_RECEIVE
–
pxQueue
 );

1207 --–
pxQueue
->
uxMesßgesWaôög
 );

1209 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1211 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

1215 
pxQueue
->
pxMuãxHﬁdî
 = ( 
öt8_t
 * ) 
	`xTaskGëCuºítTaskH™dÀ
();

1219 
	`mtCOVERAGE_TEST_MARKER
();

1224 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

1226 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdTRUE
 )

1228 
	`queueYIELD_IF_USING_PREEMPTION
();

1232 
	`mtCOVERAGE_TEST_MARKER
();

1237 
	`mtCOVERAGE_TEST_MARKER
();

1242 
	`åa˚QUEUE_PEEK
–
pxQueue
 );

1246 
pxQueue
->
u
.
pcRódFrom
 = 
pcOrigöÆRódPosôi⁄
;

1250 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1254 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1257 
	`queueYIELD_IF_USING_PREEMPTION
();

1261 
	`mtCOVERAGE_TEST_MARKER
();

1266 
	`mtCOVERAGE_TEST_MARKER
();

1270 
	`èskEXIT_CRITICAL
();

1271  
pdPASS
;

1275 if–
xTicksToWaô
 =–
TickTy≥_t
 ) 0 )

1279 
	`èskEXIT_CRITICAL
();

1280 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

1281  
îrQUEUE_EMPTY
;

1283 if–
xE¡ryTimeSë
 =
pdFALSE
 )

1287 
	`vTaskSëTimeOutSèã
–&
xTimeOut
 );

1288 
xE¡ryTimeSë
 = 
pdTRUE
;

1293 
	`mtCOVERAGE_TEST_MARKER
();

1297 
	`èskEXIT_CRITICAL
();

1302 
	`vTaskSu•ídAŒ
();

1303 
	`¥vLockQueue
–
pxQueue
 );

1306 if–
	`xTaskCheckF‹TimeOut
–&
xTimeOut
, &
xTicksToWaô
 ) =
pdFALSE
 )

1308 if–
	`¥vIsQueueEm±y
–
pxQueue
 ) !
pdFALSE
 )

1310 
	`åa˚BLOCKING_ON_QUEUE_RECEIVE
–
pxQueue
 );

1312 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1314 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

1316 
	`èskENTER_CRITICAL
();

1318 
	`vTaskPri‹ôyInhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

1320 
	`èskEXIT_CRITICAL
();

1324 
	`mtCOVERAGE_TEST_MARKER
();

1329 
	`vTaskPœ˚OnEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ), 
xTicksToWaô
 );

1330 
	`¥vU∆ockQueue
–
pxQueue
 );

1331 if–
	`xTaskResumeAŒ
(Ë=
pdFALSE
 )

1333 
	`p‹tYIELD_WITHIN_API
();

1337 
	`mtCOVERAGE_TEST_MARKER
();

1343 
	`¥vU∆ockQueue
–
pxQueue
 );

1344 –Ë
	`xTaskResumeAŒ
();

1349 
	`¥vU∆ockQueue
–
pxQueue
 );

1350 –Ë
	`xTaskResumeAŒ
();

1351 
	`åa˚QUEUE_RECEIVE_FAILED
–
pxQueue
 );

1352  
îrQUEUE_EMPTY
;

1355 
	}
}

1358 
Ba£Ty≥_t
 
	$xQueueRe˚iveFromISR
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
, 
Ba£Ty≥_t
 * c⁄° 
pxHighîPri‹ôyTaskWokí
 )

1360 
Ba£Ty≥_t
 
xRëu∫
;

1361 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

1362 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1364 
	`c⁄figASSERT
–
pxQueue
 );

1365 
	`c⁄figASSERT
–!––
pvBuf„r
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

1381 
	`p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1383 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

1386 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

1388 
	`åa˚QUEUE_RECEIVE_FROM_ISR
–
pxQueue
 );

1390 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

1391 --–
pxQueue
->
uxMesßgesWaôög
 );

1397 if–
pxQueue
->
xRxLock
 =
queueUNLOCKED
 )

1399 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

1401 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

1405 if–
pxHighîPri‹ôyTaskWokí
 !
NULL
 )

1407 *
pxHighîPri‹ôyTaskWokí
 = 
pdTRUE
;

1411 
	`mtCOVERAGE_TEST_MARKER
();

1416 
	`mtCOVERAGE_TEST_MARKER
();

1421 
	`mtCOVERAGE_TEST_MARKER
();

1428 ++–
pxQueue
->
xRxLock
 );

1431 
xRëu∫
 = 
pdPASS
;

1435 
xRëu∫
 = 
pdFAIL
;

1436 
	`åa˚QUEUE_RECEIVE_FROM_ISR_FAILED
–
pxQueue
 );

1439 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

1441  
xRëu∫
;

1442 
	}
}

1445 
Ba£Ty≥_t
 
	$xQueuePìkFromISR
–
QueueH™dÀ_t
 
xQueue
, * c⁄° 
pvBuf„r
 )

1447 
Ba£Ty≥_t
 
xRëu∫
;

1448 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

1449 
öt8_t
 *
pcOrigöÆRódPosôi⁄
;

1450 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1452 
	`c⁄figASSERT
–
pxQueue
 );

1453 
	`c⁄figASSERT
–!––
pvBuf„r
 =
NULL
 ) && ( 
pxQueue
->
uxIãmSize
 !–
UBa£Ty≥_t
 ) 0U ) ) );

1469 
	`p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1471 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

1474 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

1476 
	`åa˚QUEUE_PEEK_FROM_ISR
–
pxQueue
 );

1480 
pcOrigöÆRódPosôi⁄
 = 
pxQueue
->
u
.
pcRódFrom
;

1481 
	`¥vC›yD©aFromQueue
–
pxQueue
, 
pvBuf„r
 );

1482 
pxQueue
->
u
.
pcRódFrom
 = 
pcOrigöÆRódPosôi⁄
;

1484 
xRëu∫
 = 
pdPASS
;

1488 
xRëu∫
 = 
pdFAIL
;

1489 
	`åa˚QUEUE_PEEK_FROM_ISR_FAILED
–
pxQueue
 );

1492 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

1494  
xRëu∫
;

1495 
	}
}

1498 
UBa£Ty≥_t
 
	$uxQueueMesßgesWaôög
–c⁄° 
QueueH™dÀ_t
 
xQueue
 )

1500 
UBa£Ty≥_t
 
uxRëu∫
;

1502 
	`c⁄figASSERT
–
xQueue
 );

1504 
	`èskENTER_CRITICAL
();

1506 
uxRëu∫
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMesßgesWaôög
;

1508 
	`èskEXIT_CRITICAL
();

1510  
uxRëu∫
;

1511 
	}
}

1514 
UBa£Ty≥_t
 
	$uxQueueS∑˚sAvaûabÀ
–c⁄° 
QueueH™dÀ_t
 
xQueue
 )

1516 
UBa£Ty≥_t
 
uxRëu∫
;

1517 
Queue_t
 *
pxQueue
;

1519 
pxQueue
 = ( 
Queue_t
 * ) 
xQueue
;

1520 
	`c⁄figASSERT
–
pxQueue
 );

1522 
	`èskENTER_CRITICAL
();

1524 
uxRëu∫
 = 
pxQueue
->
uxLígth
 -ÖxQueue->
uxMesßgesWaôög
;

1526 
	`èskEXIT_CRITICAL
();

1528  
uxRëu∫
;

1529 
	}
}

1532 
UBa£Ty≥_t
 
	$uxQueueMesßgesWaôögFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 )

1534 
UBa£Ty≥_t
 
uxRëu∫
;

1536 
	`c⁄figASSERT
–
xQueue
 );

1538 
uxRëu∫
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMesßgesWaôög
;

1540  
uxRëu∫
;

1541 
	}
}

1544 
	$vQueueDñëe
–
QueueH™dÀ_t
 
xQueue
 )

1546 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1548 
	`c⁄figASSERT
–
pxQueue
 );

1550 
	`åa˚QUEUE_DELETE
–
pxQueue
 );

1551 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 > 0 )

1553 
	`vQueueUƒegi°îQueue
–
pxQueue
 );

1556 if–
pxQueue
->
pcHód
 !
NULL
 )

1558 
	`vP‹tFªe
–
pxQueue
->
pcHód
 );

1560 
	`vP‹tFªe
–
pxQueue
 );

1561 
	}
}

1564 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1566 
UBa£Ty≥_t
 
	$uxQueueGëQueueNumbî
–
QueueH™dÀ_t
 
xQueue
 )

1568  ( ( 
Queue_t
 * ) 
xQueue
 )->
uxQueueNumbî
;

1569 
	}
}

1574 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1576 
	$vQueueSëQueueNumbî
–
QueueH™dÀ_t
 
xQueue
, 
UBa£Ty≥_t
 
uxQueueNumbî
 )

1578 ––
Queue_t
 * ) 
xQueue
 )->
uxQueueNumbî
 = uxQueueNumber;

1579 
	}
}

1584 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1586 
uöt8_t
 
	$ucQueueGëQueueTy≥
–
QueueH™dÀ_t
 
xQueue
 )

1588  ( ( 
Queue_t
 * ) 
xQueue
 )->
ucQueueTy≥
;

1589 
	}
}

1594 
	$¥vC›yD©aToQueue
–
Queue_t
 * c⁄° 
pxQueue
, c⁄° *
pvIãmToQueue
, c⁄° 
Ba£Ty≥_t
 
xPosôi⁄
 )

1596 if–
pxQueue
->
uxIãmSize
 =–
UBa£Ty≥_t
 ) 0 )

1598 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1600 if–
pxQueue
->
uxQueueTy≥
 =
queueQUEUE_IS_MUTEX
 )

1603 
	`vTaskPri‹ôyDisöhîô
––* ) 
pxQueue
->
pxMuãxHﬁdî
 );

1604 
pxQueue
->
pxMuãxHﬁdî
 = 
NULL
;

1608 
	`mtCOVERAGE_TEST_MARKER
();

1613 if–
xPosôi⁄
 =
queueSEND_TO_BACK
 )

1615 –Ë
	`mem˝y
––* ) 
pxQueue
->
pcWrôeTo
, 
pvIãmToQueue
, ( 
size_t
 )ÖxQueue->
uxIãmSize
 );

1616 
pxQueue
->
pcWrôeTo
 +pxQueue->
uxIãmSize
;

1617 if–
pxQueue
->
pcWrôeTo
 >pxQueue->
pcTaû
 )

1619 
pxQueue
->
pcWrôeTo
 =ÖxQueue->
pcHód
;

1623 
	`mtCOVERAGE_TEST_MARKER
();

1628 –Ë
	`mem˝y
––* ) 
pxQueue
->
u
.
pcRódFrom
, 
pvIãmToQueue
, ( 
size_t
 )ÖxQueue->
uxIãmSize
 );

1629 
pxQueue
->
u
.
pcRódFrom
 -pxQueue->
uxIãmSize
;

1630 if–
pxQueue
->
u
.
pcRódFrom
 <ÖxQueue->
pcHód
 )

1632 
pxQueue
->
u
.
pcRódFrom
 = (ÖxQueue->
pcTaû
 -ÖxQueue->
uxIãmSize
 );

1636 
	`mtCOVERAGE_TEST_MARKER
();

1639 if–
xPosôi⁄
 =
queueOVERWRITE
 )

1641 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

1647 --–
pxQueue
->
uxMesßgesWaôög
 );

1651 
	`mtCOVERAGE_TEST_MARKER
();

1656 
	`mtCOVERAGE_TEST_MARKER
();

1660 ++–
pxQueue
->
uxMesßgesWaôög
 );

1661 
	}
}

1664 
	$¥vC›yD©aFromQueue
–
Queue_t
 * c⁄° 
pxQueue
, * c⁄° 
pvBuf„r
 )

1666 if–
pxQueue
->
uxQueueTy≥
 !
queueQUEUE_IS_MUTEX
 )

1668 
pxQueue
->
u
.
pcRódFrom
 +pxQueue->
uxIãmSize
;

1669 if–
pxQueue
->
u
.
pcRódFrom
 >pxQueue->
pcTaû
 )

1671 
pxQueue
->
u
.
pcRódFrom
 =ÖxQueue->
pcHód
;

1675 
	`mtCOVERAGE_TEST_MARKER
();

1677 –Ë
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
u
.
pcRódFrom
, ( 
size_t
 )ÖxQueue->
uxIãmSize
 );

1681 
	`mtCOVERAGE_TEST_MARKER
();

1683 
	}
}

1686 
	$¥vU∆ockQueue
–
Queue_t
 * c⁄° 
pxQueue
 )

1694 
	`èskENTER_CRITICAL
();

1697  
pxQueue
->
xTxLock
 > 
queueLOCKED_UNMODIFIED
 )

1701 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

1703 if–
pxQueue
->
pxQueueSëC⁄èöî
 !
NULL
 )

1705 if–
	`¥vNŸifyQueueSëC⁄èöî
–
pxQueue
, 
queueSEND_TO_BACK
 ) =
pdTRUE
 )

1710 
	`vTaskMis£dYõld
();

1714 
	`mtCOVERAGE_TEST_MARKER
();

1721 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1723 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1727 
	`vTaskMis£dYõld
();

1731 
	`mtCOVERAGE_TEST_MARKER
();

1744 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1746 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1750 
	`vTaskMis£dYõld
();

1754 
	`mtCOVERAGE_TEST_MARKER
();

1764 --–
pxQueue
->
xTxLock
 );

1767 
pxQueue
->
xTxLock
 = 
queueUNLOCKED
;

1769 
	`èskEXIT_CRITICAL
();

1772 
	`èskENTER_CRITICAL
();

1774  
pxQueue
->
xRxLock
 > 
queueLOCKED_UNMODIFIED
 )

1776 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

1778 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

1780 
	`vTaskMis£dYõld
();

1784 
	`mtCOVERAGE_TEST_MARKER
();

1787 --–
pxQueue
->
xRxLock
 );

1795 
pxQueue
->
xRxLock
 = 
queueUNLOCKED
;

1797 
	`èskEXIT_CRITICAL
();

1798 
	}
}

1801 
Ba£Ty≥_t
 
	$¥vIsQueueEm±y
–c⁄° 
Queue_t
 *
pxQueue
 )

1803 
Ba£Ty≥_t
 
xRëu∫
;

1805 
	`èskENTER_CRITICAL
();

1807 if–
pxQueue
->
uxMesßgesWaôög
 =–
UBa£Ty≥_t
 ) 0 )

1809 
xRëu∫
 = 
pdTRUE
;

1813 
xRëu∫
 = 
pdFALSE
;

1816 
	`èskEXIT_CRITICAL
();

1818  
xRëu∫
;

1819 
	}
}

1822 
Ba£Ty≥_t
 
	$xQueueIsQueueEm±yFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 )

1824 
Ba£Ty≥_t
 
xRëu∫
;

1826 
	`c⁄figASSERT
–
xQueue
 );

1827 if–––
Queue_t
 * ) 
xQueue
 )->
uxMesßgesWaôög
 =–
UBa£Ty≥_t
 ) 0 )

1829 
xRëu∫
 = 
pdTRUE
;

1833 
xRëu∫
 = 
pdFALSE
;

1836  
xRëu∫
;

1837 
	}
}

1840 
Ba£Ty≥_t
 
	$¥vIsQueueFuŒ
–c⁄° 
Queue_t
 *
pxQueue
 )

1842 
Ba£Ty≥_t
 
xRëu∫
;

1844 
	`èskENTER_CRITICAL
();

1846 if–
pxQueue
->
uxMesßgesWaôög
 =pxQueue->
uxLígth
 )

1848 
xRëu∫
 = 
pdTRUE
;

1852 
xRëu∫
 = 
pdFALSE
;

1855 
	`èskEXIT_CRITICAL
();

1857  
xRëu∫
;

1858 
	}
}

1861 
Ba£Ty≥_t
 
	$xQueueIsQueueFuŒFromISR
–c⁄° 
QueueH™dÀ_t
 
xQueue
 )

1863 
Ba£Ty≥_t
 
xRëu∫
;

1865 
	`c⁄figASSERT
–
xQueue
 );

1866 if–––
Queue_t
 * ) 
xQueue
 )->
uxMesßgesWaôög
 =––Queue_à* ) xQueuê)->
uxLígth
 )

1868 
xRëu∫
 = 
pdTRUE
;

1872 
xRëu∫
 = 
pdFALSE
;

1875  
xRëu∫
;

1876 
	}
}

1879 #i‡–
c⁄figUSE_CO_ROUTINES
 == 1 )

1881 
Ba£Ty≥_t
 
	$xQueueCRSíd
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pvIãmToQueue
, 
TickTy≥_t
 
xTicksToWaô
 )

1883 
Ba£Ty≥_t
 
xRëu∫
;

1884 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1889 
	`p‹tDISABLE_INTERRUPTS
();

1891 if–
	`¥vIsQueueFuŒ
–
pxQueue
 ) !
pdFALSE
 )

1895 if–
xTicksToWaô
 > ( 
TickTy≥_t
 ) 0 )

1899 
	`vCoRoutöeAddToDñayedLi°
–
xTicksToWaô
, &–
pxQueue
->
xTasksWaôögToSíd
 ) );

1900 
	`p‹tENABLE_INTERRUPTS
();

1901  
îrQUEUE_BLOCKED
;

1905 
	`p‹tENABLE_INTERRUPTS
();

1906  
îrQUEUE_FULL
;

1910 
	`p‹tENABLE_INTERRUPTS
();

1912 
	`p‹tDISABLE_INTERRUPTS
();

1914 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

1917 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
queueSEND_TO_BACK
 );

1918 
xRëu∫
 = 
pdPASS
;

1921 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

1927 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

1931 
xRëu∫
 = 
îrQUEUE_YIELD
;

1935 
	`mtCOVERAGE_TEST_MARKER
();

1940 
	`mtCOVERAGE_TEST_MARKER
();

1945 
xRëu∫
 = 
îrQUEUE_FULL
;

1948 
	`p‹tENABLE_INTERRUPTS
();

1950  
xRëu∫
;

1951 
	}
}

1956 #i‡–
c⁄figUSE_CO_ROUTINES
 == 1 )

1958 
Ba£Ty≥_t
 
	$xQueueCRRe˚ive
–
QueueH™dÀ_t
 
xQueue
, *
pvBuf„r
, 
TickTy≥_t
 
xTicksToWaô
 )

1960 
Ba£Ty≥_t
 
xRëu∫
;

1961 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

1966 
	`p‹tDISABLE_INTERRUPTS
();

1968 if–
pxQueue
->
uxMesßgesWaôög
 =–
UBa£Ty≥_t
 ) 0 )

1972 if–
xTicksToWaô
 > ( 
TickTy≥_t
 ) 0 )

1976 
	`vCoRoutöeAddToDñayedLi°
–
xTicksToWaô
, &–
pxQueue
->
xTasksWaôögToRe˚ive
 ) );

1977 
	`p‹tENABLE_INTERRUPTS
();

1978  
îrQUEUE_BLOCKED
;

1982 
	`p‹tENABLE_INTERRUPTS
();

1983  
îrQUEUE_FULL
;

1988 
	`mtCOVERAGE_TEST_MARKER
();

1991 
	`p‹tENABLE_INTERRUPTS
();

1993 
	`p‹tDISABLE_INTERRUPTS
();

1995 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

1998 
pxQueue
->
u
.
pcRódFrom
 +pxQueue->
uxIãmSize
;

1999 if–
pxQueue
->
u
.
pcRódFrom
 >pxQueue->
pcTaû
 )

2001 
pxQueue
->
u
.
pcRódFrom
 =ÖxQueue->
pcHód
;

2005 
	`mtCOVERAGE_TEST_MARKER
();

2007 --–
pxQueue
->
uxMesßgesWaôög
 );

2008 –Ë
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
u
.
pcRódFrom
, ( ËpxQueue->
uxIãmSize
 );

2010 
xRëu∫
 = 
pdPASS
;

2013 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

2019 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

2021 
xRëu∫
 = 
îrQUEUE_YIELD
;

2025 
	`mtCOVERAGE_TEST_MARKER
();

2030 
	`mtCOVERAGE_TEST_MARKER
();

2035 
xRëu∫
 = 
pdFAIL
;

2038 
	`p‹tENABLE_INTERRUPTS
();

2040  
xRëu∫
;

2041 
	}
}

2046 #i‡–
c⁄figUSE_CO_ROUTINES
 == 1 )

2048 
Ba£Ty≥_t
 
	$xQueueCRSídFromISR
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pvIãmToQueue
, 
Ba£Ty≥_t
 
xCoRoutöePªviou¶yWokí
 )

2050 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

2054 if–
pxQueue
->
uxMesßgesWaôög
 <ÖxQueue->
uxLígth
 )

2056 
	`¥vC›yD©aToQueue
–
pxQueue
, 
pvIãmToQueue
, 
queueSEND_TO_BACK
 );

2060 if–
xCoRoutöePªviou¶yWokí
 =
pdFALSE
 )

2062 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

2064 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

2066  
pdTRUE
;

2070 
	`mtCOVERAGE_TEST_MARKER
();

2075 
	`mtCOVERAGE_TEST_MARKER
();

2080 
	`mtCOVERAGE_TEST_MARKER
();

2085 
	`mtCOVERAGE_TEST_MARKER
();

2088  
xCoRoutöePªviou¶yWokí
;

2089 
	}
}

2094 #i‡–
c⁄figUSE_CO_ROUTINES
 == 1 )

2096 
Ba£Ty≥_t
 
	$xQueueCRRe˚iveFromISR
–
QueueH™dÀ_t
 
xQueue
, *
pvBuf„r
, 
Ba£Ty≥_t
 *
pxCoRoutöeWokí
 )

2098 
Ba£Ty≥_t
 
xRëu∫
;

2099 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

2103 if–
pxQueue
->
uxMesßgesWaôög
 > ( 
UBa£Ty≥_t
 ) 0 )

2106 
pxQueue
->
u
.
pcRódFrom
 +pxQueue->
uxIãmSize
;

2107 if–
pxQueue
->
u
.
pcRódFrom
 >pxQueue->
pcTaû
 )

2109 
pxQueue
->
u
.
pcRódFrom
 =ÖxQueue->
pcHód
;

2113 
	`mtCOVERAGE_TEST_MARKER
();

2115 --–
pxQueue
->
uxMesßgesWaôög
 );

2116 –Ë
	`mem˝y
––* ) 
pvBuf„r
, ( * ) 
pxQueue
->
u
.
pcRódFrom
, ( ËpxQueue->
uxIãmSize
 );

2118 if––*
pxCoRoutöeWokí
 ) =
pdFALSE
 )

2120 if–
	`li°LIST_IS_EMPTY
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) =
pdFALSE
 )

2122 if–
	`xCoRoutöeRemoveFromEvítLi°
–&–
pxQueue
->
xTasksWaôögToSíd
 ) ) !
pdFALSE
 )

2124 *
pxCoRoutöeWokí
 = 
pdTRUE
;

2128 
	`mtCOVERAGE_TEST_MARKER
();

2133 
	`mtCOVERAGE_TEST_MARKER
();

2138 
	`mtCOVERAGE_TEST_MARKER
();

2141 
xRëu∫
 = 
pdPASS
;

2145 
xRëu∫
 = 
pdFAIL
;

2148  
xRëu∫
;

2149 
	}
}

2154 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 > 0 )

2156 
	$vQueueAddToRegi°ry
–
QueueH™dÀ_t
 
xQueue
, c⁄° *
pcQueueName
 )

2158 
UBa£Ty≥_t
 
ux
;

2162  
ux
 = ( 
UBa£Ty≥_t
 ) 0U; ux < ( UBa£Ty≥_àË
c⁄figQUEUE_REGISTRY_SIZE
; ux++ )

2164 if–
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 =
NULL
 )

2167 
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 =ÖcQueueName;

2168 
xQueueRegi°ry
[ 
ux
 ].
xH™dÀ
 = 
xQueue
;

2170 
	`åa˚QUEUE_REGISTRY_ADD
–
xQueue
, 
pcQueueName
 );

2175 
	`mtCOVERAGE_TEST_MARKER
();

2178 
	}
}

2183 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 > 0 )

2185 
	$vQueueUƒegi°îQueue
–
QueueH™dÀ_t
 
xQueue
 )

2187 
UBa£Ty≥_t
 
ux
;

2191  
ux
 = ( 
UBa£Ty≥_t
 ) 0U; ux < ( UBa£Ty≥_àË
c⁄figQUEUE_REGISTRY_SIZE
; ux++ )

2193 if–
xQueueRegi°ry
[ 
ux
 ].
xH™dÀ
 =
xQueue
 )

2196 
xQueueRegi°ry
[ 
ux
 ].
pcQueueName
 = 
NULL
;

2201 
	`mtCOVERAGE_TEST_MARKER
();

2205 
	}
}

2210 #i‡–
c⁄figUSE_TIMERS
 == 1 )

2212 
	$vQueueWaôF‹MesßgeRe°ri˘ed
–
QueueH™dÀ_t
 
xQueue
, 
TickTy≥_t
 
xTicksToWaô
 )

2214 
Queue_t
 * c⁄° 
pxQueue
 = ( Queue_à* ) 
xQueue
;

2230 
	`¥vLockQueue
–
pxQueue
 );

2231 if–
pxQueue
->
uxMesßgesWaôög
 =–
UBa£Ty≥_t
 ) 0U )

2234 
	`vTaskPœ˚OnEvítLi°Re°ri˘ed
–&–
pxQueue
->
xTasksWaôögToRe˚ive
 ), 
xTicksToWaô
 );

2238 
	`mtCOVERAGE_TEST_MARKER
();

2240 
	`¥vU∆ockQueue
–
pxQueue
 );

2241 
	}
}

2246 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2248 
QueueSëH™dÀ_t
 
	$xQueueCª©eSë
–c⁄° 
UBa£Ty≥_t
 
uxEvítQueueLígth
 )

2250 
QueueSëH™dÀ_t
 
pxQueue
;

2252 
pxQueue
 = 
	`xQueueGíîicCª©e
–
uxEvítQueueLígth
, –
Queue_t
 * ), 
queueQUEUE_TYPE_SET
 );

2254  
pxQueue
;

2255 
	}
}

2260 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2262 
Ba£Ty≥_t
 
	$xQueueAddToSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 )

2264 
Ba£Ty≥_t
 
xRëu∫
;

2266 
	`èskENTER_CRITICAL
();

2268 if–––
Queue_t
 * ) 
xQueueOrSem≠h‹e
 )->
pxQueueSëC⁄èöî
 !
NULL
 )

2271 
xRëu∫
 = 
pdFAIL
;

2273 if–––
Queue_t
 * ) 
xQueueOrSem≠h‹e
 )->
uxMesßgesWaôög
 !–
UBa£Ty≥_t
 ) 0 )

2277 
xRëu∫
 = 
pdFAIL
;

2281 ––
Queue_t
 * ) 
xQueueOrSem≠h‹e
 )->
pxQueueSëC⁄èöî
 = 
xQueueSë
;

2282 
xRëu∫
 = 
pdPASS
;

2285 
	`èskEXIT_CRITICAL
();

2287  
xRëu∫
;

2288 
	}
}

2293 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2295 
Ba£Ty≥_t
 
	$xQueueRemoveFromSë
–
QueueSëMembîH™dÀ_t
 
xQueueOrSem≠h‹e
, 
QueueSëH™dÀ_t
 
xQueueSë
 )

2297 
Ba£Ty≥_t
 
xRëu∫
;

2298 
Queue_t
 * c⁄° 
pxQueueOrSem≠h‹e
 = ( Queue_à* ) 
xQueueOrSem≠h‹e
;

2300 if–
pxQueueOrSem≠h‹e
->
pxQueueSëC⁄èöî
 !
xQueueSë
 )

2303 
xRëu∫
 = 
pdFAIL
;

2305 if–
pxQueueOrSem≠h‹e
->
uxMesßgesWaôög
 !–
UBa£Ty≥_t
 ) 0 )

2310 
xRëu∫
 = 
pdFAIL
;

2314 
	`èskENTER_CRITICAL
();

2317 
pxQueueOrSem≠h‹e
->
pxQueueSëC⁄èöî
 = 
NULL
;

2319 
	`èskEXIT_CRITICAL
();

2320 
xRëu∫
 = 
pdPASS
;

2323  
xRëu∫
;

2324 
	}
}

2329 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2331 
QueueSëMembîH™dÀ_t
 
	$xQueueSñe˘FromSë
–
QueueSëH™dÀ_t
 
xQueueSë
, 
TickTy≥_t
 c⁄° 
xTicksToWaô
 )

2333 
QueueSëMembîH™dÀ_t
 
xRëu∫
 = 
NULL
;

2335 –Ë
	`xQueueGíîicRe˚ive
––
QueueH™dÀ_t
 ) 
xQueueSë
, &
xRëu∫
, 
xTicksToWaô
, 
pdFALSE
 );

2336  
xRëu∫
;

2337 
	}
}

2342 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2344 
QueueSëMembîH™dÀ_t
 
	$xQueueSñe˘FromSëFromISR
–
QueueSëH™dÀ_t
 
xQueueSë
 )

2346 
QueueSëMembîH™dÀ_t
 
xRëu∫
 = 
NULL
;

2348 –Ë
	`xQueueRe˚iveFromISR
––
QueueH™dÀ_t
 ) 
xQueueSë
, &
xRëu∫
, 
NULL
 );

2349  
xRëu∫
;

2350 
	}
}

2355 #i‡–
c⁄figUSE_QUEUE_SETS
 == 1 )

2357 
Ba£Ty≥_t
 
	$¥vNŸifyQueueSëC⁄èöî
–c⁄° 
Queue_t
 * c⁄° 
pxQueue
, c⁄° 
Ba£Ty≥_t
 
xC›yPosôi⁄
 )

2359 
Queue_t
 *
pxQueueSëC⁄èöî
 = 
pxQueue
->pxQueueSetContainer;

2360 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFALSE
;

2364 
	`c⁄figASSERT
–
pxQueueSëC⁄èöî
 );

2365 
	`c⁄figASSERT
–
pxQueueSëC⁄èöî
->
uxMesßgesWaôög
 <ÖxQueueSëC⁄èöî->
uxLígth
 );

2367 if–
pxQueueSëC⁄èöî
->
uxMesßgesWaôög
 <ÖxQueueSëC⁄èöî->
uxLígth
 )

2369 
	`åa˚QUEUE_SEND
–
pxQueueSëC⁄èöî
 );

2371 
	`¥vC›yD©aToQueue
–
pxQueueSëC⁄èöî
, &
pxQueue
, 
xC›yPosôi⁄
 );

2372 if–
	`li°LIST_IS_EMPTY
–&–
pxQueueSëC⁄èöî
->
xTasksWaôögToRe˚ive
 ) ) =
pdFALSE
 )

2374 if–
	`xTaskRemoveFromEvítLi°
–&–
pxQueueSëC⁄èöî
->
xTasksWaôögToRe˚ive
 ) ) !
pdFALSE
 )

2377 
xRëu∫
 = 
pdTRUE
;

2381 
	`mtCOVERAGE_TEST_MARKER
();

2386 
	`mtCOVERAGE_TEST_MARKER
();

2391 
	`mtCOVERAGE_TEST_MARKER
();

2394  
xRëu∫
;

2395 
	}
}

	@tasks.c

67 
	~<°dlib.h
>

68 
	~<°rög.h
>

73 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

76 
	~"FªeRTOS.h
"

77 
	~"èsk.h
"

78 
	~"timîs.h
"

79 
	~"SèckMa¸os.h
"

85 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 #i‡–
c⁄figUSE_STATS_FORMATTING_FUNCTIONS
 == 1 )

92 
	~<°dio.h
>

96 #i‡
c⁄figUSE_TICKLESS_IDLE
 != 0

97 #i‡
INCLUDE_vTaskSu•íd
 != 1

98 #îr‹ 
INCLUDE_vTaskSu•íd
 
mu°
 
be
 
£t
 
to
 1 
c⁄figUSE_TICKLESS_IDLE
 
is
 
nŸ
 setÅo 0

105 
	#tskIDLE_STACK_SIZE
 
c⁄figMINIMAL_STACK_SIZE


	)

107 #if–
c⁄figUSE_PREEMPTION
 == 0 )

110 
	#èskYIELD_IF_USING_PREEMPTION
()

	)

112 
	#èskYIELD_IF_USING_PREEMPTION
(Ë
	`p‹tYIELD_WITHIN_API
()

	)

120 
	stskTaskC⁄åﬁBlock


122 vﬁ©ûê
SèckTy≥_t
 *
	mpxT›OfSèck
;

124 #i‡–
p‹tUSING_MPU_WRAPPERS
 == 1 )

125 
xMPU_SETTINGS
 
	mxMPUSëtögs
;

128 
Li°Iãm_t
 
	mxGíîicLi°Iãm
;

129 
Li°Iãm_t
 
	mxEvítLi°Iãm
;

130 
UBa£Ty≥_t
 
	muxPri‹ôy
;

131 
SèckTy≥_t
 *
	mpxSèck
;

132 
	mpcTaskName
[ 
c⁄figMAX_TASK_NAME_LEN
 ];

134 #i‡–
p‹tSTACK_GROWTH
 > 0 )

135 
SèckTy≥_t
 *
	mpxEndOfSèck
;

138 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

139 
UBa£Ty≥_t
 
	muxCrôiˇlNe°ög
;

142 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

143 
UBa£Ty≥_t
 
	muxTCBNumbî
;

144 
UBa£Ty≥_t
 
	muxTaskNumbî
;

147 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

148 
UBa£Ty≥_t
 
	muxBa£Pri‹ôy
;

151 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

152 
TaskHookFun˘i⁄_t
 
	mpxTaskTag
;

155 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

156 
uöt32_t
 
	mulRunTimeCou¡î
;

159 #i‡–
c⁄figUSE_NEWLIB_REENTRANT
 == 1 )

167 
_ªít
 
	mxNewLib_ªít
;

170 } 
	ttskTCB
;

174 
tskTCB
 
	tTCB_t
;

180 #ifde‡
p‹tREMOVE_STATIC_QUALIFIER


181 

	)

187 
PRIVILEGED_DATA
 
TCB_t
 * vﬁ©ûê
	gpxCuºítTCB
 = 
NULL
;

190 
PRIVILEGED_DATA
 
Li°_t
 
	gpxRódyTasksLi°s
[ 
c⁄figMAX_PRIORITIES
 ];

191 
PRIVILEGED_DATA
 
Li°_t
 
	gxDñayedTaskLi°1
;

192 
PRIVILEGED_DATA
 
Li°_t
 
	gxDñayedTaskLi°2
;

193 
PRIVILEGED_DATA
 
Li°_t
 * vﬁ©ûê
	gpxDñayedTaskLi°
;

194 
PRIVILEGED_DATA
 
Li°_t
 * vﬁ©ûê
	gpxOvîÊowDñayedTaskLi°
;

195 
PRIVILEGED_DATA
 
Li°_t
 
	gxPídögRódyLi°
;

197 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

199 
PRIVILEGED_DATA
 
Li°_t
 
	gxTasksWaôögTîmö©i⁄
;

200 
PRIVILEGED_DATA
 vﬁ©ûê
UBa£Ty≥_t
 
	guxTasksDñëed
 = ( UBaseType_t ) 0U;

204 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

206 
PRIVILEGED_DATA
 
Li°_t
 
	gxSu•ídedTaskLi°
;

210 #i‡–
INCLUDE_xTaskGëIdÀTaskH™dÀ
 == 1 )

212 
PRIVILEGED_DATA
 
TaskH™dÀ_t
 
	gxIdÀTaskH™dÀ
 = 
NULL
;

217 
PRIVILEGED_DATA
 vﬁ©ûê
UBa£Ty≥_t
 
	guxCuºítNumbîOfTasks
 = ( UBaseType_t ) 0U;

218 
PRIVILEGED_DATA
 vﬁ©ûê
TickTy≥_t
 
	gxTickCou¡
 = ( TickType_t ) 0U;

219 
PRIVILEGED_DATA
 vﬁ©ûê
UBa£Ty≥_t
 
	guxT›RódyPri‹ôy
 = 
tskIDLE_PRIORITY
;

220 
PRIVILEGED_DATA
 vﬁ©ûê
Ba£Ty≥_t
 
	gxScheduÀrRu¬ög
 = 
pdFALSE
;

221 
PRIVILEGED_DATA
 vﬁ©ûê
UBa£Ty≥_t
 
	guxPídedTicks
 = ( UBaseType_t ) 0U;

222 
PRIVILEGED_DATA
 vﬁ©ûê
Ba£Ty≥_t
 
	gxYõldPídög
 = 
pdFALSE
;

223 
PRIVILEGED_DATA
 vﬁ©ûê
Ba£Ty≥_t
 
	gxNumOfOvîÊows
 = ( BaseType_t ) 0;

224 
PRIVILEGED_DATA
 
UBa£Ty≥_t
 
	guxTaskNumbî
 = ( UBaseType_t ) 0U;

225 
PRIVILEGED_DATA
 vﬁ©ûê
TickTy≥_t
 
	gxNextTaskUnblockTime
 = 
p‹tMAX_DELAY
;

235 
PRIVILEGED_DATA
 vﬁ©ûê
UBa£Ty≥_t
 
	guxScheduÀrSu•íded
 = ( UBa£Ty≥_àË
pdFALSE
;

237 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

239 
PRIVILEGED_DATA
 
uöt32_t
 
	gulTaskSwôchedInTime
 = 0UL;

240 
PRIVILEGED_DATA
 
uöt32_t
 
	gulTŸÆRunTime
 = 0UL;

252 
	#tskSTACK_FILL_BYTE
 ( 0xa5U )

	)

257 
	#tskBLOCKED_CHAR
 ( 'B' )

	)

258 
	#tskREADY_CHAR
 ( 'R' )

	)

259 
	#tskDELETED_CHAR
 ( 'D' )

	)

260 
	#tskSUSPENDED_CHAR
 ( 'S' )

	)

264 #i‡–
c⁄figUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

272 
	#èskRECORD_READY_PRIORITY
–
uxPri‹ôy
 ) \

	)

274 if––
	guxPri‹ôy
 ) > 
	guxT›RódyPri‹ôy
 ) \

276 
	guxT›RódyPri‹ôy
 = ( 
uxPri‹ôy
 ); \

282 
	#èskSELECT_HIGHEST_PRIORITY_TASK
(Ë\

	)

285  
li°LIST_IS_EMPTY
–&–
pxRódyTasksLi°s
[ 
uxT›RódyPri‹ôy
 ] ) ) ) \

287 
c⁄figASSERT
–
uxT›RódyPri‹ôy
 ); \

288 --
	guxT›RódyPri‹ôy
; \

293 
li°GET_OWNER_OF_NEXT_ENTRY
–
pxCuºítTCB
, &–
pxRódyTasksLi°s
[ 
uxT›RódyPri‹ôy
 ] ) ); \

301 
	#èskRESET_READY_PRIORITY
–
uxPri‹ôy
 )

	)

302 
	#p‹tRESET_READY_PRIORITY
–
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 )

	)

311 
	#èskRECORD_READY_PRIORITY
–
uxPri‹ôy
 ) 
	`p‹tRECORD_READY_PRIORITY
–uxPri‹ôy, 
uxT›RódyPri‹ôy
 )

	)

315 
	#èskSELECT_HIGHEST_PRIORITY_TASK
(Ë\

	)

317 
UBa£Ty≥_t
 
	guxT›Pri‹ôy
; \

320 
p‹tGET_HIGHEST_PRIORITY
–
uxT›Pri‹ôy
, 
uxT›RódyPri‹ôy
 ); \

321 
c⁄figASSERT
–
li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ 
uxT›Pri‹ôy
 ] ) ) > 0 ); \

322 
li°GET_OWNER_OF_NEXT_ENTRY
–
pxCuºítTCB
, &–
pxRódyTasksLi°s
[ 
uxT›Pri‹ôy
 ] ) ); \

330 
	#èskRESET_READY_PRIORITY
–
uxPri‹ôy
 ) \

	)

332 if–
li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ ( 
uxPri‹ôy
 ) ] ) ) == 0 ) \

334 
p‹tRESET_READY_PRIORITY
––
uxPri‹ôy
 ), ( 
uxT›RódyPri‹ôy
 ) ); \

344 
	#èskSWITCH_DELAYED_LISTS
(Ë\

	)

346 
Li°_t
 *
	gpxTemp
; \

349 
c⁄figASSERT
––
li°LIST_IS_EMPTY
–
pxDñayedTaskLi°
 ) ) ); \

351 
	gpxTemp
 = 
pxDñayedTaskLi°
; \

352 
	gpxDñayedTaskLi°
 = 
pxOvîÊowDñayedTaskLi°
; \

353 
	gpxOvîÊowDñayedTaskLi°
 = 
pxTemp
; \

354 
	gxNumOfOvîÊows
++; \

355 
¥vRe£tNextTaskUnblockTime
(); \

364 
	#¥vAddTaskToRódyLi°
–
pxTCB
 ) \

	)

365 
åa˚MOVED_TASK_TO_READY_STATE
–
pxTCB
 ) \

366 
èskRECORD_READY_PRIORITY
––
pxTCB
 )->
uxPri‹ôy
 ); \

367 
vLi°In£πEnd
–&–
pxRódyTasksLi°s
[ ( 
pxTCB
 )->
uxPri‹ôy
 ] ), &––pxTCB )->
xGíîicLi°Iãm
 ) )

376 
	#¥vGëTCBFromH™dÀ
–
pxH™dÀ
 ) ( ( (ÖxH™dÀ ) =
NULL
 ) ? ( 
TCB_t
 * ) 
pxCuºítTCB
 : ( TCB_à* ) (ÖxH™dÀ ) )

	)

386 #i‡
c⁄figUSE_16_BIT_TICKS
 == 1

387 
	#èskEVENT_LIST_ITEM_VALUE_IN_USE
 0x8000U

	)

389 
	#èskEVENT_LIST_ITEM_VALUE_IN_USE
 0x80000000UL

	)

393 #i‡
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 0

394 
vAµliˇti⁄SèckOvîÊowHook
–
TaskH™dÀ_t
 
xTask
, *
pcTaskName
 );

397 #i‡
c⁄figUSE_TICK_HOOK
 > 0

398 
vAµliˇti⁄TickHook
( );

407 
	$¥vInôüli£TCBV¨übÀs
–
TCB_t
 * c⁄° 
pxTCB
, c⁄° * c⁄° 
pcName
, 
UBa£Ty≥_t
 
uxPri‹ôy
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
, c⁄° 
uöt16_t
 
usSèckDïth
 ) 
PRIVILEGED_FUNCTION
;

414 
Ba£Ty≥_t
 
	$¥vTaskIsTaskSu•íded
–c⁄° 
TaskH™dÀ_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

420 
	$¥vInôüli£TaskLi°s
–Ë
PRIVILEGED_FUNCTION
;

433 
	`p‹tTASK_FUNCTION_PROTO
–
¥vIdÀTask
, 
pvP¨amëîs
 );

442 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

444 
	$¥vDñëeTCB
–
TCB_t
 *
pxTCB
 ) 
PRIVILEGED_FUNCTION
;

453 
	$¥vCheckTasksWaôögTîmö©i⁄
–Ë
PRIVILEGED_FUNCTION
;

459 
	$¥vAddCuºítTaskToDñayedLi°
–c⁄° 
TickTy≥_t
 
xTimeToWake
 ) 
PRIVILEGED_FUNCTION
;

465 
TCB_t
 *
	$¥vAŒoˇãTCBAndSèck
–c⁄° 
uöt16_t
 
usSèckDïth
, 
SèckTy≥_t
 * c⁄° 
puxSèckBuf„r
 ) 
PRIVILEGED_FUNCTION
;

475 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

477 
UBa£Ty≥_t
 
	$¥vLi°TaskWôhöSögÀLi°
–
TaskSètus_t
 *
pxTaskSètusAºay
, 
Li°_t
 *
pxLi°
, 
eTaskSèã
 
eSèã
 ) 
PRIVILEGED_FUNCTION
;

486 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 ) )

488 
uöt16_t
 
	$¥vTaskCheckFªeSèckS∑˚
–c⁄° 
uöt8_t
 * 
pucSèckByã
 ) 
PRIVILEGED_FUNCTION
;

501 #i‡–
c⁄figUSE_TICKLESS_IDLE
 != 0 )

503 
TickTy≥_t
 
	$¥vGëEx≥˘edIdÀTime
–Ë
PRIVILEGED_FUNCTION
;

511 
	`¥vRe£tNextTaskUnblockTime
( );

515 
Ba£Ty≥_t
 
	$xTaskGíîicCª©e
–
TaskFun˘i⁄_t
 
pxTaskCode
, c⁄° * c⁄° 
pcName
, c⁄° 
uöt16_t
 
usSèckDïth
, * c⁄° 
pvP¨amëîs
, 
UBa£Ty≥_t
 
uxPri‹ôy
, 
TaskH™dÀ_t
 * c⁄° 
pxCª©edTask
, 
SèckTy≥_t
 * c⁄° 
puxSèckBuf„r
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 )

517 
Ba£Ty≥_t
 
xRëu∫
;

518 
TCB_t
 * 
pxNewTCB
;

520 
	`c⁄figASSERT
–
pxTaskCode
 );

521 
	`c⁄figASSERT
–––
uxPri‹ôy
 & ( ~
p‹tPRIVILEGE_BIT
 ) ) < 
c⁄figMAX_PRIORITIES
 ) );

525 
pxNewTCB
 = 
	`¥vAŒoˇãTCBAndSèck
–
usSèckDïth
, 
puxSèckBuf„r
 );

527 if–
pxNewTCB
 !
NULL
 )

529 
SèckTy≥_t
 *
pxT›OfSèck
;

531 #if–
p‹tUSING_MPU_WRAPPERS
 == 1 )

533 
Ba£Ty≥_t
 
xRunPrivûeged
;

534 if––
uxPri‹ôy
 & 
p‹tPRIVILEGE_BIT
 ) != 0U )

536 
xRunPrivûeged
 = 
pdTRUE
;

540 
xRunPrivûeged
 = 
pdFALSE
;

542 
uxPri‹ôy
 &~
p‹tPRIVILEGE_BIT
;

549 #if–
p‹tSTACK_GROWTH
 < 0 )

551 
pxT›OfSèck
 = 
pxNewTCB
->
pxSèck
 + ( 
usSèckDïth
 - ( 
uöt16_t
 ) 1 );

552 
pxT›OfSèck
 = ( 
SèckTy≥_t
 * ) ( ( ( 
p‹tPOINTER_SIZE_TYPE
 )ÖxT›OfSèck ) & ( (Ö‹tPOINTER_SIZE_TYPE ) ~
p‹tBYTE_ALIGNMENT_MASK
 ) );

555 
	`c⁄figASSERT
––––
uöt32_t
 ) 
pxT›OfSèck
 & ( uöt32_àË
p‹tBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

559 
pxT›OfSèck
 = 
pxNewTCB
->
pxSèck
;

562 
	`c⁄figASSERT
––––
uöt32_t
 ) 
pxNewTCB
->
pxSèck
 & ( uöt32_àË
p‹tBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

567 
pxNewTCB
->
pxEndOfSèck
 =ÖxNewTCB->
pxSèck
 + ( 
usSèckDïth
 - 1 );

572 
	`¥vInôüli£TCBV¨übÀs
–
pxNewTCB
, 
pcName
, 
uxPri‹ôy
, 
xRegi⁄s
, 
usSèckDïth
 );

578 #if–
p‹tUSING_MPU_WRAPPERS
 == 1 )

580 
pxNewTCB
->
pxT›OfSèck
 = 
	`pxP‹tInôüli£Sèck
–pxT›OfSèck, 
pxTaskCode
, 
pvP¨amëîs
, 
xRunPrivûeged
 );

584 
pxNewTCB
->
pxT›OfSèck
 = 
	`pxP‹tInôüli£Sèck
–pxT›OfSèck, 
pxTaskCode
, 
pvP¨amëîs
 );

588 if––* ) 
pxCª©edTask
 !
NULL
 )

593 *
pxCª©edTask
 = ( 
TaskH™dÀ_t
 ) 
pxNewTCB
;

597 
	`mtCOVERAGE_TEST_MARKER
();

602 
	`èskENTER_CRITICAL
();

604 
uxCuºítNumbîOfTasks
++;

605 if–
pxCuºítTCB
 =
NULL
 )

609 
pxCuºítTCB
 = 
pxNewTCB
;

611 if–
uxCuºítNumbîOfTasks
 =–
UBa£Ty≥_t
 ) 1 )

616 
	`¥vInôüli£TaskLi°s
();

620 
	`mtCOVERAGE_TEST_MARKER
();

628 if–
xScheduÀrRu¬ög
 =
pdFALSE
 )

630 if–
pxCuºítTCB
->
uxPri‹ôy
 <= uxPriority )

632 
pxCuºítTCB
 = 
pxNewTCB
;

636 
	`mtCOVERAGE_TEST_MARKER
();

641 
	`mtCOVERAGE_TEST_MARKER
();

645 
uxTaskNumbî
++;

647 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

650 
pxNewTCB
->
uxTCBNumbî
 = 
uxTaskNumbî
;

653 
	`åa˚TASK_CREATE
–
pxNewTCB
 );

655 
	`¥vAddTaskToRódyLi°
–
pxNewTCB
 );

657 
xRëu∫
 = 
pdPASS
;

658 
	`p‹tSETUP_TCB
–
pxNewTCB
 );

660 
	`èskEXIT_CRITICAL
();

664 
xRëu∫
 = 
îrCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

665 
	`åa˚TASK_CREATE_FAILED
();

668 if–
xRëu∫
 =
pdPASS
 )

670 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

674 if–
pxCuºítTCB
->
uxPri‹ôy
 < uxPriority )

676 
	`èskYIELD_IF_USING_PREEMPTION
();

680 
	`mtCOVERAGE_TEST_MARKER
();

685 
	`mtCOVERAGE_TEST_MARKER
();

689  
xRëu∫
;

690 
	}
}

693 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

695 
	$vTaskDñëe
–
TaskH™dÀ_t
 
xTaskToDñëe
 )

697 
TCB_t
 *
pxTCB
;

699 
	`èskENTER_CRITICAL
();

703 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTaskToDñëe
 );

709 if–
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

711 
	`èskRESET_READY_PRIORITY
–
pxTCB
->
uxPri‹ôy
 );

715 
	`mtCOVERAGE_TEST_MARKER
();

719 if–
	`li°LIST_ITEM_CONTAINER
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) !
NULL
 )

721 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

725 
	`mtCOVERAGE_TEST_MARKER
();

728 
	`vLi°In£πEnd
–&
xTasksWaôögTîmö©i⁄
, &–
pxTCB
->
xGíîicLi°Iãm
 ) );

733 ++
uxTasksDñëed
;

737 
uxTaskNumbî
++;

739 
	`åa˚TASK_DELETE
–
pxTCB
 );

741 
	`èskEXIT_CRITICAL
();

745 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

747 if–
pxTCB
 =
pxCuºítTCB
 )

749 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 == 0 );

756 
	`p‹tPRE_TASK_DELETE_HOOK
–
pxTCB
, &
xYõldPídög
 );

757 
	`p‹tYIELD_WITHIN_API
();

763 
	`¥vRe£tNextTaskUnblockTime
();

766 
	}
}

771 #i‡–
INCLUDE_vTaskDñayU¡û
 == 1 )

773 
	$vTaskDñayU¡û
–
TickTy≥_t
 * c⁄° 
pxPªviousWakeTime
, c⁄° TickTy≥_à
xTimeIn¸emít
 )

775 
TickTy≥_t
 
xTimeToWake
;

776 
Ba£Ty≥_t
 
xAÃódyYõlded
, 
xShouldDñay
 = 
pdFALSE
;

778 
	`c⁄figASSERT
–
pxPªviousWakeTime
 );

779 
	`c⁄figASSERT
––
xTimeIn¸emít
 > 0U ) );

780 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 == 0 );

782 
	`vTaskSu•ídAŒ
();

786 c⁄° 
TickTy≥_t
 
xC⁄°TickCou¡
 = 
xTickCou¡
;

789 
xTimeToWake
 = *
pxPªviousWakeTime
 + 
xTimeIn¸emít
;

791 if–
xC⁄°TickCou¡
 < *
pxPªviousWakeTime
 )

798 if––
xTimeToWake
 < *
pxPªviousWakeTime
 ) && ( xTimeToWakê> 
xC⁄°TickCou¡
 ) )

800 
xShouldDñay
 = 
pdTRUE
;

804 
	`mtCOVERAGE_TEST_MARKER
();

812 if––
xTimeToWake
 < *
pxPªviousWakeTime
 ) || ( xTimeToWakê> 
xC⁄°TickCou¡
 ) )

814 
xShouldDñay
 = 
pdTRUE
;

818 
	`mtCOVERAGE_TEST_MARKER
();

823 *
pxPªviousWakeTime
 = 
xTimeToWake
;

825 if–
xShouldDñay
 !
pdFALSE
 )

827 
	`åa˚TASK_DELAY_UNTIL
();

831 if–
	`uxLi°Remove
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

836 
	`p‹tRESET_READY_PRIORITY
–
pxCuºítTCB
->
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 );

840 
	`mtCOVERAGE_TEST_MARKER
();

843 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

847 
	`mtCOVERAGE_TEST_MARKER
();

850 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

854 if–
xAÃódyYõlded
 =
pdFALSE
 )

856 
	`p‹tYIELD_WITHIN_API
();

860 
	`mtCOVERAGE_TEST_MARKER
();

862 
	}
}

867 #i‡–
INCLUDE_vTaskDñay
 == 1 )

869 
	$vTaskDñay
–c⁄° 
TickTy≥_t
 
xTicksToDñay
 )

871 
TickTy≥_t
 
xTimeToWake
;

872 
Ba£Ty≥_t
 
xAÃódyYõlded
 = 
pdFALSE
;

876 if–
xTicksToDñay
 > ( 
TickTy≥_t
 ) 0U )

878 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 == 0 );

879 
	`vTaskSu•ídAŒ
();

881 
	`åa˚TASK_DELAY
();

893 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToDñay
;

898 if–
	`uxLi°Remove
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

903 
	`p‹tRESET_READY_PRIORITY
–
pxCuºítTCB
->
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 );

907 
	`mtCOVERAGE_TEST_MARKER
();

909 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

911 
xAÃódyYõlded
 = 
	`xTaskResumeAŒ
();

915 
	`mtCOVERAGE_TEST_MARKER
();

920 if–
xAÃódyYõlded
 =
pdFALSE
 )

922 
	`p‹tYIELD_WITHIN_API
();

926 
	`mtCOVERAGE_TEST_MARKER
();

928 
	}
}

933 #i‡–
INCLUDE_eTaskGëSèã
 == 1 )

935 
eTaskSèã
 
	$eTaskGëSèã
–
TaskH™dÀ_t
 
xTask
 )

937 
eTaskSèã
 
eRëu∫
;

938 
Li°_t
 *
pxSèãLi°
;

939 c⁄° 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
xTask
;

941 
	`c⁄figASSERT
–
pxTCB
 );

943 if–
pxTCB
 =
pxCuºítTCB
 )

946 
eRëu∫
 = 
eRu¬ög
;

950 
	`èskENTER_CRITICAL
();

952 
pxSèãLi°
 = ( 
Li°_t
 * ) 
	`li°LIST_ITEM_CONTAINER
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

954 
	`èskEXIT_CRITICAL
();

956 if––
pxSèãLi°
 =
pxDñayedTaskLi°
 ) || (ÖxSèãLi° =
pxOvîÊowDñayedTaskLi°
 ) )

960 
eRëu∫
 = 
eBlocked
;

963 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

964 if–
pxSèãLi°
 =&
xSu•ídedTaskLi°
 )

969 if–
	`li°LIST_ITEM_CONTAINER
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) =
NULL
 )

971 
eRëu∫
 = 
eSu•íded
;

975 
eRëu∫
 = 
eBlocked
;

980 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

981 if–
pxSèãLi°
 =&
xTasksWaôögTîmö©i⁄
 )

985 
eRëu∫
 = 
eDñëed
;

993 
eRëu∫
 = 
eRódy
;

997  
eRëu∫
;

998 
	}
}

1003 #i‡–
INCLUDE_uxTaskPri‹ôyGë
 == 1 )

1005 
UBa£Ty≥_t
 
	$uxTaskPri‹ôyGë
–
TaskH™dÀ_t
 
xTask
 )

1007 
TCB_t
 *
pxTCB
;

1008 
UBa£Ty≥_t
 
uxRëu∫
;

1010 
	`èskENTER_CRITICAL
();

1014 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTask
 );

1015 
uxRëu∫
 = 
pxTCB
->
uxPri‹ôy
;

1017 
	`èskEXIT_CRITICAL
();

1019  
uxRëu∫
;

1020 
	}
}

1025 #i‡–
INCLUDE_vTaskPri‹ôySë
 == 1 )

1027 
	$vTaskPri‹ôySë
–
TaskH™dÀ_t
 
xTask
, 
UBa£Ty≥_t
 
uxNewPri‹ôy
 )

1029 
TCB_t
 *
pxTCB
;

1030 
UBa£Ty≥_t
 
uxCuºítBa£Pri‹ôy
, 
uxPri‹ôyU£dOnE¡ry
;

1031 
Ba£Ty≥_t
 
xYõldRequúed
 = 
pdFALSE
;

1033 
	`c⁄figASSERT
––
uxNewPri‹ôy
 < 
c⁄figMAX_PRIORITIES
 ) );

1036 if–
uxNewPri‹ôy
 >–
UBa£Ty≥_t
 ) 
c⁄figMAX_PRIORITIES
 )

1038 
uxNewPri‹ôy
 = ( 
UBa£Ty≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

1042 
	`mtCOVERAGE_TEST_MARKER
();

1045 
	`èskENTER_CRITICAL
();

1049 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTask
 );

1051 
	`åa˚TASK_PRIORITY_SET
–
pxTCB
, 
uxNewPri‹ôy
 );

1053 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1055 
uxCuºítBa£Pri‹ôy
 = 
pxTCB
->
uxBa£Pri‹ôy
;

1059 
uxCuºítBa£Pri‹ôy
 = 
pxTCB
->
uxPri‹ôy
;

1063 if–
uxCuºítBa£Pri‹ôy
 !
uxNewPri‹ôy
 )

1067 if–
uxNewPri‹ôy
 > 
uxCuºítBa£Pri‹ôy
 )

1069 if–
pxTCB
 !
pxCuºítTCB
 )

1074 if–
uxNewPri‹ôy
 >
pxCuºítTCB
->
uxPri‹ôy
 )

1076 
xYõldRequúed
 = 
pdTRUE
;

1080 
	`mtCOVERAGE_TEST_MARKER
();

1090 if–
pxTCB
 =
pxCuºítTCB
 )

1095 
xYõldRequúed
 = 
pdTRUE
;

1107 
uxPri‹ôyU£dOnE¡ry
 = 
pxTCB
->
uxPri‹ôy
;

1109 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

1113 if–
pxTCB
->
uxBa£Pri‹ôy
 =pxTCB->
uxPri‹ôy
 )

1115 
pxTCB
->
uxPri‹ôy
 = 
uxNewPri‹ôy
;

1119 
	`mtCOVERAGE_TEST_MARKER
();

1123 
pxTCB
->
uxBa£Pri‹ôy
 = 
uxNewPri‹ôy
;

1127 
pxTCB
->
uxPri‹ôy
 = 
uxNewPri‹ôy
;

1133 if––
	`li°GET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) & 
èskEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

1135 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), ( ( 
TickTy≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( TickTy≥_àË
uxNewPri‹ôy
 ) );

1139 
	`mtCOVERAGE_TEST_MARKER
();

1146 if–
	`li°IS_CONTAINED_WITHIN
–&–
pxRódyTasksLi°s
[ 
uxPri‹ôyU£dOnE¡ry
 ] ), &–
pxTCB
->
xGíîicLi°Iãm
 ) ) !
pdFALSE
 )

1151 if–
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

1156 
	`p‹tRESET_READY_PRIORITY
–
uxPri‹ôyU£dOnE¡ry
, 
uxT›RódyPri‹ôy
 );

1160 
	`mtCOVERAGE_TEST_MARKER
();

1162 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

1166 
	`mtCOVERAGE_TEST_MARKER
();

1169 if–
xYõldRequúed
 =
pdTRUE
 )

1171 
	`èskYIELD_IF_USING_PREEMPTION
();

1175 
	`mtCOVERAGE_TEST_MARKER
();

1180 –Ë
uxPri‹ôyU£dOnE¡ry
;

1183 
	`èskEXIT_CRITICAL
();

1184 
	}
}

1189 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1191 
	$vTaskSu•íd
–
TaskH™dÀ_t
 
xTaskToSu•íd
 )

1193 
TCB_t
 *
pxTCB
;

1195 
	`èskENTER_CRITICAL
();

1199 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTaskToSu•íd
 );

1201 
	`åa˚TASK_SUSPEND
–
pxTCB
 );

1205 if–
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

1207 
	`èskRESET_READY_PRIORITY
–
pxTCB
->
uxPri‹ôy
 );

1211 
	`mtCOVERAGE_TEST_MARKER
();

1215 if–
	`li°LIST_ITEM_CONTAINER
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) !
NULL
 )

1217 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

1221 
	`mtCOVERAGE_TEST_MARKER
();

1224 
	`vLi°In£πEnd
–&
xSu•ídedTaskLi°
, &–
pxTCB
->
xGíîicLi°Iãm
 ) );

1226 
	`èskEXIT_CRITICAL
();

1228 if–
pxTCB
 =
pxCuºítTCB
 )

1230 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

1233 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 == 0 );

1234 
	`p‹tYIELD_WITHIN_API
();

1241 if–
	`li°CURRENT_LIST_LENGTH
–&
xSu•ídedTaskLi°
 ) =
uxCuºítNumbîOfTasks
 )

1247 
pxCuºítTCB
 = 
NULL
;

1251 
	`vTaskSwôchC⁄ãxt
();

1257 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

1262 
	`¥vRe£tNextTaskUnblockTime
();

1266 
	`mtCOVERAGE_TEST_MARKER
();

1269 
	}
}

1274 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1276 
Ba£Ty≥_t
 
	$¥vTaskIsTaskSu•íded
–c⁄° 
TaskH™dÀ_t
 
xTask
 )

1278 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFALSE
;

1279 c⁄° 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
xTask
;

1285 
	`c⁄figASSERT
–
xTask
 );

1288 if–
	`li°IS_CONTAINED_WITHIN
–&
xSu•ídedTaskLi°
, &–
pxTCB
->
xGíîicLi°Iãm
 ) ) !
pdFALSE
 )

1291 if–
	`li°IS_CONTAINED_WITHIN
–&
xPídögRódyLi°
, &–
pxTCB
->
xEvítLi°Iãm
 ) ) =
pdFALSE
 )

1295 if–
	`li°IS_CONTAINED_WITHIN
–
NULL
, &–
pxTCB
->
xEvítLi°Iãm
 ) ) !
pdFALSE
 )

1297 
xRëu∫
 = 
pdTRUE
;

1301 
	`mtCOVERAGE_TEST_MARKER
();

1306 
	`mtCOVERAGE_TEST_MARKER
();

1311 
	`mtCOVERAGE_TEST_MARKER
();

1314  
xRëu∫
;

1315 
	}
}

1320 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1322 
	$vTaskResume
–
TaskH™dÀ_t
 
xTaskToResume
 )

1324 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
xTaskToResume
;

1327 
	`c⁄figASSERT
–
xTaskToResume
 );

1331 if––
pxTCB
 !
NULL
 ) && (ÖxTCB !
pxCuºítTCB
 ) )

1333 
	`èskENTER_CRITICAL
();

1335 if–
	`¥vTaskIsTaskSu•íded
–
pxTCB
 ) =
pdTRUE
 )

1337 
	`åa˚TASK_RESUME
–
pxTCB
 );

1341 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1342 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

1345 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1350 
	`èskYIELD_IF_USING_PREEMPTION
();

1354 
	`mtCOVERAGE_TEST_MARKER
();

1359 
	`mtCOVERAGE_TEST_MARKER
();

1362 
	`èskEXIT_CRITICAL
();

1366 
	`mtCOVERAGE_TEST_MARKER
();

1368 
	}
}

1374 #i‡––
INCLUDE_xTaskResumeFromISR
 =1 ) && ( 
INCLUDE_vTaskSu•íd
 == 1 ) )

1376 
Ba£Ty≥_t
 
	$xTaskResumeFromISR
–
TaskH™dÀ_t
 
xTaskToResume
 )

1378 
Ba£Ty≥_t
 
xYõldRequúed
 = 
pdFALSE
;

1379 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
xTaskToResume
;

1380 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

1382 
	`c⁄figASSERT
–
xTaskToResume
 );

1400 
	`p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1402 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

1404 if–
	`¥vTaskIsTaskSu•íded
–
pxTCB
 ) =
pdTRUE
 )

1406 
	`åa˚TASK_RESUME_FROM_ISR
–
pxTCB
 );

1409 if–
uxScheduÀrSu•íded
 =–
UBa£Ty≥_t
 ) 
pdFALSE
 )

1413 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1415 
xYõldRequúed
 = 
pdTRUE
;

1419 
	`mtCOVERAGE_TEST_MARKER
();

1422 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1423 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

1430 
	`vLi°In£πEnd
–&–
xPídögRódyLi°
 ), &–
pxTCB
->
xEvítLi°Iãm
 ) );

1435 
	`mtCOVERAGE_TEST_MARKER
();

1438 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

1440  
xYõldRequúed
;

1441 
	}
}

1446 
	$vTaskSèπScheduÀr
( )

1448 
Ba£Ty≥_t
 
xRëu∫
;

1451 #i‡–
INCLUDE_xTaskGëIdÀTaskH™dÀ
 == 1 )

1455 
xRëu∫
 = 
	`xTaskCª©e
–
¥vIdÀTask
, "IDLE", 
tskIDLE_STACK_SIZE
, ( * ) 
NULL
, ( 
tskIDLE_PRIORITY
 | 
p‹tPRIVILEGE_BIT
 ), &
xIdÀTaskH™dÀ
 );

1460 
xRëu∫
 = 
	`xTaskCª©e
–
¥vIdÀTask
, "IDLE", 
tskIDLE_STACK_SIZE
, ( * ) 
NULL
, ( 
tskIDLE_PRIORITY
 | 
p‹tPRIVILEGE_BIT
 ), NULL );

1464 #i‡–
c⁄figUSE_TIMERS
 == 1 )

1466 if–
xRëu∫
 =
pdPASS
 )

1468 
xRëu∫
 = 
	`xTimîCª©eTimîTask
();

1472 
	`mtCOVERAGE_TEST_MARKER
();

1477 if–
xRëu∫
 =
pdPASS
 )

1484 
	`p‹tDISABLE_INTERRUPTS
();

1486 #i‡–
c⁄figUSE_NEWLIB_REENTRANT
 == 1 )

1490 
_impuª_±r
 = &–
pxCuºítTCB
->
xNewLib_ªít
 );

1494 
xScheduÀrRu¬ög
 = 
pdTRUE
;

1495 
xTickCou¡
 = ( 
TickTy≥_t
 ) 0U;

1500 
	`p‹tCONFIGURE_TIMER_FOR_RUN_TIME_STATS
();

1504 if–
	`xP‹tSèπScheduÀr
(Ë!
pdFALSE
 )

1519 
	`c⁄figASSERT
–
xRëu∫
 );

1521 
	}
}

1524 
	$vTaskEndScheduÀr
( )

1529 
	`p‹tDISABLE_INTERRUPTS
();

1530 
xScheduÀrRu¬ög
 = 
pdFALSE
;

1531 
	`vP‹tEndScheduÀr
();

1532 
	}
}

1535 
	$vTaskSu•ídAŒ
( )

1541 ++
uxScheduÀrSu•íded
;

1542 
	}
}

1545 #i‡–
c⁄figUSE_TICKLESS_IDLE
 != 0 )

1547 
TickTy≥_t
 
	$¥vGëEx≥˘edIdÀTime
( )

1549 
TickTy≥_t
 
xRëu∫
;

1551 if–
pxCuºítTCB
->
uxPri‹ôy
 > 
tskIDLE_PRIORITY
 )

1553 
xRëu∫
 = 0;

1555 if–
	`li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ 
tskIDLE_PRIORITY
 ] ) ) > 1 )

1560 
xRëu∫
 = 0;

1564 
xRëu∫
 = 
xNextTaskUnblockTime
 - 
xTickCou¡
;

1567  
xRëu∫
;

1568 
	}
}

1573 
Ba£Ty≥_t
 
	$xTaskResumeAŒ
( )

1575 
TCB_t
 *
pxTCB
;

1576 
Ba£Ty≥_t
 
xAÃódyYõlded
 = 
pdFALSE
;

1580 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 );

1587 
	`èskENTER_CRITICAL
();

1589 --
uxScheduÀrSu•íded
;

1591 if–
uxScheduÀrSu•íded
 =–
UBa£Ty≥_t
 ) 
pdFALSE
 )

1593 if–
uxCuºítNumbîOfTasks
 > ( 
UBa£Ty≥_t
 ) 0U )

1597  
	`li°LIST_IS_EMPTY
–&
xPídögRódyLi°
 ) =
pdFALSE
 )

1599 
pxTCB
 = ( 
TCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
––&
xPídögRódyLi°
 ) );

1600 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

1601 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1602 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

1606 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1608 
xYõldPídög
 = 
pdTRUE
;

1612 
	`mtCOVERAGE_TEST_MARKER
();

1620 if–
uxPídedTicks
 > ( 
UBa£Ty≥_t
 ) 0U )

1622  
uxPídedTicks
 > ( 
UBa£Ty≥_t
 ) 0U )

1624 if–
	`xTaskIn¸emítTick
(Ë!
pdFALSE
 )

1626 
xYõldPídög
 = 
pdTRUE
;

1630 
	`mtCOVERAGE_TEST_MARKER
();

1632 --
uxPídedTicks
;

1637 
	`mtCOVERAGE_TEST_MARKER
();

1640 if–
xYõldPídög
 =
pdTRUE
 )

1642 #if–
c⁄figUSE_PREEMPTION
 != 0 )

1644 
xAÃódyYõlded
 = 
pdTRUE
;

1647 
	`èskYIELD_IF_USING_PREEMPTION
();

1651 
	`mtCOVERAGE_TEST_MARKER
();

1657 
	`mtCOVERAGE_TEST_MARKER
();

1660 
	`èskEXIT_CRITICAL
();

1662  
xAÃódyYõlded
;

1663 
	}
}

1666 
TickTy≥_t
 
	$xTaskGëTickCou¡
( )

1668 
TickTy≥_t
 
xTicks
;

1671 
	`èskENTER_CRITICAL
();

1673 
xTicks
 = 
xTickCou¡
;

1675 
	`èskEXIT_CRITICAL
();

1677  
xTicks
;

1678 
	}
}

1681 
TickTy≥_t
 
	$xTaskGëTickCou¡FromISR
( )

1683 
TickTy≥_t
 
xRëu∫
;

1684 
UBa£Ty≥_t
 
uxSavedI¡îru±Sètus
;

1700 
	`p‹tASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1702 
uxSavedI¡îru±Sètus
 = 
	`p‹tSET_INTERRUPT_MASK_FROM_ISR
();

1704 
xRëu∫
 = 
xTickCou¡
;

1706 
	`p‹tCLEAR_INTERRUPT_MASK_FROM_ISR
–
uxSavedI¡îru±Sètus
 );

1708  
xRëu∫
;

1709 
	}
}

1712 
UBa£Ty≥_t
 
	$uxTaskGëNumbîOfTasks
( )

1716  
uxCuºítNumbîOfTasks
;

1717 
	}
}

1720 #i‡–
INCLUDE_pcTaskGëTaskName
 == 1 )

1722 *
	$pcTaskGëTaskName
–
TaskH™dÀ_t
 
xTaskToQuîy
 )

1724 
TCB_t
 *
pxTCB
;

1727 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTaskToQuîy
 );

1728 
	`c⁄figASSERT
–
pxTCB
 );

1729  &–
pxTCB
->
pcTaskName
[ 0 ] );

1730 
	}
}

1735 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

1737 
UBa£Ty≥_t
 
	$uxTaskGëSy°emSèã
–
TaskSètus_t
 * c⁄° 
pxTaskSètusAºay
, c⁄° 
UBa£Ty≥_t
 
uxAºaySize
, 
uöt32_t
 * c⁄° 
pulTŸÆRunTime
 )

1739 
UBa£Ty≥_t
 
uxTask
 = 0, 
uxQueue
 = 
c⁄figMAX_PRIORITIES
;

1741 
	`vTaskSu•ídAŒ
();

1744 if–
uxAºaySize
 >
uxCuºítNumbîOfTasks
 )

1750 
uxQueue
--;

1751 
uxTask
 +
	`¥vLi°TaskWôhöSögÀLi°
–&–
pxTaskSètusAºay
[ uxTask ] ), &–
pxRódyTasksLi°s
[ 
uxQueue
 ] ), 
eRódy
 );

1753 }  
uxQueue
 > ( 
UBa£Ty≥_t
 ) 
tskIDLE_PRIORITY
 );

1757 
uxTask
 +
	`¥vLi°TaskWôhöSögÀLi°
–&–
pxTaskSètusAºay
[ uxTask ] ), ( 
Li°_t
 * ) 
pxDñayedTaskLi°
, 
eBlocked
 );

1758 
uxTask
 +
	`¥vLi°TaskWôhöSögÀLi°
–&–
pxTaskSètusAºay
[ uxTask ] ), ( 
Li°_t
 * ) 
pxOvîÊowDñayedTaskLi°
, 
eBlocked
 );

1760 #if–
INCLUDE_vTaskDñëe
 == 1 )

1764 
uxTask
 +
	`¥vLi°TaskWôhöSögÀLi°
–&–
pxTaskSètusAºay
[ uxTask ] ), &
xTasksWaôögTîmö©i⁄
, 
eDñëed
 );

1768 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

1772 
uxTask
 +
	`¥vLi°TaskWôhöSögÀLi°
–&–
pxTaskSètusAºay
[ uxTask ] ), &
xSu•ídedTaskLi°
, 
eSu•íded
 );

1773 
	}
}

1776 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1)

1778 if–
	gpulTŸÆRunTime
 !
NULL
 )

1780 #ifde‡
p‹tALT_GET_RUN_TIME_COUNTER_VALUE


1781 
p‹tALT_GET_RUN_TIME_COUNTER_VALUE
––*
pulTŸÆRunTime
 ) );

1783 *
	gpulTŸÆRunTime
 = 
p‹tGET_RUN_TIME_COUNTER_VALUE
();

1789 if–
	gpulTŸÆRunTime
 !
NULL
 )

1791 *
pulTŸÆRunTime
 = 0;

1798 
mtCOVERAGE_TEST_MARKER
();

1801 –Ë
xTaskResumeAŒ
();

1803  
	guxTask
;

1809 #i‡–
INCLUDE_xTaskGëIdÀTaskH™dÀ
 == 1 )

1811 
TaskH™dÀ_t
 
	$xTaskGëIdÀTaskH™dÀ
( )

1815 
	`c⁄figASSERT
––
xIdÀTaskH™dÀ
 !
NULL
 ) );

1816  
xIdÀTaskH™dÀ
;

1817 
	}
}

1826 #i‡–
c⁄figUSE_TICKLESS_IDLE
 != 0 )

1828 
	$vTaskSãpTick
–c⁄° 
TickTy≥_t
 
xTicksToJump
 )

1833 
	`c⁄figASSERT
––
xTickCou¡
 + 
xTicksToJump
 ) <
xNextTaskUnblockTime
 );

1834 
xTickCou¡
 +
xTicksToJump
;

1835 
	`åa˚INCREASE_TICK_COUNT
–
xTicksToJump
 );

1836 
	}
}

1841 
Ba£Ty≥_t
 
	$xTaskIn¸emítTick
( )

1843 
TCB_t
 * 
pxTCB
;

1844 
TickTy≥_t
 
xIãmVÆue
;

1845 
Ba£Ty≥_t
 
xSwôchRequúed
 = 
pdFALSE
;

1850 
	`åa˚TASK_INCREMENT_TICK
–
xTickCou¡
 );

1851 if–
uxScheduÀrSu•íded
 =–
UBa£Ty≥_t
 ) 
pdFALSE
 )

1855 ++
xTickCou¡
;

1860 c⁄° 
TickTy≥_t
 
xC⁄°TickCou¡
 = 
xTickCou¡
;

1862 if–
xC⁄°TickCou¡
 =–
TickTy≥_t
 ) 0U )

1864 
	`èskSWITCH_DELAYED_LISTS
();

1868 
	`mtCOVERAGE_TEST_MARKER
();

1875 if–
xC⁄°TickCou¡
 >
xNextTaskUnblockTime
 )

1879 if–
	`li°LIST_IS_EMPTY
–
pxDñayedTaskLi°
 ) !
pdFALSE
 )

1886 
xNextTaskUnblockTime
 = 
p‹tMAX_DELAY
;

1895 
pxTCB
 = ( 
TCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxDñayedTaskLi°
 );

1896 
xIãmVÆue
 = 
	`li°GET_LIST_ITEM_VALUE
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1898 if–
xC⁄°TickCou¡
 < 
xIãmVÆue
 )

1905 
xNextTaskUnblockTime
 = 
xIãmVÆue
;

1910 
	`mtCOVERAGE_TEST_MARKER
();

1914 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

1918 if–
	`li°LIST_ITEM_CONTAINER
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) !
NULL
 )

1920 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

1924 
	`mtCOVERAGE_TEST_MARKER
();

1929 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

1933 #i‡–
c⁄figUSE_PREEMPTION
 == 1 )

1939 if–
pxTCB
->
uxPri‹ôy
 >
pxCuºítTCB
->uxPriority )

1941 
xSwôchRequúed
 = 
pdTRUE
;

1945 
	`mtCOVERAGE_TEST_MARKER
();

1957 #i‡––
c⁄figUSE_PREEMPTION
 =1 ) && ( 
c⁄figUSE_TIME_SLICING
 == 1 ) )

1959 if–
	`li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ 
pxCuºítTCB
->
uxPri‹ôy
 ] ) ) > ( 
UBa£Ty≥_t
 ) 1 )

1961 
xSwôchRequúed
 = 
pdTRUE
;

1965 
	`mtCOVERAGE_TEST_MARKER
();

1970 #i‡–
c⁄figUSE_TICK_HOOK
 == 1 )

1974 if–
uxPídedTicks
 =–
UBa£Ty≥_t
 ) 0U )

1976 
	`vAµliˇti⁄TickHook
();

1980 
	`mtCOVERAGE_TEST_MARKER
();

1987 ++
uxPídedTicks
;

1991 #i‡–
c⁄figUSE_TICK_HOOK
 == 1 )

1993 
	`vAµliˇti⁄TickHook
();

1998 #i‡–
c⁄figUSE_PREEMPTION
 == 1 )

2000 if–
xYõldPídög
 !
pdFALSE
 )

2002 
xSwôchRequúed
 = 
pdTRUE
;

2006 
	`mtCOVERAGE_TEST_MARKER
();

2011  
xSwôchRequúed
;

2012 
	}
}

2015 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

2017 
	$vTaskSëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
, 
TaskHookFun˘i⁄_t
 
pxHookFun˘i⁄
 )

2019 
TCB_t
 *
xTCB
;

2023 if–
xTask
 =
NULL
 )

2025 
xTCB
 = ( 
TCB_t
 * ) 
pxCuºítTCB
;

2029 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2034 
	`èskENTER_CRITICAL
();

2035 
xTCB
->
pxTaskTag
 = 
pxHookFun˘i⁄
;

2036 
	`èskEXIT_CRITICAL
();

2037 
	}
}

2042 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

2044 
TaskHookFun˘i⁄_t
 
	$xTaskGëAµliˇti⁄TaskTag
–
TaskH™dÀ_t
 
xTask
 )

2046 
TCB_t
 *
xTCB
;

2047 
TaskHookFun˘i⁄_t
 
xRëu∫
;

2050 if–
xTask
 =
NULL
 )

2052 
xTCB
 = ( 
TCB_t
 * ) 
pxCuºítTCB
;

2056 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2061 
	`èskENTER_CRITICAL
();

2063 
xRëu∫
 = 
xTCB
->
pxTaskTag
;

2065 
	`èskEXIT_CRITICAL
();

2067  
xRëu∫
;

2068 
	}
}

2073 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

2075 
Ba£Ty≥_t
 
	$xTaskCÆlAµliˇti⁄TaskHook
–
TaskH™dÀ_t
 
xTask
, *
pvP¨amëî
 )

2077 
TCB_t
 *
xTCB
;

2078 
Ba£Ty≥_t
 
xRëu∫
;

2081 if–
xTask
 =
NULL
 )

2083 
xTCB
 = ( 
TCB_t
 * ) 
pxCuºítTCB
;

2087 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2090 if–
xTCB
->
pxTaskTag
 !
NULL
 )

2092 
xRëu∫
 = 
xTCB
->
	`pxTaskTag
–
pvP¨amëî
 );

2096 
xRëu∫
 = 
pdFAIL
;

2099  
xRëu∫
;

2100 
	}
}

2105 
	$vTaskSwôchC⁄ãxt
( )

2107 if–
uxScheduÀrSu•íded
 !–
UBa£Ty≥_t
 ) 
pdFALSE
 )

2111 
xYõldPídög
 = 
pdTRUE
;

2115 
xYõldPídög
 = 
pdFALSE
;

2116 
	`åa˚TASK_SWITCHED_OUT
();

2118 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

2120 #ifde‡
p‹tALT_GET_RUN_TIME_COUNTER_VALUE


2121 
	`p‹tALT_GET_RUN_TIME_COUNTER_VALUE
–
ulTŸÆRunTime
 );

2123 
ulTŸÆRunTime
 = 
	`p‹tGET_RUN_TIME_COUNTER_VALUE
();

2133 if–
ulTŸÆRunTime
 > 
ulTaskSwôchedInTime
 )

2135 
pxCuºítTCB
->
ulRunTimeCou¡î
 +–
ulTŸÆRunTime
 - 
ulTaskSwôchedInTime
 );

2139 
	`mtCOVERAGE_TEST_MARKER
();

2141 
ulTaskSwôchedInTime
 = 
ulTŸÆRunTime
;

2145 
	`èskFIRST_CHECK_FOR_STACK_OVERFLOW
();

2146 
	`èskSECOND_CHECK_FOR_STACK_OVERFLOW
();

2148 
	`èskSELECT_HIGHEST_PRIORITY_TASK
();

2150 
	`åa˚TASK_SWITCHED_IN
();

2152 #i‡–
c⁄figUSE_NEWLIB_REENTRANT
 == 1 )

2156 
_impuª_±r
 = &–
pxCuºítTCB
->
xNewLib_ªít
 );

2160 
	}
}

2163 
	$vTaskPœ˚OnEvítLi°
–
Li°_t
 * c⁄° 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xTicksToWaô
 )

2165 
TickTy≥_t
 
xTimeToWake
;

2167 
	`c⁄figASSERT
–
pxEvítLi°
 );

2176 
	`vLi°In£π
–
pxEvítLi°
, &–
pxCuºítTCB
->
xEvítLi°Iãm
 ) );

2181 if–
	`uxLi°Remove
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

2185 
	`p‹tRESET_READY_PRIORITY
–
pxCuºítTCB
->
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 );

2189 
	`mtCOVERAGE_TEST_MARKER
();

2192 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

2194 if–
xTicksToWaô
 =
p‹tMAX_DELAY
 )

2199 
	`vLi°In£πEnd
–&
xSu•ídedTaskLi°
, &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

2206 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

2207 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

2215 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

2216 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

2219 
	}
}

2222 
	$vTaskPœ˚OnUn‹dîedEvítLi°
–
Li°_t
 * 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xIãmVÆue
, c⁄° TickTy≥_à
xTicksToWaô
 )

2224 
TickTy≥_t
 
xTimeToWake
;

2226 
	`c⁄figASSERT
–
pxEvítLi°
 );

2230 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 != 0 );

2235 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xEvítLi°Iãm
 ), 
xIãmVÆue
 | 
èskEVENT_LIST_ITEM_VALUE_IN_USE
 );

2242 
	`vLi°In£πEnd
–
pxEvítLi°
, &–
pxCuºítTCB
->
xEvítLi°Iãm
 ) );

2247 if–
	`uxLi°Remove
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

2251 
	`p‹tRESET_READY_PRIORITY
–
pxCuºítTCB
->
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 );

2255 
	`mtCOVERAGE_TEST_MARKER
();

2258 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

2260 if–
xTicksToWaô
 =
p‹tMAX_DELAY
 )

2265 
	`vLi°In£πEnd
–&
xSu•ídedTaskLi°
, &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

2272 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

2273 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

2281 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

2282 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

2285 
	}
}

2288 #i‡
c⁄figUSE_TIMERS
 == 1

2290 
	$vTaskPœ˚OnEvítLi°Re°ri˘ed
–
Li°_t
 * c⁄° 
pxEvítLi°
, c⁄° 
TickTy≥_t
 
xTicksToWaô
 )

2292 
TickTy≥_t
 
xTimeToWake
;

2294 
	`c⁄figASSERT
–
pxEvítLi°
 );

2306 
	`vLi°In£πEnd
–
pxEvítLi°
, &–
pxCuºítTCB
->
xEvítLi°Iãm
 ) );

2311 if–
	`uxLi°Remove
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

2315 
	`p‹tRESET_READY_PRIORITY
–
pxCuºítTCB
->
uxPri‹ôy
, 
uxT›RódyPri‹ôy
 );

2319 
	`mtCOVERAGE_TEST_MARKER
();

2324 
xTimeToWake
 = 
xTickCou¡
 + 
xTicksToWaô
;

2326 
	`åa˚TASK_DELAY_UNTIL
();

2327 
	`¥vAddCuºítTaskToDñayedLi°
–
xTimeToWake
 );

2328 
	}
}

2333 
Ba£Ty≥_t
 
	$xTaskRemoveFromEvítLi°
–c⁄° 
Li°_t
 * c⁄° 
pxEvítLi°
 )

2335 
TCB_t
 *
pxUnblockedTCB
;

2336 
Ba£Ty≥_t
 
xRëu∫
;

2351 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxEvítLi°
 );

2352 
	`c⁄figASSERT
–
pxUnblockedTCB
 );

2353 –Ë
	`uxLi°Remove
–&–
pxUnblockedTCB
->
xEvítLi°Iãm
 ) );

2355 if–
uxScheduÀrSu•íded
 =–
UBa£Ty≥_t
 ) 
pdFALSE
 )

2357 –Ë
	`uxLi°Remove
–&–
pxUnblockedTCB
->
xGíîicLi°Iãm
 ) );

2358 
	`¥vAddTaskToRódyLi°
–
pxUnblockedTCB
 );

2364 
	`vLi°In£πEnd
–&–
xPídögRódyLi°
 ), &–
pxUnblockedTCB
->
xEvítLi°Iãm
 ) );

2367 if–
pxUnblockedTCB
->
uxPri‹ôy
 > 
pxCuºítTCB
->uxPriority )

2372 
xRëu∫
 = 
pdTRUE
;

2376 
xYõldPídög
 = 
pdTRUE
;

2380 
xRëu∫
 = 
pdFALSE
;

2383  
xRëu∫
;

2384 
	}
}

2387 
Ba£Ty≥_t
 
	$xTaskRemoveFromUn‹dîedEvítLi°
–
Li°Iãm_t
 * 
pxEvítLi°Iãm
, c⁄° 
TickTy≥_t
 
xIãmVÆue
 )

2389 
TCB_t
 *
pxUnblockedTCB
;

2390 
Ba£Ty≥_t
 
xRëu∫
;

2394 
	`c⁄figASSERT
–
uxScheduÀrSu•íded
 !
pdFALSE
 );

2397 
	`li°SET_LIST_ITEM_VALUE
–
pxEvítLi°Iãm
, 
xIãmVÆue
 | 
èskEVENT_LIST_ITEM_VALUE_IN_USE
 );

2401 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li°GET_LIST_ITEM_OWNER
–
pxEvítLi°Iãm
 );

2402 
	`c⁄figASSERT
–
pxUnblockedTCB
 );

2403 –Ë
	`uxLi°Remove
–
pxEvítLi°Iãm
 );

2408 –Ë
	`uxLi°Remove
–&–
pxUnblockedTCB
->
xGíîicLi°Iãm
 ) );

2409 
	`¥vAddTaskToRódyLi°
–
pxUnblockedTCB
 );

2411 if–
pxUnblockedTCB
->
uxPri‹ôy
 > 
pxCuºítTCB
->uxPriority )

2417 
xRëu∫
 = 
pdTRUE
;

2421 
xYõldPídög
 = 
pdTRUE
;

2425 
xRëu∫
 = 
pdFALSE
;

2428  
xRëu∫
;

2429 
	}
}

2432 
	$vTaskSëTimeOutSèã
–
TimeOut_t
 * c⁄° 
pxTimeOut
 )

2434 
	`c⁄figASSERT
–
pxTimeOut
 );

2435 
pxTimeOut
->
xOvîÊowCou¡
 = 
xNumOfOvîÊows
;

2436 
pxTimeOut
->
xTimeOnE¡îög
 = 
xTickCou¡
;

2437 
	}
}

2440 
Ba£Ty≥_t
 
	$xTaskCheckF‹TimeOut
–
TimeOut_t
 * c⁄° 
pxTimeOut
, 
TickTy≥_t
 * c⁄° 
pxTicksToWaô
 )

2442 
Ba£Ty≥_t
 
xRëu∫
;

2444 
	`c⁄figASSERT
–
pxTimeOut
 );

2445 
	`c⁄figASSERT
–
pxTicksToWaô
 );

2447 
	`èskENTER_CRITICAL
();

2450 c⁄° 
TickTy≥_t
 
xC⁄°TickCou¡
 = 
xTickCou¡
;

2452 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

2456 if–*
pxTicksToWaô
 =
p‹tMAX_DELAY
 )

2458 
xRëu∫
 = 
pdFALSE
;

2463 if––
xNumOfOvîÊows
 !
pxTimeOut
->
xOvîÊowCou¡
 ) && ( 
xC⁄°TickCou¡
 >pxTimeOut->
xTimeOnE¡îög
 ) )

2469 
xRëu∫
 = 
pdTRUE
;

2471 if––
xC⁄°TickCou¡
 - 
pxTimeOut
->
xTimeOnE¡îög
 ) < *
pxTicksToWaô
 )

2474 *
pxTicksToWaô
 -–
xC⁄°TickCou¡
 - 
pxTimeOut
->
xTimeOnE¡îög
 );

2475 
	`vTaskSëTimeOutSèã
–
pxTimeOut
 );

2476 
xRëu∫
 = 
pdFALSE
;

2480 
xRëu∫
 = 
pdTRUE
;

2483 
	`èskEXIT_CRITICAL
();

2485  
xRëu∫
;

2486 
	}
}

2489 
	$vTaskMis£dYõld
( )

2491 
xYõldPídög
 = 
pdTRUE
;

2492 
	}
}

2495 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

2497 
UBa£Ty≥_t
 
	$uxTaskGëTaskNumbî
–
TaskH™dÀ_t
 
xTask
 )

2499 
UBa£Ty≥_t
 
uxRëu∫
;

2500 
TCB_t
 *
pxTCB
;

2502 if–
xTask
 !
NULL
 )

2504 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

2505 
uxRëu∫
 = 
pxTCB
->
uxTaskNumbî
;

2509 
uxRëu∫
 = 0U;

2512  
uxRëu∫
;

2513 
	}
}

2518 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

2520 
	$vTaskSëTaskNumbî
–
TaskH™dÀ_t
 
xTask
, c⁄° 
UBa£Ty≥_t
 
uxH™dÀ
 )

2522 
TCB_t
 *
pxTCB
;

2524 if–
xTask
 !
NULL
 )

2526 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

2527 
pxTCB
->
uxTaskNumbî
 = 
uxH™dÀ
;

2529 
	}
}

2544 
	$p‹tTASK_FUNCTION
–
¥vIdÀTask
, 
pvP¨amëîs
 )

2547 –Ë
pvP¨amëîs
;

2552 
	`¥vCheckTasksWaôögTîmö©i⁄
();

2554 #i‡–
c⁄figUSE_PREEMPTION
 == 0 )

2560 
	`èskYIELD
();

2564 #i‡––
c⁄figUSE_PREEMPTION
 =1 ) && ( 
c⁄figIDLE_SHOULD_YIELD
 == 1 ) )

2575 if–
	`li°CURRENT_LIST_LENGTH
–&–
pxRódyTasksLi°s
[ 
tskIDLE_PRIORITY
 ] ) ) > ( 
UBa£Ty≥_t
 ) 1 )

2577 
	`èskYIELD
();

2581 
	`mtCOVERAGE_TEST_MARKER
();

2586 #i‡–
c⁄figUSE_IDLE_HOOK
 == 1 )

2588 
	`vAµliˇti⁄IdÀHook
( );

2595 
	`vAµliˇti⁄IdÀHook
();

2603 #i‡–
c⁄figUSE_TICKLESS_IDLE
 != 0 )

2605 
TickTy≥_t
 
xEx≥˘edIdÀTime
;

2612 
xEx≥˘edIdÀTime
 = 
	`¥vGëEx≥˘edIdÀTime
();

2614 if–
xEx≥˘edIdÀTime
 >
c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

2616 
	`vTaskSu•ídAŒ
();

2621 
	`c⁄figASSERT
–
xNextTaskUnblockTime
 >
xTickCou¡
 );

2622 
xEx≥˘edIdÀTime
 = 
	`¥vGëEx≥˘edIdÀTime
();

2624 if–
xEx≥˘edIdÀTime
 >
c⁄figEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

2626 
	`åa˚LOW_POWER_IDLE_BEGIN
();

2627 
	`p‹tSUPPRESS_TICKS_AND_SLEEP
–
xEx≥˘edIdÀTime
 );

2628 
	`åa˚LOW_POWER_IDLE_END
();

2632 
	`mtCOVERAGE_TEST_MARKER
();

2635 –Ë
	`xTaskResumeAŒ
();

2639 
	`mtCOVERAGE_TEST_MARKER
();

2644 
	}
}

2647 #i‡
c⁄figUSE_TICKLESS_IDLE
 != 0

2649 
eSÀïModeSètus
 
	$eTaskC⁄fúmSÀïModeSètus
( )

2651 
eSÀïModeSètus
 
eRëu∫
 = 
eSènd¨dSÀï
;

2653 if–
	`li°CURRENT_LIST_LENGTH
–&
xPídögRódyLi°
 ) != 0 )

2656 
eRëu∫
 = 
eAb‹tSÀï
;

2658 if–
xYõldPídög
 !
pdFALSE
 )

2661 
eRëu∫
 = 
eAb‹tSÀï
;

2665 #i‡
c⁄figUSE_TIMERS
 == 0

2668 c⁄° 
UBa£Ty≥_t
 
uxN⁄Aµliˇti⁄Tasks
 = 1;

2674 if–
	`li°CURRENT_LIST_LENGTH
–&
xSu•ídedTaskLi°
 ) =–
uxCuºítNumbîOfTasks
 - 
uxN⁄Aµliˇti⁄Tasks
 ) )

2676 
eRëu∫
 = 
eNoTasksWaôögTimeout
;

2680 
	`mtCOVERAGE_TEST_MARKER
();

2686  
eRëu∫
;

2687 
	}
}

2691 
	$¥vInôüli£TCBV¨übÀs
–
TCB_t
 * c⁄° 
pxTCB
, c⁄° * c⁄° 
pcName
, 
UBa£Ty≥_t
 
uxPri‹ôy
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
, c⁄° 
uöt16_t
 
usSèckDïth
 )

2693 
UBa£Ty≥_t
 
x
;

2696  
x
 = ( 
UBa£Ty≥_t
 ) 0; x < ( UBa£Ty≥_àË
c⁄figMAX_TASK_NAME_LEN
; x++ )

2698 
pxTCB
->
pcTaskName
[ 
x
 ] = 
pcName
[ x ];

2703 if–
pcName
[ 
x
 ] == 0x00 )

2709 
	`mtCOVERAGE_TEST_MARKER
();

2715 
pxTCB
->
pcTaskName
[ 
c⁄figMAX_TASK_NAME_LEN
 - 1 ] = '\0';

2719 if–
uxPri‹ôy
 >–
UBa£Ty≥_t
 ) 
c⁄figMAX_PRIORITIES
 )

2721 
uxPri‹ôy
 = ( 
UBa£Ty≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

2725 
	`mtCOVERAGE_TEST_MARKER
();

2728 
pxTCB
->
uxPri‹ôy
 = uxPriority;

2729 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

2731 
pxTCB
->
uxBa£Pri‹ôy
 = 
uxPri‹ôy
;

2735 
	`vLi°Inôüli£Iãm
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

2736 
	`vLi°Inôüli£Iãm
–&–
pxTCB
->
xEvítLi°Iãm
 ) );

2740 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTCB
->
xGíîicLi°Iãm
 ),ÖxTCB );

2743 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), ( 
TickTy≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( TickTy≥_àË
uxPri‹ôy
 );

2744 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTCB
->
xEvítLi°Iãm
 ),ÖxTCB );

2746 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

2748 
pxTCB
->
uxCrôiˇlNe°ög
 = ( 
UBa£Ty≥_t
 ) 0U;

2752 #i‡–
c⁄figUSE_APPLICATION_TASK_TAG
 == 1 )

2754 
pxTCB
->
pxTaskTag
 = 
NULL
;

2758 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

2760 
pxTCB
->
ulRunTimeCou¡î
 = 0UL;

2764 #i‡–
p‹tUSING_MPU_WRAPPERS
 == 1 )

2766 
	`vP‹tSt‹eTaskMPUSëtögs
–&–
pxTCB
->
xMPUSëtögs
 ), 
xRegi⁄s
,ÖxTCB->
pxSèck
, 
usSèckDïth
 );

2770 –Ë
xRegi⁄s
;

2771 –Ë
usSèckDïth
;

2775 #i‡–
c⁄figUSE_NEWLIB_REENTRANT
 == 1 )

2778 
	`_REENT_INIT_PTR
––&–
pxTCB
->
xNewLib_ªít
 ) ) );

2781 
	}
}

2784 #i‡–
p‹tUSING_MPU_WRAPPERS
 == 1 )

2786 
	$vTaskAŒoˇãMPURegi⁄s
–
TaskH™dÀ_t
 
xTaskToModify
, c⁄° 
Mem‹yRegi⁄_t
 * c⁄° 
xRegi⁄s
 )

2788 
TCB_t
 *
pxTCB
;

2791 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTaskToModify
 );

2793 
	`vP‹tSt‹eTaskMPUSëtögs
–&–
pxTCB
->
xMPUSëtögs
 ), 
xRegi⁄s
, 
NULL
, 0 );

2794 
	}
}

2799 
	$¥vInôüli£TaskLi°s
( )

2801 
UBa£Ty≥_t
 
uxPri‹ôy
;

2803  
uxPri‹ôy
 = ( 
UBa£Ty≥_t
 ) 0U; uxPri‹ôy < ( UBa£Ty≥_àË
c⁄figMAX_PRIORITIES
; uxPriority++ )

2805 
	`vLi°Inôüli£
–&–
pxRódyTasksLi°s
[ 
uxPri‹ôy
 ] ) );

2808 
	`vLi°Inôüli£
–&
xDñayedTaskLi°1
 );

2809 
	`vLi°Inôüli£
–&
xDñayedTaskLi°2
 );

2810 
	`vLi°Inôüli£
–&
xPídögRódyLi°
 );

2812 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

2814 
	`vLi°Inôüli£
–&
xTasksWaôögTîmö©i⁄
 );

2818 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

2820 
	`vLi°Inôüli£
–&
xSu•ídedTaskLi°
 );

2826 
pxDñayedTaskLi°
 = &
xDñayedTaskLi°1
;

2827 
pxOvîÊowDñayedTaskLi°
 = &
xDñayedTaskLi°2
;

2828 
	}
}

2831 
	$¥vCheckTasksWaôögTîmö©i⁄
( )

2833 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

2835 
Ba£Ty≥_t
 
xLi°IsEm±y
;

2839  
uxTasksDñëed
 > ( 
UBa£Ty≥_t
 ) 0U )

2841 
	`vTaskSu•ídAŒ
();

2843 
xLi°IsEm±y
 = 
	`li°LIST_IS_EMPTY
–&
xTasksWaôögTîmö©i⁄
 );

2845 –Ë
	`xTaskResumeAŒ
();

2847 if–
xLi°IsEm±y
 =
pdFALSE
 )

2849 
TCB_t
 *
pxTCB
;

2851 
	`èskENTER_CRITICAL
();

2853 
pxTCB
 = ( 
TCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
––&
xTasksWaôögTîmö©i⁄
 ) );

2854 –Ë
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) );

2855 --
uxCuºítNumbîOfTasks
;

2856 --
uxTasksDñëed
;

2858 
	`èskEXIT_CRITICAL
();

2860 
	`¥vDñëeTCB
–
pxTCB
 );

2864 
	`mtCOVERAGE_TEST_MARKER
();

2869 
	}
}

2872 
	$¥vAddCuºítTaskToDñayedLi°
–c⁄° 
TickTy≥_t
 
xTimeToWake
 )

2875 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xGíîicLi°Iãm
 ), 
xTimeToWake
 );

2877 if–
xTimeToWake
 < 
xTickCou¡
 )

2880 
	`vLi°In£π
–
pxOvîÊowDñayedTaskLi°
, &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

2885 
	`vLi°In£π
–
pxDñayedTaskLi°
, &–
pxCuºítTCB
->
xGíîicLi°Iãm
 ) );

2890 if–
xTimeToWake
 < 
xNextTaskUnblockTime
 )

2892 
xNextTaskUnblockTime
 = 
xTimeToWake
;

2896 
	`mtCOVERAGE_TEST_MARKER
();

2899 
	}
}

2902 
TCB_t
 *
	$¥vAŒoˇãTCBAndSèck
–c⁄° 
uöt16_t
 
usSèckDïth
, 
SèckTy≥_t
 * c⁄° 
puxSèckBuf„r
 )

2904 
TCB_t
 *
pxNewTCB
;

2908 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvP‹tMÆloc
( ( TCB_t ) );

2910 if–
pxNewTCB
 !
NULL
 )

2915 
pxNewTCB
->
pxSèck
 = ( 
SèckTy≥_t
 * ) 
	`pvP‹tMÆlocAlig√d
––––
size_t
 ) 
usSèckDïth
 ) * –SèckTy≥_àË), 
puxSèckBuf„r
 );

2917 if–
pxNewTCB
->
pxSèck
 =
NULL
 )

2920 
	`vP‹tFªe
–
pxNewTCB
 );

2921 
pxNewTCB
 = 
NULL
;

2926 #if––
c⁄figCHECK_FOR_STACK_OVERFLOW
 > 1 ) || ( 
c⁄figUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 ) )

2929 –Ë
	`mem£t
–
pxNewTCB
->
pxSèck
, ( Ë
tskSTACK_FILL_BYTE
, ( 
size_t
 ) 
usSèckDïth
 * –
SèckTy≥_t
 ) );

2935  
pxNewTCB
;

2936 
	}
}

2939 #i‡–
c⁄figUSE_TRACE_FACILITY
 == 1 )

2941 
UBa£Ty≥_t
 
	$¥vLi°TaskWôhöSögÀLi°
–
TaskSètus_t
 *
pxTaskSètusAºay
, 
Li°_t
 *
pxLi°
, 
eTaskSèã
 
eSèã
 )

2943 vﬁ©ûê
TCB_t
 *
pxNextTCB
, *
pxFú°TCB
;

2944 
UBa£Ty≥_t
 
uxTask
 = 0;

2946 if–
	`li°CURRENT_LIST_LENGTH
–
pxLi°
 ) > ( 
UBa£Ty≥_t
 ) 0 )

2948 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxFú°TCB
, 
pxLi°
 );

2956 
	`li°GET_OWNER_OF_NEXT_ENTRY
–
pxNextTCB
, 
pxLi°
 );

2958 
pxTaskSètusAºay
[ 
uxTask
 ].
xH™dÀ
 = ( 
TaskH™dÀ_t
 ) 
pxNextTCB
;

2959 
pxTaskSètusAºay
[ 
uxTask
 ].
pcTaskName
 = ( c⁄° * ) &–
pxNextTCB
->pcTaskName [ 0 ] );

2960 
pxTaskSètusAºay
[ 
uxTask
 ].
xTaskNumbî
 = 
pxNextTCB
->
uxTCBNumbî
;

2961 
pxTaskSètusAºay
[ 
uxTask
 ].
eCuºítSèã
 = 
eSèã
;

2962 
pxTaskSètusAºay
[ 
uxTask
 ].
uxCuºítPri‹ôy
 = 
pxNextTCB
->
uxPri‹ôy
;

2964 #i‡–
INCLUDE_vTaskSu•íd
 == 1 )

2969 if–
eSèã
 =
eSu•íded
 )

2971 if–
	`li°LIST_ITEM_CONTAINER
–&–
pxNextTCB
->
xEvítLi°Iãm
 ) ) !
NULL
 )

2973 
pxTaskSètusAºay
[ 
uxTask
 ].
eCuºítSèã
 = 
eBlocked
;

2979 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

2981 
pxTaskSètusAºay
[ 
uxTask
 ].
uxBa£Pri‹ôy
 = 
pxNextTCB
->uxBasePriority;

2985 
pxTaskSètusAºay
[ 
uxTask
 ].
uxBa£Pri‹ôy
 = 0;

2989 #i‡–
c⁄figGENERATE_RUN_TIME_STATS
 == 1 )

2991 
pxTaskSètusAºay
[ 
uxTask
 ].
ulRunTimeCou¡î
 = 
pxNextTCB
->ulRunTimeCounter;

2995 
pxTaskSètusAºay
[ 
uxTask
 ].
ulRunTimeCou¡î
 = 0;

2999 #i‡–
p‹tSTACK_GROWTH
 > 0 )

3001 
pxTaskSètusAºay
[ 
uxTask
 ].
usSèckHighW©îM¨k
 = 
	`¥vTaskCheckFªeSèckS∑˚
––
uöt8_t
 * ) 
pxNextTCB
->
pxEndOfSèck
 );

3005 
pxTaskSètusAºay
[ 
uxTask
 ].
usSèckHighW©îM¨k
 = 
	`¥vTaskCheckFªeSèckS∑˚
––
uöt8_t
 * ) 
pxNextTCB
->
pxSèck
 );

3009 
uxTask
++;

3011 }  
pxNextTCB
 !
pxFú°TCB
 );

3015 
	`mtCOVERAGE_TEST_MARKER
();

3018  
uxTask
;

3019 
	}
}

3024 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) || ( 
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 ) )

3026 
uöt16_t
 
	$¥vTaskCheckFªeSèckS∑˚
–c⁄° 
uöt8_t
 * 
pucSèckByã
 )

3028 
uöt32_t
 
ulCou¡
 = 0U;

3030  *
pucSèckByã
 =
tskSTACK_FILL_BYTE
 )

3032 
pucSèckByã
 -
p‹tSTACK_GROWTH
;

3033 
ulCou¡
++;

3036 
ulCou¡
 /–
uöt32_t
 ) –
SèckTy≥_t
 );

3038  ( 
uöt16_t
 ) 
ulCou¡
;

3039 
	}
}

3044 #i‡–
INCLUDE_uxTaskGëSèckHighW©îM¨k
 == 1 )

3046 
UBa£Ty≥_t
 
	$uxTaskGëSèckHighW©îM¨k
–
TaskH™dÀ_t
 
xTask
 )

3048 
TCB_t
 *
pxTCB
;

3049 
uöt8_t
 *
pucEndOfSèck
;

3050 
UBa£Ty≥_t
 
uxRëu∫
;

3052 
pxTCB
 = 
	`¥vGëTCBFromH™dÀ
–
xTask
 );

3054 #i‡
p‹tSTACK_GROWTH
 < 0

3056 
pucEndOfSèck
 = ( 
uöt8_t
 * ) 
pxTCB
->
pxSèck
;

3060 
pucEndOfSèck
 = ( 
uöt8_t
 * ) 
pxTCB
->
pxEndOfSèck
;

3064 
uxRëu∫
 = ( 
UBa£Ty≥_t
 ) 
	`¥vTaskCheckFªeSèckS∑˚
–
pucEndOfSèck
 );

3066  
uxRëu∫
;

3067 
	}
}

3072 #i‡–
INCLUDE_vTaskDñëe
 == 1 )

3074 
	$¥vDñëeTCB
–
TCB_t
 *
pxTCB
 )

3079 
	`p‹tCLEAN_UP_TCB
–
pxTCB
 );

3083 
	`vP‹tFªeAlig√d
–
pxTCB
->
pxSèck
 );

3084 
	`vP‹tFªe
–
pxTCB
 );

3085 
	}
}

3090 
	$¥vRe£tNextTaskUnblockTime
( )

3092 
TCB_t
 *
pxTCB
;

3094 if–
	`li°LIST_IS_EMPTY
–
pxDñayedTaskLi°
 ) !
pdFALSE
 )

3101 
xNextTaskUnblockTime
 = 
p‹tMAX_DELAY
;

3109 –
pxTCB
 ) = ( 
TCB_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxDñayedTaskLi°
 );

3110 
xNextTaskUnblockTime
 = 
	`li°GET_LIST_ITEM_VALUE
–&––
pxTCB
 )->
xGíîicLi°Iãm
 ) );

3112 
	}
}

3115 #i‡––
INCLUDE_xTaskGëCuºítTaskH™dÀ
 =1 ) || ( 
c⁄figUSE_MUTEXES
 == 1 ) )

3117 
TaskH™dÀ_t
 
	$xTaskGëCuºítTaskH™dÀ
( )

3119 
TaskH™dÀ_t
 
xRëu∫
;

3124 
xRëu∫
 = 
pxCuºítTCB
;

3126  
xRëu∫
;

3127 
	}
}

3132 #i‡––
INCLUDE_xTaskGëScheduÀrSèã
 =1 ) || ( 
c⁄figUSE_TIMERS
 == 1 ) )

3134 
Ba£Ty≥_t
 
	$xTaskGëScheduÀrSèã
( )

3136 
Ba£Ty≥_t
 
xRëu∫
;

3138 if–
xScheduÀrRu¬ög
 =
pdFALSE
 )

3140 
xRëu∫
 = 
èskSCHEDULER_NOT_STARTED
;

3144 if–
uxScheduÀrSu•íded
 =–
UBa£Ty≥_t
 ) 
pdFALSE
 )

3146 
xRëu∫
 = 
èskSCHEDULER_RUNNING
;

3150 
xRëu∫
 = 
èskSCHEDULER_SUSPENDED
;

3154  
xRëu∫
;

3155 
	}
}

3160 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

3162 
	$vTaskPri‹ôyInhîô
–
TaskH™dÀ_t
 c⁄° 
pxMuãxHﬁdî
 )

3164 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
pxMuãxHﬁdî
;

3168 if–
pxMuãxHﬁdî
 !
NULL
 )

3170 if–
pxTCB
->
uxPri‹ôy
 < 
pxCuºítTCB
->uxPriority )

3175 if––
	`li°GET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) & 
èskEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

3177 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), ( 
TickTy≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( TickTy≥_àË
pxCuºítTCB
->
uxPri‹ôy
 );

3181 
	`mtCOVERAGE_TEST_MARKER
();

3186 if–
	`li°IS_CONTAINED_WITHIN
–&–
pxRódyTasksLi°s
[ 
pxTCB
->
uxPri‹ôy
 ] ), &–pxTCB->
xGíîicLi°Iãm
 ) ) !
pdFALSE
 )

3188 if–
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

3190 
	`èskRESET_READY_PRIORITY
–
pxTCB
->
uxPri‹ôy
 );

3194 
	`mtCOVERAGE_TEST_MARKER
();

3198 
pxTCB
->
uxPri‹ôy
 = 
pxCuºítTCB
->uxPriority;

3199 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

3204 
pxTCB
->
uxPri‹ôy
 = 
pxCuºítTCB
->uxPriority;

3207 
	`åa˚TASK_PRIORITY_INHERIT
–
pxTCB
, 
pxCuºítTCB
->
uxPri‹ôy
 );

3211 
	`mtCOVERAGE_TEST_MARKER
();

3216 
	`mtCOVERAGE_TEST_MARKER
();

3218 
	}
}

3223 #i‡–
c⁄figUSE_MUTEXES
 == 1 )

3225 
	$vTaskPri‹ôyDisöhîô
–
TaskH™dÀ_t
 c⁄° 
pxMuãxHﬁdî
 )

3227 
TCB_t
 * c⁄° 
pxTCB
 = ( TCB_à* ) 
pxMuãxHﬁdî
;

3229 if–
pxMuãxHﬁdî
 !
NULL
 )

3231 if–
pxTCB
->
uxPri‹ôy
 !pxTCB->
uxBa£Pri‹ôy
 )

3235 if–
	`uxLi°Remove
–&–
pxTCB
->
xGíîicLi°Iãm
 ) ) =–
UBa£Ty≥_t
 ) 0 )

3237 
	`èskRESET_READY_PRIORITY
–
pxTCB
->
uxPri‹ôy
 );

3241 
	`mtCOVERAGE_TEST_MARKER
();

3246 
	`åa˚TASK_PRIORITY_DISINHERIT
–
pxTCB
,ÖxTCB->
uxBa£Pri‹ôy
 );

3247 
pxTCB
->
uxPri‹ôy
 =ÖxTCB->
uxBa£Pri‹ôy
;

3251 if––
	`li°GET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ) ) & 
èskEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

3253 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTCB
->
xEvítLi°Iãm
 ), ( 
TickTy≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( TickTy≥_àËpxTCB->
uxPri‹ôy
 );

3257 
	`mtCOVERAGE_TEST_MARKER
();

3259 
	`¥vAddTaskToRódyLi°
–
pxTCB
 );

3263 
	`mtCOVERAGE_TEST_MARKER
();

3268 
	`mtCOVERAGE_TEST_MARKER
();

3270 
	}
}

3275 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

3277 
	$vTaskE¡îCrôiˇl
( )

3279 
	`p‹tDISABLE_INTERRUPTS
();

3281 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

3283 –
pxCuºítTCB
->
uxCrôiˇlNe°ög
 )++;

3287 
	`mtCOVERAGE_TEST_MARKER
();

3289 
	}
}

3294 #i‡–
p‹tCRITICAL_NESTING_IN_TCB
 == 1 )

3296 
	$vTaskExôCrôiˇl
( )

3298 if–
xScheduÀrRu¬ög
 !
pdFALSE
 )

3300 if–
pxCuºítTCB
->
uxCrôiˇlNe°ög
 > 0U )

3302 –
pxCuºítTCB
->
uxCrôiˇlNe°ög
 )--;

3304 if–
pxCuºítTCB
->
uxCrôiˇlNe°ög
 == 0U )

3306 
	`p‹tENABLE_INTERRUPTS
();

3310 
	`mtCOVERAGE_TEST_MARKER
();

3315 
	`mtCOVERAGE_TEST_MARKER
();

3320 
	`mtCOVERAGE_TEST_MARKER
();

3322 
	}
}

3327 #i‡––
c⁄figUSE_TRACE_FACILITY
 =1 ) && ( 
c⁄figUSE_STATS_FORMATTING_FUNCTIONS
 == 1 ) )

3329 
	$vTaskLi°
–* 
pcWrôeBuf„r
 )

3331 
TaskSètus_t
 *
pxTaskSètusAºay
;

3332 vﬁ©ûê
UBa£Ty≥_t
 
uxAºaySize
, 
x
;

3333 
cSètus
;

3361 *
pcWrôeBuf„r
 = 0x00;

3365 
uxAºaySize
 = 
uxCuºítNumbîOfTasks
;

3368 
pxTaskSètusAºay
 = 
	`pvP‹tMÆloc
–
uxCuºítNumbîOfTasks
 * –
TaskSètus_t
 ) );

3370 if–
pxTaskSètusAºay
 !
NULL
 )

3373 
uxAºaySize
 = 
	`uxTaskGëSy°emSèã
–
pxTaskSètusAºay
, uxAºaySize, 
NULL
 );

3376  
x
 = 0; x < 
uxAºaySize
; x++ )

3378  
pxTaskSètusAºay
[ 
x
 ].
eCuºítSèã
 )

3380 
eRódy
: 
cSètus
 = 
tskREADY_CHAR
;

3383 
eBlocked
: 
cSètus
 = 
tskBLOCKED_CHAR
;

3386 
eSu•íded
: 
cSètus
 = 
tskSUSPENDED_CHAR
;

3389 
eDñëed
: 
cSètus
 = 
tskDELETED_CHAR
;

3394 
cSètus
 = 0x00;

3398 
	`•rötf
–
pcWrôeBuf„r
, "%s\t\t%c\t%u\t%u\t%u\r\n", 
pxTaskSètusAºay
[ 
x
 ].
pcTaskName
, 
cSètus
, ( ËpxTaskSètusAºay[ x ].
uxCuºítPri‹ôy
, ( ËpxTaskSètusAºay[ x ].
usSèckHighW©îM¨k
, ( ËpxTaskSètusAºay[ x ].
xTaskNumbî
 );

3399 
pcWrôeBuf„r
 +
	`°æí
(ÖcWriteBuffer );

3403 
	`vP‹tFªe
–
pxTaskSètusAºay
 );

3407 
	`mtCOVERAGE_TEST_MARKER
();

3409 
	}
}

3414 #i‡––
c⁄figGENERATE_RUN_TIME_STATS
 =1 ) && ( 
c⁄figUSE_STATS_FORMATTING_FUNCTIONS
 == 1 ) )

3416 
	$vTaskGëRunTimeSèts
–*
pcWrôeBuf„r
 )

3418 
TaskSètus_t
 *
pxTaskSètusAºay
;

3419 vﬁ©ûê
UBa£Ty≥_t
 
uxAºaySize
, 
x
;

3420 
uöt32_t
 
ulTŸÆTime
, 
ulSètsAsPî˚¡age
;

3422 #if–
c⁄figUSE_TRACE_FACILITY
 != 1 )

3424 #îr‹ 
c⁄figUSE_TRACE_FACILITY
 
mu°
 
Æso
 
be
 
£t
 
to
 1 
ö
 
FªeRTOSC⁄fig
.
h
Åÿ
u£
 
	`vTaskGëRunTimeSèts
().

3454 *
pcWrôeBuf„r
 = 0x00;

3458 
uxAºaySize
 = 
uxCuºítNumbîOfTasks
;

3461 
pxTaskSètusAºay
 = 
	`pvP‹tMÆloc
–
uxCuºítNumbîOfTasks
 * –
TaskSètus_t
 ) );

3463 if–
pxTaskSètusAºay
 !
NULL
 )

3466 
uxAºaySize
 = 
	`uxTaskGëSy°emSèã
–
pxTaskSètusAºay
, uxAºaySize, &
ulTŸÆTime
 );

3469 
ulTŸÆTime
 /= 100UL;

3472 if–
ulTŸÆTime
 > 0 )

3475  
x
 = 0; x < 
uxAºaySize
; x++ )

3480 
ulSètsAsPî˚¡age
 = 
pxTaskSètusAºay
[ 
x
 ].
ulRunTimeCou¡î
 / 
ulTŸÆTime
;

3482 if–
ulSètsAsPî˚¡age
 > 0UL )

3484 #ifde‡
p‹tLU_PRINTF_SPECIFIER_REQUIRED


3486 
	`•rötf
–
pcWrôeBuf„r
, "%s\t\t%lu\t\t%lu%%\r\n", 
pxTaskSètusAºay
[ 
x
 ].
pcTaskName
,ÖxTaskSètusAºay[ x ].
ulRunTimeCou¡î
, 
ulSètsAsPî˚¡age
 );

3492 
	`•rötf
–
pcWrôeBuf„r
, "%s\t\t%u\t\t%u%%\r\n", 
pxTaskSètusAºay
[ 
x
 ].
pcTaskName
, ( ËpxTaskSètusAºay[ x ].
ulRunTimeCou¡î
, ( Ë
ulSètsAsPî˚¡age
 );

3500 #ifde‡
p‹tLU_PRINTF_SPECIFIER_REQUIRED


3502 
	`•rötf
–
pcWrôeBuf„r
, "%s\t\t%lu\t\t<1%%\r\n", 
pxTaskSètusAºay
[ 
x
 ].
pcTaskName
,ÖxTaskSètusAºay[ x ].
ulRunTimeCou¡î
 );

3508 
	`•rötf
–
pcWrôeBuf„r
, "%s\t\t%u\t\t<1%%\r\n", 
pxTaskSètusAºay
[ 
x
 ].
pcTaskName
, ( ËpxTaskSètusAºay[ x ].
ulRunTimeCou¡î
 );

3513 
pcWrôeBuf„r
 +
	`°æí
(ÖcWriteBuffer );

3518 
	`mtCOVERAGE_TEST_MARKER
();

3522 
	`vP‹tFªe
–
pxTaskSètusAºay
 );

3526 
	`mtCOVERAGE_TEST_MARKER
();

3528 
	}
}

3533 
TickTy≥_t
 
	$uxTaskRe£tEvítIãmVÆue
( )

3535 
TickTy≥_t
 
uxRëu∫
;

3537 
uxRëu∫
 = 
	`li°GET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xEvítLi°Iãm
 ) );

3541 
	`li°SET_LIST_ITEM_VALUE
–&–
pxCuºítTCB
->
xEvítLi°Iãm
 ), ( ( 
TickTy≥_t
 ) 
c⁄figMAX_PRIORITIES
 - ( TickTy≥_àËpxCuºítTCB->
uxPri‹ôy
 ) );

3543  
uxRëu∫
;

3544 
	}
}

3547 #ifde‡
FREERTOS_MODULE_TEST


3548 
	~"èsks_ã°_ac˚ss_fun˘i⁄s.h
"

	@timers.c

67 
	~<°dlib.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

74 
	~"FªeRTOS.h
"

75 
	~"èsk.h
"

76 
	~"queue.h
"

77 
	~"timîs.h
"

79 #i‡–
INCLUDE_xTimîPídFun˘i⁄CÆl
 =1 ) && ( 
c⁄figUSE_TIMERS
 == 0 )

80 #îr‹ 
c⁄figUSE_TIMERS
 
mu°
 
be
 
£t
 
to
 1Åÿ
make
 
the
 
xTimîPídFun˘i⁄CÆl
(Ë
fun˘i⁄
 
avaûabÀ
.

87 #unde‡
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


94 #i‡–
c⁄figUSE_TIMERS
 == 1 )

97 
	#tmrNO_DELAY
 ( 
TickTy≥_t
 ) 0U

	)

100 
	stmrTimîC⁄åﬁ


102 c⁄° *
	mpcTimîName
;

103 
Li°Iãm_t
 
	mxTimîLi°Iãm
;

104 
TickTy≥_t
 
	mxTimîPîiodInTicks
;

105 
UBa£Ty≥_t
 
	muxAutoRñﬂd
;

106 *
	mpvTimîID
;

107 
TimîCÆlbackFun˘i⁄_t
 
	mpxCÆlbackFun˘i⁄
;

108 #if–
c⁄figUSE_TRACE_FACILITY
 == 1 )

109 
UBa£Ty≥_t
 
	muxTimîNumbî
;

111 } 
	txTIMER
;

115 
xTIMER
 
	tTimî_t
;

122 
	stmrTimîP¨amëîs


124 
TickTy≥_t
 
	mxMesßgeVÆue
;

125 
Timî_t
 * 
	mpxTimî
;

126 } 
	tTimîP¨amëî_t
;

129 
	stmrCÆlbackP¨amëîs


131 
PídedFun˘i⁄_t
 
	mpxCÆlbackFun˘i⁄
;

132 *
	mpvP¨amëî1
;

133 
uöt32_t
 
	mulP¨amëî2
;

134 } 
	tCÆlbackP¨amëîs_t
;

138 
	stmrTimîQueueMesßge


140 
Ba£Ty≥_t
 
	mxMesßgeID
;

143 
TimîP¨amëî_t
 
	mxTimîP¨amëîs
;

147 #i‡–
INCLUDE_xTimîPídFun˘i⁄CÆl
 == 1 )

148 
CÆlbackP¨amëîs_t
 
	mxCÆlbackP¨amëîs
;

150 } 
	mu
;

151 } 
	tD´m⁄TaskMesßge_t
;

159 
PRIVILEGED_DATA
 
Li°_t
 
	gxA˘iveTimîLi°1
;

160 
PRIVILEGED_DATA
 
Li°_t
 
	gxA˘iveTimîLi°2
;

161 
PRIVILEGED_DATA
 
Li°_t
 *
	gpxCuºítTimîLi°
;

162 
PRIVILEGED_DATA
 
Li°_t
 *
	gpxOvîÊowTimîLi°
;

165 
PRIVILEGED_DATA
 
QueueH™dÀ_t
 
	gxTimîQueue
 = 
NULL
;

167 #i‡–
INCLUDE_xTimîGëTimîD´m⁄TaskH™dÀ
 == 1 )

169 
PRIVILEGED_DATA
 
TaskH™dÀ_t
 
	gxTimîTaskH™dÀ
 = 
NULL
;

181 
	$¥vCheckF‹VÆidLi°AndQueue
–Ë
PRIVILEGED_FUNCTION
;

188 
	$¥vTimîTask
–*
pvP¨amëîs
 ) 
PRIVILEGED_FUNCTION
;

194 
	$¥vPro˚ssRe˚ivedComm™ds
–Ë
PRIVILEGED_FUNCTION
;

200 
Ba£Ty≥_t
 
	$¥vIn£πTimîInA˘iveLi°
–
Timî_t
 * c⁄° 
pxTimî
, c⁄° 
TickTy≥_t
 
xNextExpúyTime
, c⁄° TickTy≥_à
xTimeNow
, c⁄° TickTy≥_à
xComm™dTime
 ) 
PRIVILEGED_FUNCTION
;

206 
	$¥vPro˚ssExpúedTimî
–c⁄° 
TickTy≥_t
 
xNextExpúeTime
, c⁄° TickTy≥_à
xTimeNow
 ) 
PRIVILEGED_FUNCTION
;

212 
	$¥vSwôchTimîLi°s
–Ë
PRIVILEGED_FUNCTION
;

218 
TickTy≥_t
 
	$¥vSam∂eTimeNow
–
Ba£Ty≥_t
 * c⁄° 
pxTimîLi°sWîeSwôched
 ) 
PRIVILEGED_FUNCTION
;

226 
TickTy≥_t
 
	$¥vGëNextExpúeTime
–
Ba£Ty≥_t
 * c⁄° 
pxLi°WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

232 
	$¥vPro˚ssTimîOrBlockTask
–c⁄° 
TickTy≥_t
 
xNextExpúeTime
, c⁄° 
Ba£Ty≥_t
 
xLi°WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

236 
Ba£Ty≥_t
 
	$xTimîCª©eTimîTask
( )

238 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFAIL
;

244 
	`¥vCheckF‹VÆidLi°AndQueue
();

246 if–
xTimîQueue
 !
NULL
 )

248 #i‡–
INCLUDE_xTimîGëTimîD´m⁄TaskH™dÀ
 == 1 )

252 
xRëu∫
 = 
	`xTaskCª©e
–
¥vTimîTask
, "Tm∏Svc", ( 
uöt16_t
 ) 
c⁄figTIMER_TASK_STACK_DEPTH
, 
NULL
, ( ( 
UBa£Ty≥_t
 ) 
c⁄figTIMER_TASK_PRIORITY
 ) | 
p‹tPRIVILEGE_BIT
, &
xTimîTaskH™dÀ
 );

257 
xRëu∫
 = 
	`xTaskCª©e
–
¥vTimîTask
, "Tm∏Svc", ( 
uöt16_t
 ) 
c⁄figTIMER_TASK_STACK_DEPTH
, 
NULL
, ( ( 
UBa£Ty≥_t
 ) 
c⁄figTIMER_TASK_PRIORITY
 ) | 
p‹tPRIVILEGE_BIT
, NULL);

263 
	`mtCOVERAGE_TEST_MARKER
();

266 
	`c⁄figASSERT
–
xRëu∫
 );

267  
xRëu∫
;

268 
	}
}

271 
TimîH™dÀ_t
 
	$xTimîCª©e
–c⁄° * c⁄° 
pcTimîName
, c⁄° 
TickTy≥_t
 
xTimîPîiodInTicks
, c⁄° 
UBa£Ty≥_t
 
uxAutoRñﬂd
, * c⁄° 
pvTimîID
, 
TimîCÆlbackFun˘i⁄_t
 
pxCÆlbackFun˘i⁄
 )

273 
Timî_t
 *
pxNewTimî
;

276 if–
xTimîPîiodInTicks
 =–
TickTy≥_t
 ) 0U )

278 
pxNewTimî
 = 
NULL
;

282 
pxNewTimî
 = ( 
Timî_t
 * ) 
	`pvP‹tMÆloc
( ( Timer_t ) );

283 if–
pxNewTimî
 !
NULL
 )

287 
	`¥vCheckF‹VÆidLi°AndQueue
();

290 
pxNewTimî
->
pcTimîName
 =ÖcTimerName;

291 
pxNewTimî
->
xTimîPîiodInTicks
 = xTimerPeriodInTicks;

292 
pxNewTimî
->
uxAutoRñﬂd
 = uxAutoReload;

293 
pxNewTimî
->
pvTimîID
 =ÖvTimerID;

294 
pxNewTimî
->
pxCÆlbackFun˘i⁄
 =ÖxCallbackFunction;

295 
	`vLi°Inôüli£Iãm
–&–
pxNewTimî
->
xTimîLi°Iãm
 ) );

297 
	`åa˚TIMER_CREATE
–
pxNewTimî
 );

301 
	`åa˚TIMER_CREATE_FAILED
();

306 
	`c⁄figASSERT
––
xTimîPîiodInTicks
 > 0 ) );

308  ( 
TimîH™dÀ_t
 ) 
pxNewTimî
;

309 
	}
}

312 
Ba£Ty≥_t
 
	$xTimîGíîicComm™d
–
TimîH™dÀ_t
 
xTimî
, c⁄° 
Ba£Ty≥_t
 
xComm™dID
, c⁄° 
TickTy≥_t
 
xO±i⁄ÆVÆue
, Ba£Ty≥_à* c⁄° 
pxHighîPri‹ôyTaskWokí
, c⁄° TickTy≥_à
xTicksToWaô
 )

314 
Ba£Ty≥_t
 
xRëu∫
 = 
pdFAIL
;

315 
D´m⁄TaskMesßge_t
 
xMesßge
;

319 if–
xTimîQueue
 !
NULL
 )

322 
xMesßge
.
xMesßgeID
 = 
xComm™dID
;

323 
xMesßge
.
u
.
xTimîP¨amëîs
.
xMesßgeVÆue
 = 
xO±i⁄ÆVÆue
;

324 
xMesßge
.
u
.
xTimîP¨amëîs
.
pxTimî
 = ( 
Timî_t
 * ) 
xTimî
;

326 if–
xComm™dID
 < 
tmrFIRST_FROM_ISR_COMMAND
 )

328 if–
	`xTaskGëScheduÀrSèã
(Ë=
èskSCHEDULER_RUNNING
 )

330 
xRëu∫
 = 
	`xQueueSídToBack
–
xTimîQueue
, &
xMesßge
, 
xTicksToWaô
 );

334 
xRëu∫
 = 
	`xQueueSídToBack
–
xTimîQueue
, &
xMesßge
, 
tmrNO_DELAY
 );

339 
xRëu∫
 = 
	`xQueueSídToBackFromISR
–
xTimîQueue
, &
xMesßge
, 
pxHighîPri‹ôyTaskWokí
 );

342 
	`åa˚TIMER_COMMAND_SEND
–
xTimî
, 
xComm™dID
, 
xO±i⁄ÆVÆue
, 
xRëu∫
 );

346 
	`mtCOVERAGE_TEST_MARKER
();

349  
xRëu∫
;

350 
	}
}

353 #i‡–
INCLUDE_xTimîGëTimîD´m⁄TaskH™dÀ
 == 1 )

355 
TaskH™dÀ_t
 
	$xTimîGëTimîD´m⁄TaskH™dÀ
( )

359 
	`c⁄figASSERT
––
xTimîTaskH™dÀ
 !
NULL
 ) );

360  
xTimîTaskH™dÀ
;

361 
	}
}

366 
	$¥vPro˚ssExpúedTimî
–c⁄° 
TickTy≥_t
 
xNextExpúeTime
, c⁄° TickTy≥_à
xTimeNow
 )

368 
Ba£Ty≥_t
 
xResu…
;

369 
Timî_t
 * c⁄° 
pxTimî
 = ( Timî_à* ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxCuºítTimîLi°
 );

373 –Ë
	`uxLi°Remove
–&–
pxTimî
->
xTimîLi°Iãm
 ) );

374 
	`åa˚TIMER_EXPIRED
–
pxTimî
 );

378 if–
pxTimî
->
uxAutoRñﬂd
 =–
UBa£Ty≥_t
 ) 
pdTRUE
 )

383 if–
	`¥vIn£πTimîInA˘iveLi°
–
pxTimî
, ( 
xNextExpúeTime
 +ÖxTimî->
xTimîPîiodInTicks
 ), 
xTimeNow
, xNextExpúeTimêË=
pdTRUE
 )

387 
xResu…
 = 
	`xTimîGíîicComm™d
–
pxTimî
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpúeTime
, 
NULL
, 
tmrNO_DELAY
 );

388 
	`c⁄figASSERT
–
xResu…
 );

389 –Ë
xResu…
;

393 
	`mtCOVERAGE_TEST_MARKER
();

398 
	`mtCOVERAGE_TEST_MARKER
();

402 
pxTimî
->
	`pxCÆlbackFun˘i⁄
––
TimîH™dÀ_t
 )ÖxTimer );

403 
	}
}

406 
	$¥vTimîTask
–*
pvP¨amëîs
 )

408 
TickTy≥_t
 
xNextExpúeTime
;

409 
Ba£Ty≥_t
 
xLi°WasEm±y
;

412 –Ë
pvP¨amëîs
;

418 
xNextExpúeTime
 = 
	`¥vGëNextExpúeTime
–&
xLi°WasEm±y
 );

422 
	`¥vPro˚ssTimîOrBlockTask
–
xNextExpúeTime
, 
xLi°WasEm±y
 );

425 
	`¥vPro˚ssRe˚ivedComm™ds
();

427 
	}
}

430 
	$¥vPro˚ssTimîOrBlockTask
–c⁄° 
TickTy≥_t
 
xNextExpúeTime
, c⁄° 
Ba£Ty≥_t
 
xLi°WasEm±y
 )

432 
TickTy≥_t
 
xTimeNow
;

433 
Ba£Ty≥_t
 
xTimîLi°sWîeSwôched
;

435 
	`vTaskSu•ídAŒ
();

442 
xTimeNow
 = 
	`¥vSam∂eTimeNow
–&
xTimîLi°sWîeSwôched
 );

443 if–
xTimîLi°sWîeSwôched
 =
pdFALSE
 )

446 if––
xLi°WasEm±y
 =
pdFALSE
 ) && ( 
xNextExpúeTime
 <
xTimeNow
 ) )

448 –Ë
	`xTaskResumeAŒ
();

449 
	`¥vPro˚ssExpúedTimî
–
xNextExpúeTime
, 
xTimeNow
 );

459 
	`vQueueWaôF‹MesßgeRe°ri˘ed
–
xTimîQueue
, ( 
xNextExpúeTime
 - 
xTimeNow
 ) );

461 if–
	`xTaskResumeAŒ
(Ë=
pdFALSE
 )

467 
	`p‹tYIELD_WITHIN_API
();

471 
	`mtCOVERAGE_TEST_MARKER
();

477 –Ë
	`xTaskResumeAŒ
();

480 
	}
}

483 
TickTy≥_t
 
	$¥vGëNextExpúeTime
–
Ba£Ty≥_t
 * c⁄° 
pxLi°WasEm±y
 )

485 
TickTy≥_t
 
xNextExpúeTime
;

494 *
pxLi°WasEm±y
 = 
	`li°LIST_IS_EMPTY
–
pxCuºítTimîLi°
 );

495 if–*
pxLi°WasEm±y
 =
pdFALSE
 )

497 
xNextExpúeTime
 = 
	`li°GET_ITEM_VALUE_OF_HEAD_ENTRY
–
pxCuºítTimîLi°
 );

502 
xNextExpúeTime
 = ( 
TickTy≥_t
 ) 0U;

505  
xNextExpúeTime
;

506 
	}
}

509 
TickTy≥_t
 
	$¥vSam∂eTimeNow
–
Ba£Ty≥_t
 * c⁄° 
pxTimîLi°sWîeSwôched
 )

511 
TickTy≥_t
 
xTimeNow
;

512 
PRIVILEGED_DATA
 
TickTy≥_t
 
xLa°Time
 = ( TickType_t ) 0U;

514 
xTimeNow
 = 
	`xTaskGëTickCou¡
();

516 if–
xTimeNow
 < 
xLa°Time
 )

518 
	`¥vSwôchTimîLi°s
();

519 *
pxTimîLi°sWîeSwôched
 = 
pdTRUE
;

523 *
pxTimîLi°sWîeSwôched
 = 
pdFALSE
;

526 
xLa°Time
 = 
xTimeNow
;

528  
xTimeNow
;

529 
	}
}

532 
Ba£Ty≥_t
 
	$¥vIn£πTimîInA˘iveLi°
–
Timî_t
 * c⁄° 
pxTimî
, c⁄° 
TickTy≥_t
 
xNextExpúyTime
, c⁄° TickTy≥_à
xTimeNow
, c⁄° TickTy≥_à
xComm™dTime
 )

534 
Ba£Ty≥_t
 
xPro˚ssTimîNow
 = 
pdFALSE
;

536 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTimî
->
xTimîLi°Iãm
 ), 
xNextExpúyTime
 );

537 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTimî
->
xTimîLi°Iãm
 ),ÖxTimer );

539 if–
xNextExpúyTime
 <
xTimeNow
 )

543 if––
xTimeNow
 - 
xComm™dTime
 ) >
pxTimî
->
xTimîPîiodInTicks
 )

547 
xPro˚ssTimîNow
 = 
pdTRUE
;

551 
	`vLi°In£π
–
pxOvîÊowTimîLi°
, &–
pxTimî
->
xTimîLi°Iãm
 ) );

556 if––
xTimeNow
 < 
xComm™dTime
 ) && ( 
xNextExpúyTime
 >= xCommandTime ) )

561 
xPro˚ssTimîNow
 = 
pdTRUE
;

565 
	`vLi°In£π
–
pxCuºítTimîLi°
, &–
pxTimî
->
xTimîLi°Iãm
 ) );

569  
xPro˚ssTimîNow
;

570 
	}
}

573 
	$¥vPro˚ssRe˚ivedComm™ds
( )

575 
D´m⁄TaskMesßge_t
 
xMesßge
;

576 
Timî_t
 *
pxTimî
;

577 
Ba£Ty≥_t
 
xTimîLi°sWîeSwôched
, 
xResu…
;

578 
TickTy≥_t
 
xTimeNow
;

580  
	`xQueueRe˚ive
–
xTimîQueue
, &
xMesßge
, 
tmrNO_DELAY
 ) !
pdFAIL
 )

582 #i‡–
INCLUDE_xTimîPídFun˘i⁄CÆl
 == 1 )

586 if–
xMesßge
.
xMesßgeID
 < 0 )

588 c⁄° 
CÆlbackP¨amëîs_t
 * c⁄° 
pxCÆlback
 = &–
xMesßge
.
u
.
xCÆlbackP¨amëîs
 );

592 
	`c⁄figASSERT
–
pxCÆlback
 );

595 
pxCÆlback
->
	`pxCÆlbackFun˘i⁄
–pxCÆlback->
pvP¨amëî1
,ÖxCÆlback->
ulP¨amëî2
 );

599 
	`mtCOVERAGE_TEST_MARKER
();

606 if–
xMesßge
.
xMesßgeID
 >–
Ba£Ty≥_t
 ) 0 )

610 
pxTimî
 = 
xMesßge
.
u
.
xTimîP¨amëîs
.pxTimer;

612 if–
	`li°IS_CONTAINED_WITHIN
–
NULL
, &–
pxTimî
->
xTimîLi°Iãm
 ) ) =
pdFALSE
 )

615 –Ë
	`uxLi°Remove
–&–
pxTimî
->
xTimîLi°Iãm
 ) );

619 
	`mtCOVERAGE_TEST_MARKER
();

622 
	`åa˚TIMER_COMMAND_RECEIVED
–
pxTimî
, 
xMesßge
.
xMesßgeID
, xMesßge.
u
.
xTimîP¨amëîs
.
xMesßgeVÆue
 );

630 
xTimeNow
 = 
	`¥vSam∂eTimeNow
–&
xTimîLi°sWîeSwôched
 );

632  
xMesßge
.
xMesßgeID
 )

634 
tmrCOMMAND_START
 :

635 
tmrCOMMAND_START_FROM_ISR
 :

636 
tmrCOMMAND_RESET
 :

637 
tmrCOMMAND_RESET_FROM_ISR
 :

638 
tmrCOMMAND_START_DONT_TRACE
 :

640 if–
	`¥vIn£πTimîInA˘iveLi°
–
pxTimî
, 
xMesßge
.
u
.
xTimîP¨amëîs
.
xMesßgeVÆue
 +ÖxTimî->
xTimîPîiodInTicks
, 
xTimeNow
, xMesßge.u.xTimîP¨amëîs.xMesßgeVÆuêË=
pdTRUE
 )

644 
pxTimî
->
	`pxCÆlbackFun˘i⁄
––
TimîH™dÀ_t
 )ÖxTimer );

645 
	`åa˚TIMER_EXPIRED
–
pxTimî
 );

647 if–
pxTimî
->
uxAutoRñﬂd
 =–
UBa£Ty≥_t
 ) 
pdTRUE
 )

649 
xResu…
 = 
	`xTimîGíîicComm™d
–
pxTimî
, 
tmrCOMMAND_START_DONT_TRACE
, 
xMesßge
.
u
.
xTimîP¨amëîs
.
xMesßgeVÆue
 +ÖxTimî->
xTimîPîiodInTicks
, 
NULL
, 
tmrNO_DELAY
 );

650 
	`c⁄figASSERT
–
xResu…
 );

651 –Ë
xResu…
;

655 
	`mtCOVERAGE_TEST_MARKER
();

660 
	`mtCOVERAGE_TEST_MARKER
();

664 
tmrCOMMAND_STOP
 :

665 
tmrCOMMAND_STOP_FROM_ISR
 :

670 
tmrCOMMAND_CHANGE_PERIOD
 :

671 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 :

672 
pxTimî
->
xTimîPîiodInTicks
 = 
xMesßge
.
u
.
xTimîP¨amëîs
.
xMesßgeVÆue
;

673 
	`c⁄figASSERT
––
pxTimî
->
xTimîPîiodInTicks
 > 0 ) );

681 –Ë
	`¥vIn£πTimîInA˘iveLi°
–
pxTimî
, ( 
xTimeNow
 +ÖxTimî->
xTimîPîiodInTicks
 ), xTimeNow, xTimeNow );

684 
tmrCOMMAND_DELETE
 :

687 
	`vP‹tFªe
–
pxTimî
 );

696 
	}
}

699 
	$¥vSwôchTimîLi°s
( )

701 
TickTy≥_t
 
xNextExpúeTime
, 
xRñﬂdTime
;

702 
Li°_t
 *
pxTemp
;

703 
Timî_t
 *
pxTimî
;

704 
Ba£Ty≥_t
 
xResu…
;

710  
	`li°LIST_IS_EMPTY
–
pxCuºítTimîLi°
 ) =
pdFALSE
 )

712 
xNextExpúeTime
 = 
	`li°GET_ITEM_VALUE_OF_HEAD_ENTRY
–
pxCuºítTimîLi°
 );

715 
pxTimî
 = ( 
Timî_t
 * ) 
	`li°GET_OWNER_OF_HEAD_ENTRY
–
pxCuºítTimîLi°
 );

716 –Ë
	`uxLi°Remove
–&–
pxTimî
->
xTimîLi°Iãm
 ) );

717 
	`åa˚TIMER_EXPIRED
–
pxTimî
 );

722 
pxTimî
->
	`pxCÆlbackFun˘i⁄
––
TimîH™dÀ_t
 )ÖxTimer );

724 if–
pxTimî
->
uxAutoRñﬂd
 =–
UBa£Ty≥_t
 ) 
pdTRUE
 )

732 
xRñﬂdTime
 = ( 
xNextExpúeTime
 + 
pxTimî
->
xTimîPîiodInTicks
 );

733 if–
xRñﬂdTime
 > 
xNextExpúeTime
 )

735 
	`li°SET_LIST_ITEM_VALUE
–&–
pxTimî
->
xTimîLi°Iãm
 ), 
xRñﬂdTime
 );

736 
	`li°SET_LIST_ITEM_OWNER
–&–
pxTimî
->
xTimîLi°Iãm
 ),ÖxTimer );

737 
	`vLi°In£π
–
pxCuºítTimîLi°
, &–
pxTimî
->
xTimîLi°Iãm
 ) );

741 
xResu…
 = 
	`xTimîGíîicComm™d
–
pxTimî
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpúeTime
, 
NULL
, 
tmrNO_DELAY
 );

742 
	`c⁄figASSERT
–
xResu…
 );

743 –Ë
xResu…
;

748 
	`mtCOVERAGE_TEST_MARKER
();

752 
pxTemp
 = 
pxCuºítTimîLi°
;

753 
pxCuºítTimîLi°
 = 
pxOvîÊowTimîLi°
;

754 
pxOvîÊowTimîLi°
 = 
pxTemp
;

755 
	}
}

758 
	$¥vCheckF‹VÆidLi°AndQueue
( )

763 
	`èskENTER_CRITICAL
();

765 if–
xTimîQueue
 =
NULL
 )

767 
	`vLi°Inôüli£
–&
xA˘iveTimîLi°1
 );

768 
	`vLi°Inôüli£
–&
xA˘iveTimîLi°2
 );

769 
pxCuºítTimîLi°
 = &
xA˘iveTimîLi°1
;

770 
pxOvîÊowTimîLi°
 = &
xA˘iveTimîLi°2
;

771 
xTimîQueue
 = 
	`xQueueCª©e
––
UBa£Ty≥_t
 ) 
c⁄figTIMER_QUEUE_LENGTH
, –
D´m⁄TaskMesßge_t
 ) );

772 
	`c⁄figASSERT
–
xTimîQueue
 );

774 #i‡–
c⁄figQUEUE_REGISTRY_SIZE
 > 0 )

776 if–
xTimîQueue
 !
NULL
 )

778 
	`vQueueAddToRegi°ry
–
xTimîQueue
, "TmrQ" );

782 
	`mtCOVERAGE_TEST_MARKER
();

789 
	`mtCOVERAGE_TEST_MARKER
();

792 
	`èskEXIT_CRITICAL
();

793 
	}
}

796 
Ba£Ty≥_t
 
	$xTimîIsTimîA˘ive
–
TimîH™dÀ_t
 
xTimî
 )

798 
Ba£Ty≥_t
 
xTimîIsInA˘iveLi°
;

799 
Timî_t
 *
pxTimî
 = ( Timî_à* ) 
xTimî
;

802 
	`èskENTER_CRITICAL
();

807 
xTimîIsInA˘iveLi°
 = !–
	`li°IS_CONTAINED_WITHIN
–
NULL
, &–
pxTimî
->
xTimîLi°Iãm
 ) ) );

809 
	`èskEXIT_CRITICAL
();

811  
xTimîIsInA˘iveLi°
;

812 
	}
}

815 *
	$pvTimîGëTimîID
–c⁄° 
TimîH™dÀ_t
 
xTimî
 )

817 
Timî_t
 * c⁄° 
pxTimî
 = ( Timî_à* ) 
xTimî
;

819  
pxTimî
->
pvTimîID
;

820 
	}
}

823 #if–
INCLUDE_xTimîPídFun˘i⁄CÆl
 == 1 )

825 
Ba£Ty≥_t
 
	$xTimîPídFun˘i⁄CÆlFromISR
–
PídedFun˘i⁄_t
 
xFun˘i⁄ToPíd
, *
pvP¨amëî1
, 
uöt32_t
 
ulP¨amëî2
, 
Ba£Ty≥_t
 *
pxHighîPri‹ôyTaskWokí
 )

827 
D´m⁄TaskMesßge_t
 
xMesßge
;

828 
Ba£Ty≥_t
 
xRëu∫
;

832 
xMesßge
.
xMesßgeID
 = 
tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
;

833 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
pxCÆlbackFun˘i⁄
 = 
xFun˘i⁄ToPíd
;

834 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
pvP¨amëî1
 =ÖvParameter1;

835 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
ulP¨amëî2
 = ulParameter2;

837 
xRëu∫
 = 
	`xQueueSídFromISR
–
xTimîQueue
, &
xMesßge
, 
pxHighîPri‹ôyTaskWokí
 );

839 
	`åa˚PEND_FUNC_CALL_FROM_ISR
–
xFun˘i⁄ToPíd
, 
pvP¨amëî1
, 
ulP¨amëî2
, 
xRëu∫
 );

841  
xRëu∫
;

842 
	}
}

847 #if–
INCLUDE_xTimîPídFun˘i⁄CÆl
 == 1 )

849 
Ba£Ty≥_t
 
	$xTimîPídFun˘i⁄CÆl
–
PídedFun˘i⁄_t
 
xFun˘i⁄ToPíd
, *
pvP¨amëî1
, 
uöt32_t
 
ulP¨amëî2
, 
TickTy≥_t
 
xTicksToWaô
 )

851 
D´m⁄TaskMesßge_t
 
xMesßge
;

852 
Ba£Ty≥_t
 
xRëu∫
;

856 
xMesßge
.
xMesßgeID
 = 
tmrCOMMAND_EXECUTE_CALLBACK
;

857 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
pxCÆlbackFun˘i⁄
 = 
xFun˘i⁄ToPíd
;

858 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
pvP¨amëî1
 =ÖvParameter1;

859 
xMesßge
.
u
.
xCÆlbackP¨amëîs
.
ulP¨amëî2
 = ulParameter2;

861 
xRëu∫
 = 
	`xQueueSídToBack
–
xTimîQueue
, &
xMesßge
, 
xTicksToWaô
 );

863 
	`åa˚PEND_FUNC_CALL
–
xFun˘i⁄ToPíd
, 
pvP¨amëî1
, 
ulP¨amëî2
, 
xRëu∫
 );

865  
xRëu∫
;

866 
	}
}

	@/usr/include/assert.h

22 #ifdef 
_ASSERT_H


24 #unde‡
_ASSERT_H


25 #unde‡
as£π


26 #unde‡
__ASSERT_VOID_CAST


28 #ifdef 
__USE_GNU


29 #unde‡
as£π_≥º‹


34 
	#_ASSERT_H
 1

	)

35 
	~<„©uªs.h
>

37 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (2,95)

38 
	#__ASSERT_VOID_CAST
 
°©ic_ˇ°
<>

	)

40 
	#__ASSERT_VOID_CAST
 ()

	)

48 #ifdef 
NDEBUG


50 
	#as£π
(
ex¥
Ë(
	`__ASSERT_VOID_CAST
 (0))

	)

58 #ifdef 
__USE_GNU


59 
	#as£π_≥º‹
(
î∫um
Ë(
	`__ASSERT_VOID_CAST
 (0))

	)

64 #i‚de‡
_ASSERT_H_DECLS


65 
	#_ASSERT_H_DECLS


	)

66 
__BEGIN_DECLS


69 
	$__as£π_Áû
 (c⁄° *
__as£πi⁄
, c⁄° *
__fûe
,

70 
__löe
, c⁄° *
__fun˘i⁄
)

71 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

74 
	$__as£π_≥º‹_Áû
 (
__î∫um
, c⁄° *
__fûe
,

75 
__löe
, c⁄° *
__fun˘i⁄
)

76 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

81 
	$__as£π
 (c⁄° *
__as£πi⁄
, c⁄° *
__fûe
, 
__löe
)

82 
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

85 
__END_DECLS


88 
	#as£π
(
ex¥
) \

89 ((
ex¥
) \

90 ? 
	`__ASSERT_VOID_CAST
 (0) \

91 : 
	`__as£π_Áû
 (
	`__STRING
(
ex¥
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

93 #ifdef 
__USE_GNU


94 
	#as£π_≥º‹
(
î∫um
) \

95 (!(
î∫um
) \

96 ? 
	`__ASSERT_VOID_CAST
 (0) \

97 : 
	`__as£π_≥º‹_Áû
 ((
î∫um
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

105 #i‡
deföed
 
__˝lu•lus
 ? 
	`__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

106 
	#__ASSERT_FUNCTION
 
__PRETTY_FUNCTION__


	)

108 #i‡
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

109 
	#__ASSERT_FUNCTION
 
__func__


	)

111 
	#__ASSERT_FUNCTION
 ((c⁄° *Ë0)

	)

118 #i‡
deföed
 
__USE_ISOC11
 && !deföed 
__˝lu•lus


120 #unde‡
°©ic_as£π


121 
	#°©ic_as£π
 
_Sètic_as£π


	)

	@/usr/include/errno.h

22 #i‚def 
_ERRNO_H


26 #i‚def 
__√ed_Em©h


27 
	#_ERRNO_H
 1

	)

28 
	~<„©uªs.h
>

31 
	g__BEGIN_DECLS


35 
	~<bôs/î∫o.h
>

36 #unde‡
__√ed_Em©h


38 #ifdef 
_ERRNO_H


45 #i‚def 
î∫o


46 
î∫o
;

49 #ifde‡
__USE_GNU


54 *
¥ogøm_övoˇti⁄_«me
, *
¥ogøm_övoˇti⁄_sh‹t_«me
;

58 
	g__END_DECLS


66 #i‡
deföed
 
__USE_GNU
 || deföed 
__√ed_îr‹_t


67 #i‚de‡
__îr‹_t_deföed


68 
	tîr‹_t
;

69 
	#__îr‹_t_deföed
 1

	)

71 #unde‡
__√ed_îr‹_t


	@/usr/include/limits.h

22 #i‚de‡
_LIBC_LIMITS_H_


23 
	#_LIBC_LIMITS_H_
 1

	)

25 
	~<„©uªs.h
>

31 
	#MB_LEN_MAX
 16

	)

36 #i‡!
deföed
 
__GNUC__
 || __GNUC__ < 2

41 #i‚de‡
_LIMITS_H


42 
	#_LIMITS_H
 1

	)

44 
	~<bôs/w‹dsize.h
>

53 
	#CHAR_BIT
 8

	)

56 
	#SCHAR_MIN
 (-128)

	)

57 
	#SCHAR_MAX
 127

	)

60 
	#UCHAR_MAX
 255

	)

63 #ifde‡
__CHAR_UNSIGNED__


64 
	#CHAR_MIN
 0

	)

65 
	#CHAR_MAX
 
UCHAR_MAX


	)

67 
	#CHAR_MIN
 
SCHAR_MIN


	)

68 
	#CHAR_MAX
 
SCHAR_MAX


	)

72 
	#SHRT_MIN
 (-32768)

	)

73 
	#SHRT_MAX
 32767

	)

76 
	#USHRT_MAX
 65535

	)

79 
	#INT_MIN
 (-
INT_MAX
 - 1)

	)

80 
	#INT_MAX
 2147483647

	)

83 
	#UINT_MAX
 4294967295U

	)

86 #i‡
__WORDSIZE
 == 64

87 
	#LONG_MAX
 9223372036854775807L

	)

89 
	#LONG_MAX
 2147483647L

	)

91 
	#LONG_MIN
 (-
LONG_MAX
 - 1L)

	)

94 #i‡
__WORDSIZE
 == 64

95 
	#ULONG_MAX
 18446744073709551615UL

	)

97 
	#ULONG_MAX
 4294967295UL

	)

100 #ifde‡
__USE_ISOC99


103 
	#LLONG_MAX
 9223372036854775807LL

	)

104 
	#LLONG_MIN
 (-
LLONG_MAX
 - 1LL)

	)

107 
	#ULLONG_MAX
 18446744073709551615ULL

	)

121 #i‡
deföed
 
__GNUC__
 && !deföed 
_GCC_LIMITS_H_


123 #ö˛ude_√xà<
limôs
.
h
>

129 #i‡
deföed
 
__USE_ISOC99
 && deföed 
__GNUC__


130 #i‚de‡
LLONG_MIN


131 
	#LLONG_MIN
 (-
LLONG_MAX
-1)

	)

133 #i‚de‡
LLONG_MAX


134 
	#LLONG_MAX
 
__LONG_LONG_MAX__


	)

136 #i‚de‡
ULLONG_MAX


137 
	#ULLONG_MAX
 (
LLONG_MAX
 * 2ULL + 1)

	)

141 #ifdef 
__USE_POSIX


143 
	~<bôs/posix1_lim.h
>

146 #ifdef 
__USE_POSIX2


147 
	~<bôs/posix2_lim.h
>

150 #ifdef 
__USE_XOPEN


151 
	~<bôs/x›í_lim.h
>

	@/usr/include/malloc.h

19 #i‚de‡
_MALLOC_H


20 
	#_MALLOC_H
 1

	)

22 
	~<„©uªs.h
>

23 
	~<°ddef.h
>

24 
	~<°dio.h
>

26 #ifde‡
_LIBC


27 
	#__MALLOC_HOOK_VOLATILE


	)

28 
	#__MALLOC_DEPRECATED


	)

30 
	#__MALLOC_HOOK_VOLATILE
 vﬁ©ûe

	)

31 
	#__MALLOC_DEPRECATED
 
__©åibuã_dïªˇãd__


	)

35 
__BEGIN_DECLS


38 *
	$mÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

41 *
	$ˇŒoc
 (
size_t
 
__nmemb
, size_à
__size
)

42 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

49 *
	$ªÆloc
 (*
__±r
, 
size_t
 
__size
)

50 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

53 
	$‰ì
 (*
__±r
Ë
__THROW
;

56 
	$c‰ì
 (*
__±r
Ë
__THROW
;

59 *
	$memÆign
 (
size_t
 
__Æignmít
, size_à
__size
)

60 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

63 *
	$vÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

67 *
	$pvÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

71 *(*
__m‹ec‹e
Ë(
±rdiff_t
 
__size
);

74 *
	$__deÁu…_m‹ec‹e
 (
±rdiff_t
 
__size
)

75 
__THROW
 
__©åibuã_mÆloc__
;

79 
	smÆlöfo


81 
¨ía
;

82 
‹dblks
;

83 
smblks
;

84 
hblks
;

85 
hblkhd
;

86 
usmblks
;

87 
fsmblks
;

88 
u‹dblks
;

89 
f‹dblks
;

90 
kìpco°
;

94 
mÆlöfo
 
	$mÆlöfo
 (Ë
__THROW
;

97 #i‚de‡
M_MXFAST


98 
	#M_MXFAST
 1

	)

100 #i‚de‡
M_NLBLKS


101 
	#M_NLBLKS
 2

	)

103 #i‚de‡
M_GRAIN


104 
	#M_GRAIN
 3

	)

106 #i‚de‡
M_KEEP


107 
	#M_KEEP
 4

	)

111 
	#M_TRIM_THRESHOLD
 -1

	)

112 
	#M_TOP_PAD
 -2

	)

113 
	#M_MMAP_THRESHOLD
 -3

	)

114 
	#M_MMAP_MAX
 -4

	)

115 
	#M_CHECK_ACTION
 -5

	)

116 
	#M_PERTURB
 -6

	)

117 
	#M_ARENA_TEST
 -7

	)

118 
	#M_ARENA_MAX
 -8

	)

121 
	$mÆl›t
 (
__∑øm
, 
__vÆ
Ë
__THROW
;

125 
	$mÆloc_åim
 (
size_t
 
__∑d
Ë
__THROW
;

129 
size_t
 
	$mÆloc_ußbÀ_size
 (*
__±r
Ë
__THROW
;

132 
	$mÆloc_°©s
 (Ë
__THROW
;

135 
	$mÆloc_öfo
 (
__›ti⁄s
, 
FILE
 *
__Â
Ë
__THROW
;

138 *
	$mÆloc_gë_°©e
 (Ë
__THROW
;

142 
	$mÆloc_£t_°©e
 (*
__±r
Ë
__THROW
;

147 (*
__MALLOC_HOOK_VOLATILE
 
__mÆloc_öôülize_hook
) ()

148 
__MALLOC_DEPRECATED
;

150 (*
__MALLOC_HOOK_VOLATILE
 
__‰ì_hook
Ë(*
__±r
,

152 
__MALLOC_DEPRECATED
;

153 *(*
__MALLOC_HOOK_VOLATILE
 
__mÆloc_hook
)(
size_t
 
__size
,

155 
__MALLOC_DEPRECATED
;

156 *(*
__MALLOC_HOOK_VOLATILE
 
__ªÆloc_hook
)(*
__±r
,

157 
size_t
 
__size
,

159 
__MALLOC_DEPRECATED
;

160 *(*
__MALLOC_HOOK_VOLATILE
 
__memÆign_hook
)(
size_t
 
__Æignmít
,

161 
size_t
 
__size
,

163 
__MALLOC_DEPRECATED
;

164 (*
__MALLOC_HOOK_VOLATILE
 
__a·î_m‹ec‹e_hook
) ();

167 
	$__mÆloc_check_öô
 (Ë
__THROW
 
__MALLOC_DEPRECATED
;

170 
__END_DECLS


	@/usr/include/math.h

23 #i‚def 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	~<„©uªs.h
>

28 
	g__BEGIN_DECLS


32 
	~<bôs/huge_vÆ.h
>

33 #ifde‡
__USE_ISOC99


34 
	~<bôs/huge_vÆf.h
>

35 
	~<bôs/huge_vÆl.h
>

38 
	~<bôs/öf.h
>

41 
	~<bôs/«n.h
>

45 
	~<bôs/m©hdef.h
>

52 
	#__MATHCALL
(
fun˘i⁄
,
suffix
, 
¨gs
) \

53 
	`__MATHDECL
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
)

	)

54 
	#__MATHDECL
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

55 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
); \

56 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
)

	)

57 
	#__MATHCALLX
(
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

58 
	`__MATHDECLX
 (
_MdoubÀ_
,
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
)

	)

59 
	#__MATHDECLX
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
©åib
) \

60 
	`__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
); \

61 
	`__MATHDECL_1
(
ty≥
, 
	`__CONCAT
(
__
,
fun˘i⁄
),
suffix
, 
¨gs
Ë
	`__©åibuã__
 (
©åib
)

	)

62 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

63 
ty≥
 
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
Ë
¨gs
 
__THROW


	)

65 
	#_MdoubÀ_
 

	)

66 
	#__MATH_PRECNAME
(
«me
,
r
Ë
	`__CONCAT
“ame,r)

	)

67 
	#_MdoubÀ_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_STD


	)

68 
	#_MdoubÀ_END_NAMESPACE
 
__END_NAMESPACE_STD


	)

69 
	~<bôs/m©hˇŒs.h
>

70 #unde‡
_MdoubÀ_


71 #unde‡
_MdoubÀ_BEGIN_NAMESPACE


72 #unde‡
_MdoubÀ_END_NAMESPACE


73 #unde‡
__MATH_PRECNAME


75 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_ISOC99


81 #i‚de‡
_MÊﬂt_


82 
	#_MÊﬂt_
 

	)

84 
	#_MdoubÀ_
 
_MÊﬂt_


	)

85 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
f
##
	)
r

86 
	#_MdoubÀ_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

87 
	#_MdoubÀ_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

88 
	~<bôs/m©hˇŒs.h
>

89 #unde‡
_MdoubÀ_


90 #unde‡
_MdoubÀ_BEGIN_NAMESPACE


91 #unde‡
_MdoubÀ_END_NAMESPACE


92 #unde‡
__MATH_PRECNAME


94 #i‡!(
deföed
 
__NO_LONG_DOUBLE_MATH
 && deföed 
_LIBC
) \

95 || 
deföed
 
__LDBL_COMPAT


96 #ifde‡
__LDBL_COMPAT


98 #ifde‡
__USE_ISOC99


99 
	$__∆dbl_√xâow¨df
 (
__x
, 
__y
)

100 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

101 #ifde‡
__REDIRECT_NTH


102 
	`__REDIRECT_NTH
 (
√xâow¨df
, (
__x
, 
__y
),

103 
__∆dbl_√xâow¨df
)

104 
	`__©åibuã__
 ((
__c⁄°__
));

105 
	`__REDIRECT_NTH
 (
√xâow¨d
, (
__x
, 
__y
),

106 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

107 
	`__REDIRECT_NTH
 (
√xâow¨dl
,

108 (
__x
, 
__y
),

109 
√xè·î
Ë
	`__©åibuã__
 ((
__c⁄°__
));

113 #unde‡
__MATHDECL_1


114 
	#__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
Æüs
) \

115 
ty≥
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
fun˘i⁄
,
suffix
), \

116 
¨gs
, 
Æüs
)

	)

117 
	#__MATHDECL_1
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
) \

118 
	`__MATHDECL_2
(
ty≥
, 
fun˘i⁄
,
suffix
, 
¨gs
, 
	`__CONCAT
(fun˘i⁄,suffix))

	)

124 #i‚de‡
_Ml⁄g_doubÀ_


125 
	#_Ml⁄g_doubÀ_
 

	)

127 
	#_MdoubÀ_
 
_Ml⁄g_doubÀ_


	)

128 
	#__MATH_PRECNAME
(
«me
,
r
Ë«me##
l
##
	)
r

129 
	#_MdoubÀ_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

130 
	#_MdoubÀ_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

131 
	#__MATH_DECLARE_LDOUBLE
 1

	)

132 
	~<bôs/m©hˇŒs.h
>

133 #unde‡
_MdoubÀ_


134 #unde‡
_MdoubÀ_BEGIN_NAMESPACE


135 #unde‡
_MdoubÀ_END_NAMESPACE


136 #unde‡
__MATH_PRECNAME


141 #unde‡
__MATHDECL_1


142 #unde‡
__MATHDECL


143 #unde‡
__MATHCALL


146 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


148 
signgam
;

153 #ifde‡
__USE_ISOC99


191 
FP_NAN
 =

192 
	#FP_NAN
 0

	)

193 
FP_NAN
,

194 
FP_INFINITE
 =

195 
	#FP_INFINITE
 1

	)

196 
FP_INFINITE
,

197 
FP_ZERO
 =

198 
	#FP_ZERO
 2

	)

199 
FP_ZERO
,

200 
FP_SUBNORMAL
 =

201 
	#FP_SUBNORMAL
 3

	)

202 
FP_SUBNORMAL
,

203 
FP_NORMAL
 =

204 
	#FP_NORMAL
 4

	)

205 
FP_NORMAL


209 #ifde‡
__NO_LONG_DOUBLE_MATH


210 
	#Â˛assify
(
x
) \

211 ( (
x
Ë= (Ë? 
	`__Â˛assifyf
 (xË: 
	`__Â˛assify
 (x))

	)

213 
	#Â˛assify
(
x
) \

214 ( (
x
) ==  () \

215 ? 
	`__Â˛assifyf
 (
x
) \

216 :  (
x
) ==  () \

217 ? 
	`__Â˛assify
 (
x
Ë: 
	`__Â˛assifyl
 (x))

	)

221 #ifde‡
__NO_LONG_DOUBLE_MATH


222 
	#signbô
(
x
) \

223 ( (
x
Ë= (Ë? 
	`__signbôf
 (xË: 
	`__signbô
 (x))

	)

225 
	#signbô
(
x
) \

226 ( (
x
) ==  () \

227 ? 
	`__signbôf
 (
x
) \

228 :  (
x
) ==  () \

229 ? 
	`__signbô
 (
x
Ë: 
	`__signbôl
 (x))

	)

233 #ifde‡
__NO_LONG_DOUBLE_MATH


234 
	#isföôe
(
x
) \

235 ( (
x
Ë= (Ë? 
	`__föôef
 (xË: 
	`__föôe
 (x))

	)

237 
	#isföôe
(
x
) \

238 ( (
x
) ==  () \

239 ? 
	`__föôef
 (
x
) \

240 :  (
x
) ==  () \

241 ? 
	`__föôe
 (
x
Ë: 
	`__föôñ
 (x))

	)

245 
	#i¢‹mÆ
(
x
Ë(
	`Â˛assify
 (xË=
FP_NORMAL
)

	)

249 #ifde‡
__NO_LONG_DOUBLE_MATH


250 
	#i¢™
(
x
) \

251 ( (
x
Ë= (Ë? 
	`__i¢™f
 (xË: 
	`__i¢™
 (x))

	)

253 
	#i¢™
(
x
) \

254 ( (
x
) ==  () \

255 ? 
	`__i¢™f
 (
x
) \

256 :  (
x
) ==  () \

257 ? 
	`__i¢™
 (
x
Ë: 
	`__i¢™l
 (x))

	)

261 #ifde‡
__NO_LONG_DOUBLE_MATH


262 
	#isöf
(
x
) \

263 ( (
x
Ë= (Ë? 
	`__isöff
 (xË: 
	`__isöf
 (x))

	)

265 
	#isöf
(
x
) \

266 ( (
x
) ==  () \

267 ? 
	`__isöff
 (
x
) \

268 :  (
x
) ==  () \

269 ? 
	`__isöf
 (
x
Ë: 
	`__isöÊ
 (x))

	)

273 
	#MATH_ERRNO
 1

	)

274 
	#MATH_ERREXCEPT
 2

	)

279 #i‚de‡
__FAST_MATH__


280 
	#m©h_îrh™dlög
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

285 #ifde‡
__USE_GNU


287 #ifde‡
__NO_LONG_DOUBLE_MATH


288 
	#issig«lög
(
x
) \

289 ( (
x
Ë= (Ë? 
	`__issig«lögf
 (xË: 
	`__issig«lög
 (x))

	)

291 
	#issig«lög
(
x
) \

292 ( (
x
) ==  () \

293 ? 
	`__issig«lögf
 (
x
) \

294 :  (
x
) ==  () \

295 ? 
	`__issig«lög
 (
x
Ë: 
	`__issig«lögl
 (x))

	)

299 #ifdef 
__USE_MISC


303 
_IEEE_
 = -1,

304 
_SVID_
,

305 
_XOPEN_
,

306 
_POSIX_
,

307 
_ISOC_


308 } 
	t_LIB_VERSION_TYPE
;

313 
_LIB_VERSION_TYPE
 
_LIB_VERSION
;

317 #ifde‡
__USE_SVID


323 #ifde‡
__˝lu•lus


324 
__ex˚±i⁄


326 
ex˚±i⁄


329 
ty≥
;

330 *
«me
;

331 
¨g1
;

332 
¨g2
;

333 
ªtvÆ
;

334 
	}
};

336 #ifde‡
__˝lu•lus


337 
	$m©hîr
 (
__ex˚±i⁄
 *
__exc
Ë
	`throw
 ();

339 
	`m©hîr
 (
ex˚±i⁄
 *
__exc
);

342 
	#X_TLOSS
 1.41484755040568800000e+16

	)

345 
	#DOMAIN
 1

	)

346 
	#SING
 2

	)

347 
	#OVERFLOW
 3

	)

348 
	#UNDERFLOW
 4

	)

349 
	#TLOSS
 5

	)

350 
	#PLOSS
 6

	)

353 
	#HUGE
 3.40282347e+38F

	)

357 #ifde‡
__USE_XOPEN


359 
	#MAXFLOAT
 3.40282347e+38F

	)

366 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN


367 
	#M_E
 2.7182818284590452354

	)

368 
	#M_LOG2E
 1.4426950408889634074

	)

369 
	#M_LOG10E
 0.43429448190325182765

	)

370 
	#M_LN2
 0.69314718055994530942

	)

371 
	#M_LN10
 2.30258509299404568402

	)

372 
	#M_PI
 3.14159265358979323846

	)

373 
	#M_PI_2
 1.57079632679489661923

	)

374 
	#M_PI_4
 0.78539816339744830962

	)

375 
	#M_1_PI
 0.31830988618379067154

	)

376 
	#M_2_PI
 0.63661977236758134308

	)

377 
	#M_2_SQRTPI
 1.12837916709551257390

	)

378 
	#M_SQRT2
 1.41421356237309504880

	)

379 
	#M_SQRT1_2
 0.70710678118654752440

	)

385 #ifde‡
__USE_GNU


386 
	#M_El
 2.718281828459045235360287471352662498L

	)

387 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

388 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

389 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

390 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

391 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

392 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

393 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

394 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

395 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

396 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

397 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

398 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

405 #i‡
deföed
 
__STRICT_ANSI__
 && !deföed 
__NO_MATH_INLINES


406 
	#__NO_MATH_INLINES
 1

	)

409 #i‡
deföed
 
__USE_ISOC99
 && 
	`__GNUC_PREREQ
(2,97)

416 
	#isgª©î
(
x
, 
y
Ë
	`__buûtö_isgª©î
(x, y)

	)

417 
	#isgª©îequÆ
(
x
, 
y
Ë
	`__buûtö_isgª©îequÆ
(x, y)

	)

418 
	#i¶ess
(
x
, 
y
Ë
	`__buûtö_i¶ess
(x, y)

	)

419 
	#i¶es£quÆ
(
x
, 
y
Ë
	`__buûtö_i¶es£quÆ
(x, y)

	)

420 
	#i¶essgª©î
(
x
, 
y
Ë
	`__buûtö_i¶essgª©î
(x, y)

	)

421 
	#isun‹dîed
(
u
, 
v
Ë
	`__buûtö_isun‹dîed
(u, v)

	)

425 #ifde‡
__USE_EXTERN_INLINES


426 
	~<bôs/m©hölöe.h
>

431 #i‡
deföed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

432 
	~<bôs/m©h-föôe.h
>

435 #ifde‡
__USE_ISOC99


439 #i‚de‡
isgª©î


440 
	#isgª©î
(
x
, 
y
) \

441 (
__exãnsi⁄__
 \

442 ({ 
	`__ty≥of__
(
x
Ë
__x
 = (x); __ty≥of__(
y
Ë
__y
 = (y); \

443 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x > __y; 
	}
}))

	)

447 #i‚de‡
isgª©îequÆ


448 
	#isgª©îequÆ
(
x
, 
y
) \

449 (
__exãnsi⁄__
 \

450 ({ 
	`__ty≥of__
(
x
Ë
__x
 = (x); __ty≥of__(
y
Ë
__y
 = (y); \

451 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x >__y; }))

	)

455 #i‚de‡
i¶ess


456 
	#i¶ess
(
x
, 
y
) \

457 (
__exãnsi⁄__
 \

458 ({ 
	`__ty≥of__
(
x
Ë
__x
 = (x); __ty≥of__(
y
Ë
__y
 = (y); \

459 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x < __y; }))

	)

463 #i‚de‡
i¶es£quÆ


464 
	#i¶es£quÆ
(
x
, 
y
) \

465 (
__exãnsi⁄__
 \

466 ({ 
	`__ty≥of__
(
x
Ë
__x
 = (x); __ty≥of__(
y
Ë
__y
 = (y); \

467 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& __x <__y; }))

	)

471 #i‚de‡
i¶essgª©î


472 
	#i¶essgª©î
(
x
, 
y
) \

473 (
__exãnsi⁄__
 \

474 ({ 
	`__ty≥of__
(
x
Ë
__x
 = (x); __ty≥of__(
y
Ë
__y
 = (y); \

475 !
	`isun‹dîed
 (
__x
, 
__y
Ë&& (__x < __y || __y < __x); }))

	)

479 #i‚de‡
isun‹dîed


480 
	#isun‹dîed
(
u
, 
v
) \

481 (
__exãnsi⁄__
 \

482 ({ 
	`__ty≥of__
(
u
Ë
__u
 = (u); __ty≥of__(
v
Ë
__v
 = (v); \

483 
	`Â˛assify
 (
__u
Ë=
FP_NAN
 || fp˛assify (
__v
Ë=FP_NAN; }))

	)

488 
	g__END_DECLS


	@/usr/include/setjmp.h

22 #i‚def 
_SETJMP_H


23 
	#_SETJMP_H
 1

	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


29 
	~<bôs/£tjmp.h
>

30 
	~<bôs/sig£t.h
>

34 
	s__jmp_buf_èg


40 
__jmp_buf
 
	m__jmpbuf
;

41 
	m__mask_was_ßved
;

42 
__sig£t_t
 
	m__ßved_mask
;

46 
__BEGIN_NAMESPACE_STD


48 
__jmp_buf_èg
 
	tjmp_buf
[1];

52 
	$£tjmp
 (
jmp_buf
 
__ív
Ë
__THROWNL
;

54 
__END_NAMESPACE_STD


59 
	$__sig£tjmp
 (
__jmp_buf_èg
 
__ív
[1], 
__ßvemask
Ë
__THROWNL
;

63 
	$_£tjmp
 (
__jmp_buf_èg
 
__ív
[1]Ë
__THROWNL
;

67 
	#£tjmp
(
ív
Ë
	`_£tjmp
 (ív)

	)

70 
__BEGIN_NAMESPACE_STD


74 
	$l⁄gjmp
 (
__jmp_buf_èg
 
__ív
[1], 
__vÆ
)

75 
__THROWNL
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

77 
__END_NAMESPACE_STD


79 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN


83 
	$_l⁄gjmp
 (
__jmp_buf_èg
 
__ív
[1], 
__vÆ
)

84 
__THROWNL
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

88 #ifdef 
__USE_POSIX


92 
__jmp_buf_èg
 
	tsigjmp_buf
[1];

96 
	#sig£tjmp
(
ív
, 
ßvemask
Ë
	`__sig£tjmp
 (ív, savemask)

	)

102 
	$sigl⁄gjmp
 (
sigjmp_buf
 
__ív
, 
__vÆ
)

103 
__THROWNL
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

108 #i‡
__USE_FORTIFY_LEVEL
 > 0

109 
	~<bôs/£tjmp2.h
>

112 
__END_DECLS


	@/usr/include/signal.h

22 #i‚def 
_SIGNAL_H


24 #i‡!
deföed
 
__√ed_sig_©omic_t
 && !deföed 
__√ed_sig£t_t


25 
	#_SIGNAL_H


	)

28 
	~<„©uªs.h
>

30 
	g__BEGIN_DECLS


32 
	~<bôs/sig£t.h
>

36 #i‡
deföed
 
__√ed_sig_©omic_t
 || deföed 
_SIGNAL_H


37 #i‚de‡
__sig_©omic_t_deföed


38 
	#__sig_©omic_t_deföed


	)

39 
__BEGIN_NAMESPACE_STD


40 
__sig_©omic_t
 
	tsig_©omic_t
;

41 
	g__END_NAMESPACE_STD


43 #unde‡
__√ed_sig_©omic_t


46 #i‡
deföed
 
__√ed_sig£t_t
 || (deföed 
_SIGNAL_H
 && deföed 
__USE_POSIX
)

47 #i‚de‡
__sig£t_t_deföed


48 
	#__sig£t_t_deföed


	)

49 
__sig£t_t
 
	tsig£t_t
;

51 #unde‡
__√ed_sig£t_t


54 #ifde‡
_SIGNAL_H


56 
	~<bôs/ty≥s.h
>

57 
	~<bôs/signum.h
>

59 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K


60 #i‚de‡
__pid_t_deföed


61 
__pid_t
 
	tpid_t
;

62 
	#__pid_t_deföed


	)

64 #ifde‡
__USE_XOPEN


66 #i‚de‡
__uid_t_deföed


67 
__uid_t
 
	tuid_t
;

68 
	#__uid_t_deföed


	)

72 #ifde‡
__USE_POSIX199309


74 
	#__√ed_time•ec


	)

75 
	~<time.h
>

78 #i‡
deföed
 
__USE_POSIX199309
 || deföed 
__USE_XOPEN_EXTENDED


80 
	~<bôs/sigöfo.h
>

85 (*
	t__sigh™dÀr_t
) ();

90 
__sigh™dÀr_t
 
	$__sysv_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

91 
__THROW
;

92 #ifde‡
__USE_GNU


93 
__sigh™dÀr_t
 
	$sysv_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

94 
__THROW
;

100 
__BEGIN_NAMESPACE_STD


101 #ifde‡
__USE_BSD


102 
__sigh™dÀr_t
 
	$sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

103 
__THROW
;

106 #ifde‡
__REDIRECT_NTH


107 
__sigh™dÀr_t
 
	`__REDIRECT_NTH
 (
sig«l
,

108 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
),

109 
__sysv_sig«l
);

111 
	#sig«l
 
__sysv_sig«l


	)

114 
__END_NAMESPACE_STD


116 #ifde‡
__USE_XOPEN


119 
__sigh™dÀr_t
 
	$bsd_sig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

120 
__THROW
;

126 #ifde‡
__USE_POSIX


127 
	$kûl
 (
__pid_t
 
__pid
, 
__sig
Ë
__THROW
;

130 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


134 
	$kûÕg
 (
__pid_t
 
__pgΩ
, 
__sig
Ë
__THROW
;

137 
__BEGIN_NAMESPACE_STD


139 
	$øi£
 (
__sig
Ë
__THROW
;

140 
__END_NAMESPACE_STD


142 #ifde‡
__USE_SVID


144 
__sigh™dÀr_t
 
	$ssig«l
 (
__sig
, 
__sigh™dÀr_t
 
__h™dÀr
)

145 
__THROW
;

146 
	$gsig«l
 (
__sig
Ë
__THROW
;

149 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN2K


151 
	`psig«l
 (
__sig
, c⁄° *
__s
);

154 #ifde‡
__USE_XOPEN2K


156 
	`psigöfo
 (c⁄° 
sigöfo_t
 *
__pöfo
, c⁄° *
__s
);

167 
	`__sig∑u£
 (
__sig_‹_mask
, 
__is_sig
);

169 #ifde‡
__USE_XOPEN


170 #ifde‡
__GNUC__


171 
	$sig∑u£
 (
__sig
Ë
	`__asm__
 ("__xpg_sigpause");

174 
	#sig∑u£
(
sig
Ë
	`__sig∑u£
 ((sig), 1)

	)

179 #ifde‡
__USE_BSD


186 
	#sigmask
(
sig
Ë
	`__sigmask
(sig)

	)

189 
	$sigblock
 (
__mask
Ë
__THROW
 
__©åibuã_dïªˇãd__
;

192 
	$sig£tmask
 (
__mask
Ë
__THROW
 
__©åibuã_dïªˇãd__
;

195 
	$siggëmask
 (Ë
__THROW
 
__©åibuã_dïªˇãd__
;

199 #ifde‡
__USE_MISC


200 
	#NSIG
 
_NSIG


	)

203 #ifde‡
__USE_GNU


204 
__sigh™dÀr_t
 
	tsigh™dÀr_t
;

208 #ifde‡
__USE_BSD


209 
__sigh™dÀr_t
 
	tsig_t
;

212 #ifde‡
__USE_POSIX


215 
	$sigem±y£t
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

218 
	$sigfûl£t
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

221 
	$sigadd£t
 (
sig£t_t
 *
__£t
, 
__signo
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

224 
	$sigdñ£t
 (
sig£t_t
 *
__£t
, 
__signo
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

227 
	$sigismembî
 (c⁄° 
sig£t_t
 *
__£t
, 
__signo
)

228 
__THROW
 
	`__n⁄nuŒ
 ((1));

230 #ifde‡
__USE_GNU


232 
	$sigi£m±y£t
 (c⁄° 
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

235 
	$sig™d£t
 (
sig£t_t
 *
__£t
, c⁄° sig£t_à*
__À·
,

236 c⁄° 
sig£t_t
 *
__right
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3));

239 
	$sig‹£t
 (
sig£t_t
 *
__£t
, c⁄° sig£t_à*
__À·
,

240 c⁄° 
sig£t_t
 *
__right
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3));

245 
	~<bôs/siga˘i⁄.h
>

248 
	$sig¥ocmask
 (
__how
, c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

249 
sig£t_t
 *
__ª°ri˘
 
__o£t
Ë
__THROW
;

256 
	$sigsu•íd
 (c⁄° 
sig£t_t
 *
__£t
Ë
	`__n⁄nuŒ
 ((1));

259 
	$siga˘i⁄
 (
__sig
, c⁄° 
siga˘i⁄
 *
__ª°ri˘
 
__a˘
,

260 
siga˘i⁄
 *
__ª°ri˘
 
__ﬂ˘
Ë
__THROW
;

263 
	$sig≥ndög
 (
sig£t_t
 *
__£t
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

270 
	$sigwaô
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
, *__ª°ri˘ 
__sig
)

271 
	`__n⁄nuŒ
 ((1, 2));

273 #ifde‡
__USE_POSIX199309


278 
	$sigwaôöfo
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

279 
sigöfo_t
 *
__ª°ri˘
 
__öfo
Ë
	`__n⁄nuŒ
 ((1));

286 
	$sigtimedwaô
 (c⁄° 
sig£t_t
 *
__ª°ri˘
 
__£t
,

287 
sigöfo_t
 *
__ª°ri˘
 
__öfo
,

288 c⁄° 
time•ec
 *
__ª°ri˘
 
__timeout
)

289 
	`__n⁄nuŒ
 ((1));

293 
	$sigqueue
 (
__pid_t
 
__pid
, 
__sig
, c⁄° 
sigvÆ
 
__vÆ
)

294 
__THROW
;

299 #ifde‡
__USE_BSD


303 c⁄° *c⁄° 
_sys_sigli°
[
_NSIG
];

304 c⁄° *c⁄° 
sys_sigli°
[
_NSIG
];

307 
	ssigvec


309 
__sigh™dÀr_t
 
sv_h™dÀr
;

310 
sv_mask
;

312 
sv_Êags
;

313 
	#sv_⁄°ack
 
sv_Êags


	)

317 
	#SV_ONSTACK
 (1 << 0)

	)

318 
	#SV_INTERRUPT
 (1 << 1)

	)

319 
	#SV_RESETHAND
 (1 << 2)

	)

327 
	$sigvec
 (
__sig
, c⁄° 
sigvec
 *
__vec
,

328 
sigvec
 *
__ovec
Ë
__THROW
;

332 
	~<bôs/sigc⁄ãxt.h
>

335 
	$sigªtu∫
 (
sigc⁄ãxt
 *
__s˝
Ë
__THROW
;

340 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


341 
	#__√ed_size_t


	)

342 
	~<°ddef.h
>

347 
	$sigöãºu±
 (
__sig
, 
__öãºu±
Ë
__THROW
;

349 
	~<bôs/sig°ack.h
>

350 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


352 
	~<sys/uc⁄ãxt.h
>

358 
	$sig°ack
 (
sig°ack
 *
__ss
, sig°ack *
__oss
)

359 
__THROW
 
__©åibuã_dïªˇãd__
;

363 
	$sigÆt°ack
 (c⁄° 
sigÆt°ack
 *
__ª°ri˘
 
__ss
,

364 
sigÆt°ack
 *
__ª°ri˘
 
__oss
Ë
__THROW
;

368 #ifde‡
__USE_XOPEN_EXTENDED


372 
	$sighﬁd
 (
__sig
Ë
__THROW
;

375 
	$sigªl£
 (
__sig
Ë
__THROW
;

378 
	$sigign‹e
 (
__sig
Ë
__THROW
;

381 
__sigh™dÀr_t
 
	$sig£t
 (
__sig
, 
__sigh™dÀr_t
 
__di•
Ë
__THROW
;

384 #i‡
deföed
 
__USE_POSIX199506
 || deföed 
__USE_UNIX98


387 
	~<bôs/±hªadty≥s.h
>

388 
	~<bôs/sigthªad.h
>

395 
	$__libc_cuºít_sigπmö
 (Ë
__THROW
;

397 
	$__libc_cuºít_sigπmax
 (Ë
__THROW
;

401 
__END_DECLS


	@/usr/include/stdint.h

22 #i‚de‡
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/wch¨.h
>

27 
	~<bôs/w‹dsize.h
>

34 #i‚de‡
__öt8_t_deföed


35 
	#__öt8_t_deföed


	)

36 sig√d 
	töt8_t
;

37 
	töt16_t
;

38 
	töt32_t
;

39 #i‡
__WORDSIZE
 == 64

40 
	töt64_t
;

42 
__exãnsi⁄__


43 
	töt64_t
;

48 
	tuöt8_t
;

49 
	tuöt16_t
;

50 #i‚de‡
__uöt32_t_deföed


51 
	tuöt32_t
;

52 
	#__uöt32_t_deföed


	)

54 #i‡
__WORDSIZE
 == 64

55 
	tuöt64_t
;

57 
__exãnsi⁄__


58 
	tuöt64_t
;

65 sig√d 
	töt_Àa°8_t
;

66 
	töt_Àa°16_t
;

67 
	töt_Àa°32_t
;

68 #i‡
__WORDSIZE
 == 64

69 
	töt_Àa°64_t
;

71 
__exãnsi⁄__


72 
	töt_Àa°64_t
;

76 
	tuöt_Àa°8_t
;

77 
	tuöt_Àa°16_t
;

78 
	tuöt_Àa°32_t
;

79 #i‡
__WORDSIZE
 == 64

80 
	tuöt_Àa°64_t
;

82 
__exãnsi⁄__


83 
	tuöt_Àa°64_t
;

90 sig√d 
	töt_Á°8_t
;

91 #i‡
__WORDSIZE
 == 64

92 
	töt_Á°16_t
;

93 
	töt_Á°32_t
;

94 
	töt_Á°64_t
;

96 
	töt_Á°16_t
;

97 
	töt_Á°32_t
;

98 
__exãnsi⁄__


99 
	töt_Á°64_t
;

103 
	tuöt_Á°8_t
;

104 #i‡
__WORDSIZE
 == 64

105 
	tuöt_Á°16_t
;

106 
	tuöt_Á°32_t
;

107 
	tuöt_Á°64_t
;

109 
	tuöt_Á°16_t
;

110 
	tuöt_Á°32_t
;

111 
__exãnsi⁄__


112 
	tuöt_Á°64_t
;

117 #i‡
__WORDSIZE
 == 64

118 #i‚de‡
__öçå_t_deföed


119 
	töçå_t
;

120 
	#__öçå_t_deföed


	)

122 
	tuöçå_t
;

124 #i‚de‡
__öçå_t_deföed


125 
	töçå_t
;

126 
	#__öçå_t_deföed


	)

128 
	tuöçå_t
;

133 #i‡
__WORDSIZE
 == 64

134 
	tötmax_t
;

135 
	tuötmax_t
;

137 
__exãnsi⁄__


138 
	tötmax_t
;

139 
__exãnsi⁄__


140 
	tuötmax_t
;

144 #i‡
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
Ë¯## 
L


	)

146 
	#__UINT64_C
(
c
Ë¯## 
UL


	)

148 
	#__INT64_C
(
c
Ë¯## 
LL


	)

149 
	#__UINT64_C
(
c
Ë¯## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #i‡
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #i‡
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #i‡
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #i‡
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #i‡
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #i‡
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 
	#SIZE_MAX
 (4294967295U)

	)

267 #i‚de‡
WCHAR_MIN


269 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

270 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

274 
	#WINT_MIN
 (0u)

	)

275 
	#WINT_MAX
 (4294967295u)

	)

278 
	#INT8_C
(
c
Ë
	)
c

279 
	#INT16_C
(
c
Ë
	)
c

280 
	#INT32_C
(
c
Ë
	)
c

281 #i‡
__WORDSIZE
 == 64

282 
	#INT64_C
(
c
Ë¯## 
L


	)

284 
	#INT64_C
(
c
Ë¯## 
LL


	)

288 
	#UINT8_C
(
c
Ë
	)
c

289 
	#UINT16_C
(
c
Ë
	)
c

290 
	#UINT32_C
(
c
Ë¯## 
U


	)

291 #i‡
__WORDSIZE
 == 64

292 
	#UINT64_C
(
c
Ë¯## 
UL


	)

294 
	#UINT64_C
(
c
Ë¯## 
ULL


	)

298 #i‡
__WORDSIZE
 == 64

299 
	#INTMAX_C
(
c
Ë¯## 
L


	)

300 
	#UINTMAX_C
(
c
Ë¯## 
UL


	)

302 
	#INTMAX_C
(
c
Ë¯## 
LL


	)

303 
	#UINTMAX_C
(
c
Ë¯## 
ULL


	)

	@/usr/include/stdio.h

23 #i‚de‡
_STDIO_H


25 #i‡!
deföed
 
__√ed_FILE
 && !deföed 
__√ed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<„©uªs.h
>

29 
	g__BEGIN_DECLS


31 
	#__√ed_size_t


	)

32 
	#__√ed_NULL


	)

33 
	~<°ddef.h
>

35 
	~<bôs/ty≥s.h
>

36 
	#__√ed_FILE


	)

37 
	#__√ed___FILE


	)

41 #i‡!
deföed
 
__FILE_deföed
 && deföed 
__√ed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #i‡
deföed
 
__USE_LARGEFILE64
 || deföed 
__USE_SVID
 || deföed 
__USE_POSIX
 \

51 || 
deföed
 
	g__USE_BSD
 || deföed 
	g__USE_ISOC99
 || deföed 
	g__USE_XOPEN
 \

52 || 
deföed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_deföed
 1

	)

58 #unde‡
__√ed_FILE


61 #i‡!
deföed
 
____FILE_deföed
 && deföed 
__√ed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_deföed
 1

	)

68 #unde‡
__√ed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8


77 #ifde‡
__GNUC__


78 #i‚de‡
_VA_LIST_DEFINED


79 
_G_va_li°
 
	tva_li°
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<°d¨g.h
>

87 #ifde‡
__USE_XOPEN2K8


88 #i‚de‡
__off_t_deföed


89 #i‚de‡
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_deföed


	)

96 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_deföed


	)

101 #i‚de‡
__ssize_t_deföed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_deföed


	)

108 
__BEGIN_NAMESPACE_STD


109 #i‚de‡
__USE_FILE_OFFSET64


110 
_G_Âos_t
 
	tÂos_t
;

112 
_G_Âos64_t
 
	tÂos_t
;

114 
__END_NAMESPACE_STD


115 #ifde‡
__USE_LARGEFILE64


116 
_G_Âos64_t
 
	tÂos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #i‚de‡
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #i‚de‡
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifde‡
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN


151 
	#P_tmpdú
 "/tmp"

	)

164 
	~<bôs/°dio_lim.h
>

168 
_IO_FILE
 *
°dö
;

169 
_IO_FILE
 *
°dout
;

170 
_IO_FILE
 *
°dîr
;

172 
	#°dö
 
°dö


	)

173 
	#°dout
 
°dout


	)

174 
	#°dîr
 
°dîr


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$ªmove
 (c⁄° *
__fûíame
Ë
__THROW
;

180 
	$ª«me
 (c⁄° *
__ﬁd
, c⁄° *
__√w
Ë
__THROW
;

181 
__END_NAMESPACE_STD


183 #ifde‡
__USE_ATFILE


185 
	$ª«mót
 (
__ﬁdfd
, c⁄° *
__ﬁd
, 
__√wfd
,

186 c⁄° *
__√w
Ë
__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #i‚de‡
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfûe
 (Ë
__wur
;

197 #ifde‡
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfûe
, (), 
tmpfûe64
Ë
__wur
;

200 
	#tmpfûe
 
tmpfûe64


	)

204 #ifde‡
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfûe64
 (Ë
__wur
;

209 *
	$tm≤am
 (*
__s
Ë
__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifde‡
__USE_MISC


215 *
	$tm≤am_r
 (*
__s
Ë
__THROW
 
__wur
;

219 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN


227 *
	$ãm≤am
 (c⁄° *
__dú
, c⁄° *
__pfx
)

228 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`f˛o£
 (
FILE
 *
__°ªam
);

242 
	`fÊush
 (
FILE
 *
__°ªam
);

243 
__END_NAMESPACE_STD


245 #ifde‡
__USE_MISC


252 
	`fÊush_u∆ocked
 (
FILE
 *
__°ªam
);

255 #ifde‡
__USE_GNU


262 
	`f˛o£Æl
 ();

266 
__BEGIN_NAMESPACE_STD


267 #i‚de‡
__USE_FILE_OFFSET64


272 
FILE
 *
	$f›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

273 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

278 
FILE
 *
	$‰e›í
 (c⁄° *
__ª°ri˘
 
__fûíame
,

279 c⁄° *
__ª°ri˘
 
__modes
,

280 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

282 #ifde‡
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
f›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

284 c⁄° *
__ª°ri˘
 
__modes
), 
f›í64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
‰e›í
, (c⁄° *
__ª°ri˘
 
__fûíame
,

287 c⁄° *
__ª°ri˘
 
__modes
,

288 
FILE
 *
__ª°ri˘
 
__°ªam
), 
‰e›í64
)

289 
__wur
;

291 
	#f›í
 
f›í64


	)

292 
	#‰e›í
 
‰e›í64


	)

295 
__END_NAMESPACE_STD


296 #ifde‡
__USE_LARGEFILE64


297 
FILE
 *
	$f›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

298 c⁄° *
__ª°ri˘
 
__modes
Ë
__wur
;

299 
FILE
 *
	$‰e›í64
 (c⁄° *
__ª°ri˘
 
__fûíame
,

300 c⁄° *
__ª°ri˘
 
__modes
,

301 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fd›í
 (
__fd
, c⁄° *
__modes
Ë
__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$f›ícookõ
 (*
__ª°ri˘
 
__magic_cookõ
,

313 c⁄° *
__ª°ri˘
 
__modes
,

314 
_IO_cookõ_io_fun˘i⁄s_t
 
__io_funcs
Ë
__THROW
 
__wur
;

317 #ifde‡
__USE_XOPEN2K8


319 
FILE
 *
	$fmem›í
 (*
__s
, 
size_t
 
__Àn
, c⁄° *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$›í_mem°ªam
 (**
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$£tbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
Ë
__THROW
;

336 
	$£tvbuf
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

337 
__modes
, 
size_t
 
__n
Ë
__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_BSD


343 
	$£tbuf„r
 (
FILE
 *
__ª°ri˘
 
__°ªam
, *__ª°ri˘ 
__buf
,

344 
size_t
 
__size
Ë
__THROW
;

347 
	$£éöebuf
 (
FILE
 *
__°ªam
Ë
__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`Ârötf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

357 c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

362 
	`¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...);

364 
	$•rötf
 (*
__ª°ri˘
 
__s
,

365 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROWNL
;

371 
	`vÂrötf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

372 
_G_va_li°
 
__¨g
);

377 
	`v¥ötf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
);

379 
	$v•rötf
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

380 
_G_va_li°
 
__¨g
Ë
__THROWNL
;

381 
__END_NAMESPACE_STD


383 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_ISOC99
 || deföed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

387 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

388 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 4)));

390 
	$v¢¥ötf
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxÀn
,

391 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

392 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifde‡
__USE_GNU


399 
	$va•rötf
 (**
__ª°ri˘
 
__±r
, c⁄° *__ª°ri˘ 
__f
,

400 
_G_va_li°
 
__¨g
)

401 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 0))Ë
__wur
;

402 
	$__a•rötf
 (**
__ª°ri˘
 
__±r
,

403 c⁄° *
__ª°ri˘
 
__fmt
, ...)

404 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

405 
	$a•rötf
 (**
__ª°ri˘
 
__±r
,

406 c⁄° *
__ª°ri˘
 
__fmt
, ...)

407 
__THROWNL
 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__¥ötf__
, 2, 3))Ë
__wur
;

410 #ifde‡
__USE_XOPEN2K8


412 
	$vd¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
,

413 
_G_va_li°
 
__¨g
)

414 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

415 
	$d¥ötf
 (
__fd
, c⁄° *
__ª°ri˘
 
__fmt
, ...)

416 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

426 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

431 
	$sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

433 
	$ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

434 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

436 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__USE_GNU
 \

437 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

438 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

439 #ifde‡
__REDIRECT


443 
	`__REDIRECT
 (
fsˇnf
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

444 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

445 
__isoc99_fsˇnf
Ë
__wur
;

446 
	`__REDIRECT
 (
sˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

447 
__isoc99_sˇnf
Ë
__wur
;

448 
	`__REDIRECT_NTH
 (
ssˇnf
, (c⁄° *
__ª°ri˘
 
__s
,

449 c⁄° *
__ª°ri˘
 
__f‹m©
, ...),

450 
__isoc99_ssˇnf
);

452 
	$__isoc99_fsˇnf
 (
FILE
 *
__ª°ri˘
 
__°ªam
,

453 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

454 
	$__isoc99_sˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__wur
;

455 
	$__isoc99_ssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

456 c⁄° *
__ª°ri˘
 
__f‹m©
, ...Ë
__THROW
;

457 
	#fsˇnf
 
__isoc99_fsˇnf


	)

458 
	#sˇnf
 
__isoc99_sˇnf


	)

459 
	#ssˇnf
 
__isoc99_ssˇnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__f‹m©
,

472 
_G_va_li°
 
__¨g
)

473 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

479 
	$vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

480 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

483 
	$vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

484 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
)

485 
__THROW
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

487 #i‡!
deföed
 
__USE_GNU
 \

488 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

489 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

490 #ifde‡
__REDIRECT


494 
	`__REDIRECT
 (
vfsˇnf
,

495 (
FILE
 *
__ª°ri˘
 
__s
,

496 c⁄° *
__ª°ri˘
 
__f‹m©
, 
_G_va_li°
 
__¨g
),

497 
__isoc99_vfsˇnf
)

498 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 2, 0))Ë
__wur
;

499 
	`__REDIRECT
 (
vsˇnf
, (c⁄° *
__ª°ri˘
 
__f‹m©
,

500 
_G_va_li°
 
__¨g
), 
__isoc99_vsˇnf
)

501 
	`__©åibuã__
 ((
	$__f‹m©__
 (
__sˇnf__
, 1, 0))Ë
__wur
;

502 
	`__REDIRECT_NTH
 (
vssˇnf
,

503 (c⁄° *
__ª°ri˘
 
__s
,

504 c⁄° *
__ª°ri˘
 
__f‹m©
,

505 
_G_va_li°
 
__¨g
), 
__isoc99_vssˇnf
)

506 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__sˇnf__
, 2, 0)));

508 
	$__isoc99_vfsˇnf
 (
FILE
 *
__ª°ri˘
 
__s
,

509 c⁄° *
__ª°ri˘
 
__f‹m©
,

510 
_G_va_li°
 
__¨g
Ë
__wur
;

511 
	$__isoc99_vsˇnf
 (c⁄° *
__ª°ri˘
 
__f‹m©
,

512 
_G_va_li°
 
__¨g
Ë
__wur
;

513 
	$__isoc99_vssˇnf
 (c⁄° *
__ª°ri˘
 
__s
,

514 c⁄° *
__ª°ri˘
 
__f‹m©
,

515 
_G_va_li°
 
__¨g
Ë
__THROW
;

516 
	#vfsˇnf
 
__isoc99_vfsˇnf


	)

517 
	#vsˇnf
 
__isoc99_vsˇnf


	)

518 
	#vssˇnf
 
__isoc99_vssˇnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fgëc
 (
FILE
 *
__°ªam
);

532 
	`gëc
 (
FILE
 *
__°ªam
);

538 
	`gëch¨
 ();

539 
__END_NAMESPACE_STD


543 
	#gëc
(
_Â
Ë
	`_IO_gëc
 (_Â)

	)

545 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


550 
	`gëc_u∆ocked
 (
FILE
 *
__°ªam
);

551 
	`gëch¨_u∆ocked
 ();

554 #ifde‡
__USE_MISC


561 
	`fgëc_u∆ocked
 (
FILE
 *
__°ªam
);

565 
__BEGIN_NAMESPACE_STD


573 
	`Âutc
 (
__c
, 
FILE
 *
__°ªam
);

574 
	`putc
 (
__c
, 
FILE
 *
__°ªam
);

580 
	`putch¨
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_Â
Ë
	`_IO_putc
 (_ch, _Â)

	)

587 #ifde‡
__USE_MISC


594 
	`Âutc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

597 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


602 
	`putc_u∆ocked
 (
__c
, 
FILE
 *
__°ªam
);

603 
	`putch¨_u∆ocked
 (
__c
);

607 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_MISC
 \

608 || (
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

610 
	`gëw
 (
FILE
 *
__°ªam
);

613 
	`putw
 (
__w
, 
FILE
 *
__°ªam
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fgës
 (*
__ª°ri˘
 
__s
, 
__n
, 
FILE
 *__ª°ri˘ 
__°ªam
)

623 
__wur
;

625 #i‡!
deföed
 
__USE_ISOC11
 \

626 || (
deföed
 
__˝lu•lus
 && __cplusplus <= 201103L)

638 *
	$gës
 (*
__s
Ë
__wur
 
__©åibuã_dïªˇãd__
;

640 
__END_NAMESPACE_STD


642 #ifde‡
__USE_GNU


649 *
	$fgës_u∆ocked
 (*
__ª°ri˘
 
__s
, 
__n
,

650 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__gëdñim
 (**
__ª°ri˘
 
__löïå
,

666 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

667 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

668 
_IO_ssize_t
 
	$gëdñim
 (**
__ª°ri˘
 
__löïå
,

669 
size_t
 *
__ª°ri˘
 
__n
, 
__dñimôî
,

670 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

678 
_IO_ssize_t
 
	$gëlöe
 (**
__ª°ri˘
 
__löïå
,

679 
size_t
 *
__ª°ri˘
 
__n
,

680 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`Âuts
 (c⁄° *
__ª°ri˘
 
__s
, 
FILE
 *__ª°ri˘ 
__°ªam
);

695 
	`puts
 (c⁄° *
__s
);

702 
	`ungëc
 (
__c
, 
FILE
 *
__°ªam
);

709 
size_t
 
	$‰ód
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

715 
size_t
 
	`fwrôe
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

716 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifde‡
__USE_GNU


726 
	`Âuts_u∆ocked
 (c⁄° *
__ª°ri˘
 
__s
,

727 
FILE
 *
__ª°ri˘
 
__°ªam
);

730 #ifde‡
__USE_MISC


737 
size_t
 
	$‰ód_u∆ocked
 (*
__ª°ri˘
 
__±r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
Ë
__wur
;

739 
size_t
 
	`fwrôe_u∆ocked
 (c⁄° *
__ª°ri˘
 
__±r
, size_à
__size
,

740 
size_t
 
__n
, 
FILE
 *
__ª°ri˘
 
__°ªam
);

744 
__BEGIN_NAMESPACE_STD


749 
	`f£ek
 (
FILE
 *
__°ªam
, 
__off
, 
__whí˚
);

754 
	$·ñl
 (
FILE
 *
__°ªam
Ë
__wur
;

759 
	`ªwöd
 (
FILE
 *
__°ªam
);

760 
__END_NAMESPACE_STD


767 #i‡
deföed
 
__USE_LARGEFILE
 || deföed 
__USE_XOPEN2K


768 #i‚de‡
__USE_FILE_OFFSET64


773 
	`f£eko
 (
FILE
 *
__°ªam
, 
__off_t
 
__off
, 
__whí˚
);

778 
__off_t
 
	$·ñlo
 (
FILE
 *
__°ªam
Ë
__wur
;

780 #ifde‡
__REDIRECT


781 
	`__REDIRECT
 (
f£eko
,

782 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
),

783 
f£eko64
);

784 
__off64_t
 
	`__REDIRECT
 (
·ñlo
, (
FILE
 *
__°ªam
), 
·ñlo64
);

786 
	#f£eko
 
f£eko64


	)

787 
	#·ñlo
 
·ñlo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #i‚de‡
__USE_FILE_OFFSET64


798 
	`fgëpos
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos_t
 *__ª°ri˘ 
__pos
);

803 
	`f£ços
 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
);

805 #ifde‡
__REDIRECT


806 
	`__REDIRECT
 (
fgëpos
, (
FILE
 *
__ª°ri˘
 
__°ªam
,

807 
Âos_t
 *
__ª°ri˘
 
__pos
), 
fgëpos64
);

808 
	`__REDIRECT
 (
f£ços
,

809 (
FILE
 *
__°ªam
, c⁄° 
Âos_t
 *
__pos
), 
f£ços64
);

811 
	#fgëpos
 
fgëpos64


	)

812 
	#f£ços
 
f£ços64


	)

815 
__END_NAMESPACE_STD


817 #ifde‡
__USE_LARGEFILE64


818 
	`f£eko64
 (
FILE
 *
__°ªam
, 
__off64_t
 
__off
, 
__whí˚
);

819 
__off64_t
 
	$·ñlo64
 (
FILE
 *
__°ªam
Ë
__wur
;

820 
	`fgëpos64
 (
FILE
 *
__ª°ri˘
 
__°ªam
, 
Âos64_t
 *__ª°ri˘ 
__pos
);

821 
	`f£ços64
 (
FILE
 *
__°ªam
, c⁄° 
Âos64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$˛óªº
 (
FILE
 *
__°ªam
Ë
__THROW
;

828 
	$„of
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

830 
	$„º‹
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifde‡
__USE_MISC


835 
	$˛óªº_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
;

836 
	$„of_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

837 
	$„º‹_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`≥º‹
 (c⁄° *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<bôs/sys_îæi°.h
>

856 #ifdef 
__USE_POSIX


858 
	$fûío
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

861 #ifde‡
__USE_MISC


863 
	$fûío_u∆ocked
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

867 #i‡(
deföed
 
__USE_POSIX2
 || deföed 
__USE_SVID
 || deföed 
__USE_BSD
 || \

868 
deföed
 
__USE_MISC
)

873 
FILE
 *
	$p›í
 (c⁄° *
__comm™d
, c⁄° *
__modes
Ë
__wur
;

879 
	`p˛o£
 (
FILE
 *
__°ªam
);

883 #ifdef 
__USE_POSIX


885 *
	$˘îmid
 (*
__s
Ë
__THROW
;

889 #ifde‡
__USE_XOPEN


891 *
	`cu£rid
 (*
__s
);

895 #ifdef 
__USE_GNU


896 
ob°ack
;

899 
	$ob°ack_¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

900 c⁄° *
__ª°ri˘
 
__f‹m©
, ...)

901 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 3)));

902 
	$ob°ack_v¥ötf
 (
ob°ack
 *
__ª°ri˘
 
__ob°ack
,

903 c⁄° *
__ª°ri˘
 
__f‹m©
,

904 
_G_va_li°
 
__¨gs
)

905 
__THROWNL
 
	`__©åibuã__
 ((
	`__f‹m©__
 (
__¥ötf__
, 2, 0)));

909 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


913 
	$Êockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

917 
	$·rylockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
 
__wur
;

920 
	$fu∆ockfûe
 (
FILE
 *
__°ªam
Ë
__THROW
;

923 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


927 
	#__√ed_gë›t


	)

928 
	~<gë›t.h
>

933 #ifde‡
__USE_EXTERN_INLINES


934 
	~<bôs/°dio.h
>

936 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__exã∫_Æways_ölöe


937 
	~<bôs/°dio2.h
>

939 #ifde‡
__LDBL_COMPAT


940 
	~<bôs/°dio-ldbl.h
>

943 
__END_DECLS


	@/usr/include/stdlib.h

22 #i‚def 
_STDLIB_H


24 
	~<„©uªs.h
>

27 
	#__√ed_size_t


	)

28 #i‚de‡
__√ed_mÆloc_™d_ˇŒoc


29 
	#__√ed_wch¨_t


	)

30 
	#__√ed_NULL


	)

32 
	~<°ddef.h
>

34 
	g__BEGIN_DECLS


36 #i‚de‡
__√ed_mÆloc_™d_ˇŒoc


37 
	#_STDLIB_H
 1

	)

39 #i‡(
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K8
Ë&& !deföed 
_SYS_WAIT_H


41 
	~<bôs/waôÊags.h
>

42 
	~<bôs/waô°©us.h
>

44 #ifde‡
__USE_BSD


49 #i‡
deföed
 
__GNUC__
 && !deföed 
__˝lu•lus


50 
	#__WAIT_INT
(
°©us
) \

51 (
	`__exãnsi⁄__
 (((uni⁄ { 
	`__ty≥of
(
°©us
Ë
__ö
; 
__i
; }) \

52 { .
__ö
 = (
°©us
Ë}).
__i
))

	)

54 
	#__WAIT_INT
(
°©us
Ë(*(*Ë&(°©us))

	)

62 #i‡!
deföed
 
__GNUC__
 || __GNUC__ < 2 || deföed 
__˝lu•lus


63 
	#__WAIT_STATUS
 *

	)

64 
	#__WAIT_STATUS_DEFN
 *

	)

69 
waô
 *
	m__u±r
;

70 *
	m__ùå
;

71 } 
	t__WAIT_STATUS
 
	t__©åibuã__
 ((
	t__å™•¨ít_uni⁄__
));

72 
	#__WAIT_STATUS_DEFN
 *

	)

77 
	#__WAIT_INT
(
°©us
Ë(°©us)

	)

78 
	#__WAIT_STATUS
 *

	)

79 
	#__WAIT_STATUS_DEFN
 *

	)

84 
	#WEXITSTATUS
(
°©us
Ë
	`__WEXITSTATUS
 (
	`__WAIT_INT
 (°©us))

	)

85 
	#WTERMSIG
(
°©us
Ë
	`__WTERMSIG
 (
	`__WAIT_INT
 (°©us))

	)

86 
	#WSTOPSIG
(
°©us
Ë
	`__WSTOPSIG
 (
	`__WAIT_INT
 (°©us))

	)

87 
	#WIFEXITED
(
°©us
Ë
	`__WIFEXITED
 (
	`__WAIT_INT
 (°©us))

	)

88 
	#WIFSIGNALED
(
°©us
Ë
	`__WIFSIGNALED
 (
	`__WAIT_INT
 (°©us))

	)

89 
	#WIFSTOPPED
(
°©us
Ë
	`__WIFSTOPPED
 (
	`__WAIT_INT
 (°©us))

	)

90 #ifde‡
__WIFCONTINUED


91 
	#WIFCONTINUED
(
°©us
Ë
	`__WIFCONTINUED
 (
	`__WAIT_INT
 (°©us))

	)

95 
__BEGIN_NAMESPACE_STD


99 
	mquŸ
;

100 
	mªm
;

101 } 
	tdiv_t
;

104 #i‚de‡
__ldiv_t_deföed


107 
	mquŸ
;

108 
	mªm
;

109 } 
	tldiv_t
;

110 
	#__ldiv_t_deföed
 1

	)

112 
	g__END_NAMESPACE_STD


114 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__Œdiv_t_deföed


115 
__BEGIN_NAMESPACE_C99


117 
__exãnsi⁄__
 struct

119 
	mquŸ
;

120 
	mªm
;

121 } 
	tŒdiv_t
;

122 
	#__Œdiv_t_deföed
 1

	)

123 
	g__END_NAMESPACE_C99


128 
	#RAND_MAX
 2147483647

	)

133 
	#EXIT_FAILURE
 1

	)

134 
	#EXIT_SUCCESS
 0

	)

138 
	#MB_CUR_MAX
 (
	`__˘y≥_gë_mb_cur_max
 ())

	)

139 
size_t
 
	$__˘y≥_gë_mb_cur_max
 (Ë
__THROW
 
__wur
;

142 
__BEGIN_NAMESPACE_STD


144 
	$©of
 (c⁄° *
__≈å
)

145 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

147 
	$©oi
 (c⁄° *
__≈å
)

148 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

150 
	$©ﬁ
 (c⁄° *
__≈å
)

151 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

152 
__END_NAMESPACE_STD


154 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_MISC


155 
__BEGIN_NAMESPACE_C99


157 
__exãnsi⁄__
 
	$©ﬁl
 (c⁄° *
__≈å
)

158 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

159 
__END_NAMESPACE_C99


162 
__BEGIN_NAMESPACE_STD


164 
	$°πod
 (c⁄° *
__ª°ri˘
 
__≈å
,

165 **
__ª°ri˘
 
__íd±r
)

166 
__THROW
 
	`__n⁄nuŒ
 ((1));

167 
__END_NAMESPACE_STD


169 #ifdef 
__USE_ISOC99


170 
__BEGIN_NAMESPACE_C99


172 
	$°πof
 (c⁄° *
__ª°ri˘
 
__≈å
,

173 **
__ª°ri˘
 
__íd±r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

175 
	$°πﬁd
 (c⁄° *
__ª°ri˘
 
__≈å
,

176 **
__ª°ri˘
 
__íd±r
)

177 
__THROW
 
	`__n⁄nuŒ
 ((1));

178 
__END_NAMESPACE_C99


181 
__BEGIN_NAMESPACE_STD


183 
	$°πﬁ
 (c⁄° *
__ª°ri˘
 
__≈å
,

184 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

185 
__THROW
 
	`__n⁄nuŒ
 ((1));

187 
	$°πoul
 (c⁄° *
__ª°ri˘
 
__≈å
,

188 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

189 
__THROW
 
	`__n⁄nuŒ
 ((1));

190 
__END_NAMESPACE_STD


192 #ifde‡
__USE_BSD


194 
__exãnsi⁄__


195 
	$°πoq
 (c⁄° *
__ª°ri˘
 
__≈å
,

196 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

197 
__THROW
 
	`__n⁄nuŒ
 ((1));

199 
__exãnsi⁄__


200 
	$°πouq
 (c⁄° *
__ª°ri˘
 
__≈å
,

201 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

202 
__THROW
 
	`__n⁄nuŒ
 ((1));

205 #i‡
deföed
 
__USE_ISOC99
 || deföed 
__USE_MISC


206 
__BEGIN_NAMESPACE_C99


208 
__exãnsi⁄__


209 
	$°πﬁl
 (c⁄° *
__ª°ri˘
 
__≈å
,

210 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

211 
__THROW
 
	`__n⁄nuŒ
 ((1));

213 
__exãnsi⁄__


214 
	$°πouŒ
 (c⁄° *
__ª°ri˘
 
__≈å
,

215 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

216 
__THROW
 
	`__n⁄nuŒ
 ((1));

217 
__END_NAMESPACE_C99


221 #ifde‡
__USE_GNU


235 
	~<xloˇÀ.h
>

239 
	$°πﬁ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

240 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

241 
__loˇÀ_t
 
__loc
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

243 
	$°πoul_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

244 **
__ª°ri˘
 
__íd±r
,

245 
__ba£
, 
__loˇÀ_t
 
__loc
)

246 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

248 
__exãnsi⁄__


249 
	$°πﬁl_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

250 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

251 
__loˇÀ_t
 
__loc
)

252 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

254 
__exãnsi⁄__


255 
	$°πouŒ_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

256 **
__ª°ri˘
 
__íd±r
,

257 
__ba£
, 
__loˇÀ_t
 
__loc
)

258 
__THROW
 
	`__n⁄nuŒ
 ((1, 4));

260 
	$°πod_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

261 **
__ª°ri˘
 
__íd±r
, 
__loˇÀ_t
 
__loc
)

262 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

264 
	$°πof_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

265 **
__ª°ri˘
 
__íd±r
, 
__loˇÀ_t
 
__loc
)

266 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

268 
	$°πﬁd_l
 (c⁄° *
__ª°ri˘
 
__≈å
,

269 **
__ª°ri˘
 
__íd±r
,

270 
__loˇÀ_t
 
__loc
)

271 
__THROW
 
	`__n⁄nuŒ
 ((1, 3));

275 #ifde‡
__USE_EXTERN_INLINES


276 
__BEGIN_NAMESPACE_STD


277 
__exã∫_ölöe
 

278 
	`__NTH
 (
	$©oi
 (c⁄° *
__≈å
))

280  (Ë
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

281 
	}
}

282 
__exã∫_ölöe
 

283 
__NTH
 (
	$©ﬁ
 (c⁄° *
__≈å
))

285  
	`°πﬁ
 (
__≈å
, (**Ë
NULL
, 10);

286 
	}
}

287 
	g__END_NAMESPACE_STD


289 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_ISOC99


290 
__BEGIN_NAMESPACE_C99


291 
__exãnsi⁄__
 
__exã∫_ölöe
 

292 
__NTH
 (
	$©ﬁl
 (c⁄° *
__≈å
))

294  
	`°πﬁl
 (
__≈å
, (**Ë
NULL
, 10);

295 
	}
}

296 
	g__END_NAMESPACE_C99


301 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN_EXTENDED


305 *
	$l64a
 (
__n
Ë
__THROW
 
__wur
;

308 
	$a64l
 (c⁄° *
__s
)

309 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

313 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_BSD


314 
	~<sys/ty≥s.h
>

321 
	$øndom
 (Ë
__THROW
;

324 
	$§™dom
 (
__£ed
Ë
__THROW
;

330 *
	$öô°©e
 (
__£ed
, *
__°©ebuf
,

331 
size_t
 
__°©ñí
Ë
__THROW
 
	`__n⁄nuŒ
 ((2));

335 *
	$£t°©e
 (*
__°©ebuf
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

338 #ifde‡
__USE_MISC


343 
	søndom_d©a


345 
öt32_t
 *
Âå
;

346 
öt32_t
 *
Ωå
;

347 
öt32_t
 *
°©e
;

348 
ønd_ty≥
;

349 
ønd_deg
;

350 
ønd_£p
;

351 
öt32_t
 *
íd_±r
;

354 
	$øndom_r
 (
øndom_d©a
 *
__ª°ri˘
 
__buf
,

355 
öt32_t
 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

357 
	$§™dom_r
 (
__£ed
, 
øndom_d©a
 *
__buf
)

358 
__THROW
 
	`__n⁄nuŒ
 ((2));

360 
	$öô°©e_r
 (
__£ed
, *
__ª°ri˘
 
__°©ebuf
,

361 
size_t
 
__°©ñí
,

362 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

363 
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

365 
	$£t°©e_r
 (*
__ª°ri˘
 
__°©ebuf
,

366 
øndom_d©a
 *
__ª°ri˘
 
__buf
)

367 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

372 
__BEGIN_NAMESPACE_STD


374 
	$ønd
 (Ë
__THROW
;

376 
	$§™d
 (
__£ed
Ë
__THROW
;

377 
__END_NAMESPACE_STD


379 #ifde‡
__USE_POSIX


381 
	$ønd_r
 (*
__£ed
Ë
__THROW
;

385 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN


389 
	$dønd48
 (Ë
__THROW
;

390 
	$î™d48
 (
__xsubi
[3]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

393 
	$Ã™d48
 (Ë
__THROW
;

394 
	$ƒ™d48
 (
__xsubi
[3])

395 
__THROW
 
	`__n⁄nuŒ
 ((1));

398 
	$mønd48
 (Ë
__THROW
;

399 
	$jønd48
 (
__xsubi
[3])

400 
__THROW
 
	`__n⁄nuŒ
 ((1));

403 
	$§™d48
 (
__£edvÆ
Ë
__THROW
;

404 *
	$£ed48
 (
__£ed16v
[3])

405 
__THROW
 
	`__n⁄nuŒ
 ((1));

406 
	$lc⁄g48
 (
__∑øm
[7]Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

408 #ifde‡
__USE_MISC


412 
	sdønd48_d©a


414 
__x
[3];

415 
__ﬁd_x
[3];

416 
__c
;

417 
__öô
;

418 
__exãnsi⁄__
 
__a
;

423 
	$dønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

424 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

425 
	$î™d48_r
 (
__xsubi
[3],

426 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

427 *
__ª°ri˘
 
__ªsu…
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

430 
	$Ã™d48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

431 *
__ª°ri˘
 
__ªsu…
)

432 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

433 
	$ƒ™d48_r
 (
__xsubi
[3],

434 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

435 *
__ª°ri˘
 
__ªsu…
)

436 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

439 
	$mønd48_r
 (
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

440 *
__ª°ri˘
 
__ªsu…
)

441 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

442 
	$jønd48_r
 (
__xsubi
[3],

443 
dønd48_d©a
 *
__ª°ri˘
 
__buf„r
,

444 *
__ª°ri˘
 
__ªsu…
)

445 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

448 
	$§™d48_r
 (
__£edvÆ
, 
dønd48_d©a
 *
__buf„r
)

449 
__THROW
 
	`__n⁄nuŒ
 ((2));

451 
	$£ed48_r
 (
__£ed16v
[3],

452 
dønd48_d©a
 *
__buf„r
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

454 
	$lc⁄g48_r
 (
__∑øm
[7],

455 
dønd48_d©a
 *
__buf„r
)

456 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

462 #i‚de‡
__mÆloc_™d_ˇŒoc_deföed


463 
	#__mÆloc_™d_ˇŒoc_deföed


	)

464 
__BEGIN_NAMESPACE_STD


466 *
	$mÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

468 *
	$ˇŒoc
 (
size_t
 
__nmemb
, size_à
__size
)

469 
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

470 
__END_NAMESPACE_STD


473 #i‚de‡
__√ed_mÆloc_™d_ˇŒoc


474 
__BEGIN_NAMESPACE_STD


480 *
	$ªÆloc
 (*
__±r
, 
size_t
 
__size
)

481 
__THROW
 
__©åibuã_w¨n_unu£d_ªsu…__
;

483 
	$‰ì
 (*
__±r
Ë
__THROW
;

484 
__END_NAMESPACE_STD


486 #ifdef 
__USE_MISC


488 
	$c‰ì
 (*
__±r
Ë
__THROW
;

491 #i‡
deföed
 
__USE_GNU
 || deföed 
__USE_BSD
 || deföed 
__USE_MISC


492 
	~<Æloˇ.h
>

495 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

496 || 
deföed
 
__USE_BSD


498 *
	$vÆloc
 (
size_t
 
__size
Ë
__THROW
 
__©åibuã_mÆloc__
 
__wur
;

501 #ifde‡
__USE_XOPEN2K


503 
	$posix_memÆign
 (**
__mem±r
, 
size_t
 
__Æignmít
, size_à
__size
)

504 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

507 #ifde‡
__USE_ISOC11


509 *
	$Æig√d_Æloc
 (
size_t
 
__Æignmít
, size_à
__size
)

510 
__THROW
 
__©åibuã_mÆloc__
 
	`__©åibuã_Æloc_size__
 ((2)Ë
__wur
;

513 
__BEGIN_NAMESPACE_STD


515 
	$ab‹t
 (Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

519 
	`©exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

521 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


523 #ifde‡
__˝lu•lus


524 "C++" 
	`©_quick_exô
 ((*
__func
) ())

525 
__THROW
 
	`__asm
 ("©_quick_exô"Ë
	`__n⁄nuŒ
 ((1));

527 
	`©_quick_exô
 ((*
__func
Ë()Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

530 
__END_NAMESPACE_STD


532 #ifdef 
__USE_MISC


535 
	`⁄_exô
 ((*
__func
Ë(
__°©us
, *
__¨g
), *__arg)

536 
__THROW
 
	`__n⁄nuŒ
 ((1));

539 
__BEGIN_NAMESPACE_STD


543 
	$exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

545 #i‡
deföed
 
__USE_ISOC11
 || deföed 
__USE_ISOCXX11


549 
	$quick_exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

551 
__END_NAMESPACE_STD


553 #ifde‡
__USE_ISOC99


554 
__BEGIN_NAMESPACE_C99


557 
	$_Exô
 (
__°©us
Ë
__THROW
 
	`__©åibuã__
 ((
__n‹ëu∫__
));

558 
__END_NAMESPACE_C99


562 
__BEGIN_NAMESPACE_STD


564 *
	$gëív
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

565 
__END_NAMESPACE_STD


567 #ifde‡
__USE_GNU


570 *
	$£cuª_gëív
 (c⁄° *
__«me
)

571 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

574 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN


578 
	$puãnv
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

581 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN2K


584 
	$£ãnv
 (c⁄° *
__«me
, c⁄° *
__vÆue
, 
__ª∂a˚
)

585 
__THROW
 
	`__n⁄nuŒ
 ((2));

588 
	$un£ãnv
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

591 #ifdef 
__USE_MISC


595 
	$˛óªnv
 (Ë
__THROW
;

599 #i‡
deföed
 
__USE_MISC
 \

600 || (
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
)

606 *
	$mkãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

609 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED
 \

610 || 
deföed
 
__USE_XOPEN2K8


619 #i‚de‡
__USE_FILE_OFFSET64


620 
	$mk°emp
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

622 #ifde‡
__REDIRECT


623 
	`__REDIRECT
 (
mk°emp
, (*
__ãm∂©e
), 
mk°emp64
)

624 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

626 
	#mk°emp
 
mk°emp64


	)

629 #ifde‡
__USE_LARGEFILE64


630 
	$mk°emp64
 (*
__ãm∂©e
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

634 #ifde‡
__USE_MISC


641 #i‚de‡
__USE_FILE_OFFSET64


642 
	$mk°emps
 (*
__ãm∂©e
, 
__suffixÀn
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

644 #ifde‡
__REDIRECT


645 
	`__REDIRECT
 (
mk°emps
, (*
__ãm∂©e
, 
__suffixÀn
),

646 
mk°emps64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

648 
	#mk°emps
 
mk°emps64


	)

651 #ifde‡
__USE_LARGEFILE64


652 
	$mk°emps64
 (*
__ãm∂©e
, 
__suffixÀn
)

653 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

657 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN2K8


663 *
	$mkdãmp
 (*
__ãm∂©e
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

666 #ifde‡
__USE_GNU


673 #i‚de‡
__USE_FILE_OFFSET64


674 
	$mko°emp
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

676 #ifde‡
__REDIRECT


677 
	`__REDIRECT
 (
mko°emp
, (*
__ãm∂©e
, 
__Êags
), 
mko°emp64
)

678 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

680 
	#mko°emp
 
mko°emp64


	)

683 #ifde‡
__USE_LARGEFILE64


684 
	$mko°emp64
 (*
__ãm∂©e
, 
__Êags
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

693 #i‚de‡
__USE_FILE_OFFSET64


694 
	$mko°emps
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

695 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

697 #ifde‡
__REDIRECT


698 
	`__REDIRECT
 (
mko°emps
, (*
__ãm∂©e
, 
__suffixÀn
,

699 
__Êags
), 
mko°emps64
)

700 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

702 
	#mko°emps
 
mko°emps64


	)

705 #ifde‡
__USE_LARGEFILE64


706 
	$mko°emps64
 (*
__ãm∂©e
, 
__suffixÀn
, 
__Êags
)

707 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

712 
__BEGIN_NAMESPACE_STD


717 
	$sy°em
 (c⁄° *
__comm™d
Ë
__wur
;

718 
__END_NAMESPACE_STD


721 #ifdef 
__USE_GNU


724 *
	$ˇn⁄iˇlize_fûe_«me
 (c⁄° *
__«me
)

725 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

728 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


734 *
	$ªÆ∑th
 (c⁄° *
__ª°ri˘
 
__«me
,

735 *
__ª°ri˘
 
__ªsﬁved
Ë
__THROW
 
__wur
;

740 #i‚de‡
__COMPAR_FN_T


741 
	#__COMPAR_FN_T


	)

742 (*
	t__com∑r_‚_t
) (const *, const *);

744 #ifdef 
__USE_GNU


745 
__com∑r_‚_t
 
	tcom∑ris⁄_‚_t
;

748 #ifde‡
__USE_GNU


749 (*
	t__com∑r_d_‚_t
) (const *, const *, *);

752 
__BEGIN_NAMESPACE_STD


755 *
	$b£¨ch
 (c⁄° *
__key
, c⁄° *
__ba£
,

756 
size_t
 
__nmemb
, size_à
__size
, 
__com∑r_‚_t
 
__com∑r
)

757 
	`__n⁄nuŒ
 ((1, 2, 5)Ë
__wur
;

759 #ifde‡
__USE_EXTERN_INLINES


760 
	~<bôs/°dlib-b£¨ch.h
>

765 
	$qs‹t
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

766 
__com∑r_‚_t
 
__com∑r
Ë
	`__n⁄nuŒ
 ((1, 4));

767 #ifde‡
__USE_GNU


768 
	$qs‹t_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_à
__size
,

769 
__com∑r_d_‚_t
 
__com∑r
, *
__¨g
)

770 
	`__n⁄nuŒ
 ((1, 4));

775 
	$abs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

776 
	$œbs
 (
__x
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

777 
__END_NAMESPACE_STD


779 #ifde‡
__USE_ISOC99


780 
__exãnsi⁄__
 
	$Œabs
 (
__x
)

781 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

785 
__BEGIN_NAMESPACE_STD


789 
div_t
 
	$div
 (
__numî
, 
__díom
)

790 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

791 
ldiv_t
 
	$ldiv
 (
__numî
, 
__díom
)

792 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

793 
__END_NAMESPACE_STD


795 #ifde‡
__USE_ISOC99


796 
__BEGIN_NAMESPACE_C99


797 
__exãnsi⁄__
 
Œdiv_t
 
	$Œdiv
 (
__numî
,

798 
__díom
)

799 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
)Ë
__wur
;

800 
__END_NAMESPACE_C99


804 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

805 || 
deföed
 
__USE_SVID


812 *
	$ecvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

813 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

818 *
	$fcvt
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

819 *
__ª°ri˘
 
__sign
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

824 *
	$gcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

825 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

828 #ifde‡
__USE_MISC


830 *
	$qecvt
 (
__vÆue
, 
__ndigô
,

831 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

832 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

833 *
	$qfcvt
 (
__vÆue
, 
__ndigô
,

834 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
)

835 
__THROW
 
	`__n⁄nuŒ
 ((3, 4)Ë
__wur
;

836 *
	$qgcvt
 (
__vÆue
, 
__ndigô
, *
__buf
)

837 
__THROW
 
	`__n⁄nuŒ
 ((3)Ë
__wur
;

842 
	$ecvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

843 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

844 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

845 
	$fcvt_r
 (
__vÆue
, 
__ndigô
, *
__ª°ri˘
 
__de˝t
,

846 *
__ª°ri˘
 
__sign
, *__ª°ri˘ 
__buf
,

847 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

849 
	$qecvt_r
 (
__vÆue
, 
__ndigô
,

850 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

851 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

852 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

853 
	$qfcvt_r
 (
__vÆue
, 
__ndigô
,

854 *
__ª°ri˘
 
__de˝t
, *__ª°ri˘ 
__sign
,

855 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

856 
__THROW
 
	`__n⁄nuŒ
 ((3, 4, 5));

860 
__BEGIN_NAMESPACE_STD


863 
	$mbÀn
 (c⁄° *
__s
, 
size_t
 
__n
Ë
__THROW
;

866 
	$mbtowc
 (
wch¨_t
 *
__ª°ri˘
 
__pwc
,

867 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

870 
	$w˘omb
 (*
__s
, 
wch¨_t
 
__wch¨
Ë
__THROW
;

874 
size_t
 
	$mb°owcs
 (
wch¨_t
 *
__ª°ri˘
 
__pwcs
,

875 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
Ë
__THROW
;

877 
size_t
 
	$wc°ombs
 (*
__ª°ri˘
 
__s
,

878 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__pwcs
, 
size_t
 
__n
)

879 
__THROW
;

880 
__END_NAMESPACE_STD


883 #ifde‡
__USE_SVID


888 
	$Ωm©ch
 (c⁄° *
__ª•⁄£
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

892 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


899 
	$gësub›t
 (**
__ª°ri˘
 
__›ti⁄p
,

900 *c⁄° *
__ª°ri˘
 
__tokís
,

901 **
__ª°ri˘
 
__vÆuï
)

902 
__THROW
 
	`__n⁄nuŒ
 ((1, 2, 3)Ë
__wur
;

906 #ifde‡
__USE_XOPEN


908 
	$£tkey
 (c⁄° *
__key
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

914 #ifde‡
__USE_XOPEN2KXSI


916 
	$posix_›í±
 (
__oÊag
Ë
__wur
;

919 #ifde‡
__USE_XOPEN


924 
	$gø¡±
 (
__fd
Ë
__THROW
;

928 
	$u∆ock±
 (
__fd
Ë
__THROW
;

933 *
	$±¢ame
 (
__fd
Ë
__THROW
 
__wur
;

936 #ifde‡
__USE_GNU


940 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

941 
__THROW
 
	`__n⁄nuŒ
 ((2));

944 
	`gë±
 ();

947 #ifde‡
__USE_BSD


951 
	$gëlﬂdavg
 (
__lﬂdavg
[], 
__√Àm
)

952 
__THROW
 
	`__n⁄nuŒ
 ((1));

955 
	~<bôs/°dlib-Êﬂt.h
>

958 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


959 
	~<bôs/°dlib.h
>

961 #ifde‡
__LDBL_COMPAT


962 
	~<bôs/°dlib-ldbl.h
>

966 #unde‡
__√ed_mÆloc_™d_ˇŒoc


968 
__END_DECLS


	@/usr/include/string.h

22 #i‚def 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


30 
	#__√ed_size_t


	)

31 
	#__√ed_NULL


	)

32 
	~<°ddef.h
>

39 #i‡
deföed
 
__˝lu•lus
 && (__˝lu•lu†>199711L || 
__GNUC_PREREQ
 (4, 4))

40 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

44 
__BEGIN_NAMESPACE_STD


46 *
	$mem˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

47 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

50 *
	$memmove
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
)

51 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

52 
__END_NAMESPACE_STD


57 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_BSD
 || deföed 
__USE_XOPEN


58 *
	$memc˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

59 
__c
, 
size_t
 
__n
)

60 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

64 
__BEGIN_NAMESPACE_STD


66 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

69 
	$memcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

70 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

73 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


76 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

77 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

78 c⁄° *
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

79 
__THROW
 
	`__asm
 ("memchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

81 #ifde‡
__OPTIMIZE__


82 
__exã∫_Æways_ölöe
 *

83 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


85  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

88 
__exã∫_Æways_ölöe
 const *

89 
	`memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
Ë
__THROW


91  
	`__buûtö_memchr
 (
__s
, 
__c
, 
__n
);

94 
	}
}

96 *
	$memchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

97 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

99 
__END_NAMESPACE_STD


101 #ifde‡
__USE_GNU


104 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


105 "C++" *
	$øwmemchr
 (*
__s
, 
__c
)

106 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

107 "C++" c⁄° *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

108 
__THROW
 
	`__asm
 ("øwmemchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

110 *
	$øwmemchr
 (c⁄° *
__s
, 
__c
)

111 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

115 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


116 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

117 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

118 "C++" c⁄° *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

119 
__THROW
 
	`__asm
 ("memrchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

121 *
	$memrchr
 (c⁄° *
__s
, 
__c
, 
size_t
 
__n
)

122 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

127 
__BEGIN_NAMESPACE_STD


129 *
	$°r˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

130 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

132 *
	$°∫˝y
 (*
__ª°ri˘
 
__de°
,

133 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

134 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

137 *
	$°rˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

138 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

140 *
	$°∫ˇt
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
,

141 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

144 
	$°rcmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

145 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

147 
	$°∫cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

148 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

151 
	$°rcﬁl
 (c⁄° *
__s1
, c⁄° *
__s2
)

152 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

154 
size_t
 
	$°rx‰m
 (*
__ª°ri˘
 
__de°
,

155 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

156 
__THROW
 
	`__n⁄nuŒ
 ((2));

157 
__END_NAMESPACE_STD


159 #ifde‡
__USE_XOPEN2K8


163 
	~<xloˇÀ.h
>

166 
	$°rcﬁl_l
 (c⁄° *
__s1
, c⁄° *
__s2
, 
__loˇÀ_t
 
__l
)

167 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

169 
size_t
 
	$°rx‰m_l
 (*
__de°
, c⁄° *
__§c
, 
size_t
 
__n
,

170 
__loˇÀ_t
 
__l
Ë
__THROW
 
	`__n⁄nuŒ
 ((2, 4));

173 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 \

174 || 
deföed
 
__USE_XOPEN2K8


176 *
	$°rdup
 (c⁄° *
__s
)

177 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

183 #i‡
deföed
 
__USE_XOPEN2K8


184 *
	$°∫dup
 (c⁄° *
__°rög
, 
size_t
 
__n
)

185 
__THROW
 
__©åibuã_mÆloc__
 
	`__n⁄nuŒ
 ((1));

188 #i‡
deföed
 
__USE_GNU
 && deföed 
__GNUC__


190 
	#°rdu∑
(
s
) \

191 (
__exãnsi⁄__
 \

193 c⁄° *
__ﬁd
 = (
s
); \

194 
size_t
 
__Àn
 = 
	`°æí
 (
__ﬁd
) + 1; \

195 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
); \

196 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

197 
	}
}))

	)

200 
	#°∫du∑
(
s
, 
n
) \

201 (
__exãnsi⁄__
 \

203 c⁄° *
__ﬁd
 = (
s
); \

204 
size_t
 
__Àn
 = 
	`°∫Àn
 (
__ﬁd
, (
n
)); \

205 *
__√w
 = (*Ë
	`__buûtö_Æloˇ
 (
__Àn
 + 1); \

206 
__√w
[
__Àn
] = '\0'; \

207 (*Ë
	`mem˝y
 (
__√w
, 
__ﬁd
, 
__Àn
); \

208 }))

	)

211 
	g__BEGIN_NAMESPACE_STD


213 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


216 *
°rchr
 (*
__s
, 
__c
)

217 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

218 c⁄° *
°rchr
 (c⁄° *
__s
, 
__c
)

219 
__THROW
 
__asm
 ("°rchr"Ë
__©åibuã_puª__
 
__n⁄nuŒ
 ((1));

221 #ifde‡
__OPTIMIZE__


222 
__exã∫_Æways_ölöe
 *

223 
°rchr
 (*
__s
, 
__c
Ë
	g__THROW


225  
__buûtö_°rchr
 (
__s
, 
__c
);

228 
__exã∫_Æways_ölöe
 const *

229 
°rchr
 (c⁄° *
__s
, 
__c
Ë
	g__THROW


231  
__buûtö_°rchr
 (
__s
, 
__c
);

236 *
	$°rchr
 (c⁄° *
__s
, 
__c
)

237 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

240 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


243 *
	`°ºchr
 (*
__s
, 
__c
)

244 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

245 c⁄° *
	`°ºchr
 (c⁄° *
__s
, 
__c
)

246 
__THROW
 
	`__asm
 ("°ºchr"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

248 #ifde‡
__OPTIMIZE__


249 
__exã∫_Æways_ölöe
 *

250 
	`°ºchr
 (*
__s
, 
__c
Ë
__THROW


252  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

255 
__exã∫_Æways_ölöe
 const *

256 
	`°ºchr
 (c⁄° *
__s
, 
__c
Ë
__THROW


258  
	`__buûtö_°ºchr
 (
__s
, 
__c
);

261 
	}
}

263 *
	$°ºchr
 (c⁄° *
__s
, 
__c
)

264 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

266 
__END_NAMESPACE_STD


268 #ifde‡
__USE_GNU


271 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


272 "C++" *
	$°rch∫ul
 (*
__s
, 
__c
)

273 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

274 "C++" c⁄° *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

275 
__THROW
 
	`__asm
 ("°rch∫ul"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

277 *
	$°rch∫ul
 (c⁄° *
__s
, 
__c
)

278 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

282 
__BEGIN_NAMESPACE_STD


285 
size_t
 
	$°rc•n
 (c⁄° *
__s
, c⁄° *
__ªje˘
)

286 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

289 
size_t
 
	$°r•n
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

290 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

292 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


295 *
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
)

296 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

297 c⁄° *
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

298 
__THROW
 
	`__asm
 ("°Ωbrk"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

300 #ifde‡
__OPTIMIZE__


301 
__exã∫_Æways_ölöe
 *

302 
	`°Ωbrk
 (*
__s
, c⁄° *
__ac˚±
Ë
__THROW


304  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

307 
__exã∫_Æways_ölöe
 const *

308 
	`°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
Ë
__THROW


310  
	`__buûtö_°Ωbrk
 (
__s
, 
__ac˚±
);

313 
	}
}

315 *
	$°Ωbrk
 (c⁄° *
__s
, c⁄° *
__ac˚±
)

316 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

319 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


322 *
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

323 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

324 c⁄° *
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

325 
__THROW
 
	`__asm
 ("°r°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

327 #ifde‡
__OPTIMIZE__


328 
__exã∫_Æways_ölöe
 *

329 
	`°r°r
 (*
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


331  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

334 
__exã∫_Æways_ölöe
 const *

335 
	`°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
Ë
__THROW


337  
	`__buûtö_°r°r
 (
__hay°ack
, 
__√edÀ
);

340 
	}
}

342 *
	$°r°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

343 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

348 *
	$°πok
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
)

349 
__THROW
 
	`__n⁄nuŒ
 ((2));

350 
__END_NAMESPACE_STD


354 *
	$__°πok_r
 (*
__ª°ri˘
 
__s
,

355 c⁄° *
__ª°ri˘
 
__dñim
,

356 **
__ª°ri˘
 
__ßve_±r
)

357 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

358 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


359 *
	$°πok_r
 (*
__ª°ri˘
 
__s
, c⁄° *__ª°ri˘ 
__dñim
,

360 **
__ª°ri˘
 
__ßve_±r
)

361 
__THROW
 
	`__n⁄nuŒ
 ((2, 3));

364 #ifde‡
__USE_GNU


366 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


367 "C++" *
	$°rˇ£°r
 (*
__hay°ack
, c⁄° *
__√edÀ
)

368 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

369 "C++" c⁄° *
	$°rˇ£°r
 (c⁄° *
__hay°ack
,

370 c⁄° *
__√edÀ
)

371 
__THROW
 
	`__asm
 ("°rˇ£°r"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

373 *
	$°rˇ£°r
 (c⁄° *
__hay°ack
, c⁄° *
__√edÀ
)

374 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

378 #ifde‡
__USE_GNU


382 *
	$memmem
 (c⁄° *
__hay°ack
, 
size_t
 
__hay°ackÀn
,

383 c⁄° *
__√edÀ
, 
size_t
 
__√edÀÀn
)

384 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 3));

388 *
	$__memp˝y
 (*
__ª°ri˘
 
__de°
,

389 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

390 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

391 *
	$memp˝y
 (*
__ª°ri˘
 
__de°
,

392 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

393 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

397 
__BEGIN_NAMESPACE_STD


399 
size_t
 
	$°æí
 (c⁄° *
__s
)

400 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

401 
__END_NAMESPACE_STD


403 #ifdef 
__USE_XOPEN2K8


406 
size_t
 
	$°∫Àn
 (c⁄° *
__°rög
, 
size_t
 
__maxÀn
)

407 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

411 
__BEGIN_NAMESPACE_STD


413 *
	$°ªº‹
 (
__î∫um
Ë
__THROW
;

414 
__END_NAMESPACE_STD


415 #i‡
deföed
 
__USE_XOPEN2K
 || deföed 
__USE_MISC


423 #i‡
deföed
 
__USE_XOPEN2K
 && !deföed 
__USE_GNU


426 #ifde‡
__REDIRECT_NTH


427 
	`__REDIRECT_NTH
 (
°ªº‹_r
,

428 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
),

429 
__xpg_°ªº‹_r
Ë
	`__n⁄nuŒ
 ((2));

431 
	$__xpg_°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

432 
__THROW
 
	`__n⁄nuŒ
 ((2));

433 
	#°ªº‹_r
 
__xpg_°ªº‹_r


	)

438 *
	$°ªº‹_r
 (
__î∫um
, *
__buf
, 
size_t
 
__buÊí
)

439 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

443 #ifde‡
__USE_XOPEN2K8


445 *
	$°ªº‹_l
 (
__î∫um
, 
__loˇÀ_t
 
__l
Ë
__THROW
;

451 
	$__bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

453 #ifde‡
__USE_BSD


455 
	$bc›y
 (c⁄° *
__§c
, *
__de°
, 
size_t
 
__n
)

456 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

459 
	$bzîo
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

462 
	$bcmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

463 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

466 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


469 *
	`ödex
 (*
__s
, 
__c
)

470 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

471 c⁄° *
	`ödex
 (c⁄° *
__s
, 
__c
)

472 
__THROW
 
	`__asm
 ("ödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

474 #i‡
deföed
 
__OPTIMIZE__
 && !deföed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


475 
__exã∫_Æways_ölöe
 *

476 
	`ödex
 (*
__s
, 
__c
Ë
__THROW


478  
	`__buûtö_ödex
 (
__s
, 
__c
);

481 
__exã∫_Æways_ölöe
 const *

482 
	`ödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


484  
	`__buûtö_ödex
 (
__s
, 
__c
);

487 
	}
}

489 *
	$ödex
 (c⁄° *
__s
, 
__c
)

490 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

494 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


497 *
	`rödex
 (*
__s
, 
__c
)

498 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

499 c⁄° *
	`rödex
 (c⁄° *
__s
, 
__c
)

500 
__THROW
 
	`__asm
 ("rödex"Ë
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

502 #i‡
deföed
 
__OPTIMIZE__
 && !deföed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


503 
__exã∫_Æways_ölöe
 *

504 
	`rödex
 (*
__s
, 
__c
Ë
__THROW


506  
	`__buûtö_rödex
 (
__s
, 
__c
);

509 
__exã∫_Æways_ölöe
 const *

510 
	`rödex
 (c⁄° *
__s
, 
__c
Ë
__THROW


512  
	`__buûtö_rödex
 (
__s
, 
__c
);

515 
	}
}

517 *
	$rödex
 (c⁄° *
__s
, 
__c
)

518 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1));

523 
	$ffs
 (
__i
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

527 #ifdef 
__USE_GNU


528 
	$ff¶
 (
__l
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

529 
__exãnsi⁄__
 
	$ff¶l
 (
__Œ
)

530 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

534 
	$°rˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

535 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

538 
	$°∫ˇ£cmp
 (c⁄° *
__s1
, c⁄° *
__s2
, 
size_t
 
__n
)

539 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

542 #ifdef 
__USE_GNU


545 
	$°rˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

546 
__loˇÀ_t
 
__loc
)

547 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 3));

549 
	$°∫ˇ£cmp_l
 (c⁄° *
__s1
, c⁄° *
__s2
,

550 
size_t
 
__n
, 
__loˇÀ_t
 
__loc
)

551 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2, 4));

554 #ifdef 
__USE_BSD


557 *
	$°r£p
 (**
__ª°ri˘
 
__°rögp
,

558 c⁄° *
__ª°ri˘
 
__dñim
)

559 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

562 #ifdef 
__USE_XOPEN2K8


564 *
	$°rsig«l
 (
__sig
Ë
__THROW
;

567 *
	$__°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

568 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

569 *
	$°p˝y
 (*
__ª°ri˘
 
__de°
, c⁄° *__ª°ri˘ 
__§c
)

570 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

574 *
	$__°≤˝y
 (*
__ª°ri˘
 
__de°
,

575 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

576 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

577 *
	$°≤˝y
 (*
__ª°ri˘
 
__de°
,

578 c⁄° *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

579 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

582 #ifdef 
__USE_GNU


584 
	$°rvîscmp
 (c⁄° *
__s1
, c⁄° *
__s2
)

585 
__THROW
 
__©åibuã_puª__
 
	`__n⁄nuŒ
 ((1, 2));

588 *
	$°r‰y
 (*
__°rög
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

591 *
	$mem‰ob
 (*
__s
, 
size_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

593 #i‚de‡
ba£«me


598 #ifde‡
__CORRECT_ISO_CPP_STRING_H_PROTO


599 "C++" *
	$ba£«me
 (*
__fûíame
)

600 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

601 "C++" c⁄° *
	$ba£«me
 (c⁄° *
__fûíame
)

602 
__THROW
 
	`__asm
 ("ba£«me"Ë
	`__n⁄nuŒ
 ((1));

604 *
	$ba£«me
 (c⁄° *
__fûíame
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

610 #i‡
deföed
 
__GNUC__
 && __GNUC__ >= 2

611 #i‡
deföed
 
__OPTIMIZE__
 && !deföed 
__OPTIMIZE_SIZE__
 \

612 && !
deföed
 
__NO_INLINE__
 && !deföed 
__˝lu•lus


632 
	~<bôs/°rög.h
>

635 
	~<bôs/°rög2.h
>

638 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


640 
	~<bôs/°rög3.h
>

644 
__END_DECLS


	@/usr/include/unistd.h

22 #i‚def 
_UNISTD_H


23 
	#_UNISTD_H
 1

	)

25 
	~<„©uªs.h
>

27 
	g__BEGIN_DECLS


32 #ifde‡
__USE_XOPEN2K8


34 
	#_POSIX_VERSION
 200809L

	)

35 #ñi‡
deföed
 
__USE_XOPEN2K


37 
	#_POSIX_VERSION
 200112L

	)

38 #ñi‡
deföed
 
__USE_POSIX199506


40 
	#_POSIX_VERSION
 199506L

	)

41 #ñi‡
deföed
 
__USE_POSIX199309


43 
	#_POSIX_VERSION
 199309L

	)

46 
	#_POSIX_VERSION
 199009L

	)

52 #ifde‡
__USE_XOPEN2K8


53 
	#__POSIX2_THIS_VERSION
 200809L

	)

55 #ñi‡
deföed
 
__USE_XOPEN2K


57 
	#__POSIX2_THIS_VERSION
 200112L

	)

58 #ñi‡
deföed
 
__USE_POSIX199506


60 
	#__POSIX2_THIS_VERSION
 199506L

	)

63 
	#__POSIX2_THIS_VERSION
 199209L

	)

67 
	#_POSIX2_VERSION
 
__POSIX2_THIS_VERSION


	)

71 
	#_POSIX2_C_BIND
 
__POSIX2_THIS_VERSION


	)

75 
	#_POSIX2_C_DEV
 
__POSIX2_THIS_VERSION


	)

79 
	#_POSIX2_SW_DEV
 
__POSIX2_THIS_VERSION


	)

83 
	#_POSIX2_LOCALEDEF
 
__POSIX2_THIS_VERSION


	)

86 #ifde‡
__USE_XOPEN2K8


87 
	#_XOPEN_VERSION
 700

	)

88 #ñi‡
deföed
 
__USE_XOPEN2K


89 
	#_XOPEN_VERSION
 600

	)

90 #ñi‡
deföed
 
__USE_UNIX98


91 
	#_XOPEN_VERSION
 500

	)

93 
	#_XOPEN_VERSION
 4

	)

97 
	#_XOPEN_XCU_VERSION
 4

	)

100 
	#_XOPEN_XPG2
 1

	)

101 
	#_XOPEN_XPG3
 1

	)

102 
	#_XOPEN_XPG4
 1

	)

105 
	#_XOPEN_UNIX
 1

	)

108 
	#_XOPEN_CRYPT
 1

	)

112 
	#_XOPEN_ENH_I18N
 1

	)

115 
	#_XOPEN_LEGACY
 1

	)

202 
	~<bôs/posix_›t.h
>

205 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


206 
	~<bôs/ívú⁄míts.h
>

210 
	#STDIN_FILENO
 0

	)

211 
	#STDOUT_FILENO
 1

	)

212 
	#STDERR_FILENO
 2

	)

217 
	~<bôs/ty≥s.h
>

219 #i‚def 
__ssize_t_deföed


220 
__ssize_t
 
	tssize_t
;

221 
	#__ssize_t_deföed


	)

224 
	#__√ed_size_t


	)

225 
	#__√ed_NULL


	)

226 
	~<°ddef.h
>

228 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_XOPEN2K


231 #i‚de‡
__gid_t_deföed


232 
__gid_t
 
	tgid_t
;

233 
	#__gid_t_deföed


	)

236 #i‚de‡
__uid_t_deföed


237 
__uid_t
 
	tuid_t
;

238 
	#__uid_t_deföed


	)

241 #i‚de‡
__off_t_deföed


242 #i‚de‡
__USE_FILE_OFFSET64


243 
__off_t
 
	toff_t
;

245 
__off64_t
 
	toff_t
;

247 
	#__off_t_deföed


	)

249 #i‡
deföed
 
__USE_LARGEFILE64
 && !deföed 
__off64_t_deföed


250 
__off64_t
 
	toff64_t
;

251 
	#__off64_t_deföed


	)

254 #i‚de‡
__u£c⁄ds_t_deföed


255 
__u£c⁄ds_t
 
	tu£c⁄ds_t
;

256 
	#__u£c⁄ds_t_deföed


	)

259 #i‚de‡
__pid_t_deföed


260 
__pid_t
 
	tpid_t
;

261 
	#__pid_t_deföed


	)

265 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


266 #i‚de‡
__öçå_t_deföed


267 
__öçå_t
 
	töçå_t
;

268 
	#__öçå_t_deföed


	)

272 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN


273 #i‚de‡
__sockÀn_t_deföed


274 
__sockÀn_t
 
	tsockÀn_t
;

275 
	#__sockÀn_t_deföed


	)

281 
	#R_OK
 4

	)

282 
	#W_OK
 2

	)

283 
	#X_OK
 1

	)

284 
	#F_OK
 0

	)

287 
	$ac˚ss
 (c⁄° *
__«me
, 
__ty≥
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

289 #ifde‡
__USE_GNU


292 
	$euidac˚ss
 (c⁄° *
__«me
, 
__ty≥
)

293 
__THROW
 
	`__n⁄nuŒ
 ((1));

296 
	$óc˚ss
 (c⁄° *
__«me
, 
__ty≥
)

297 
__THROW
 
	`__n⁄nuŒ
 ((1));

300 #ifde‡
__USE_ATFILE


304 
	$Ác˚sßt
 (
__fd
, c⁄° *
__fûe
, 
__ty≥
, 
__Êag
)

305 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

310 #i‚def 
_STDIO_H


311 
	#SEEK_SET
 0

	)

312 
	#SEEK_CUR
 1

	)

313 
	#SEEK_END
 2

	)

314 #ifde‡
__USE_GNU


315 
	#SEEK_DATA
 3

	)

316 
	#SEEK_HOLE
 4

	)

320 #i‡
deföed
 
__USE_BSD
 && !deföed 
L_SET


322 
	#L_SET
 
SEEK_SET


	)

323 
	#L_INCR
 
SEEK_CUR


	)

324 
	#L_XTND
 
SEEK_END


	)

333 #i‚de‡
__USE_FILE_OFFSET64


334 
__off_t
 
	$l£ek
 (
__fd
, 
__off_t
 
__off£t
, 
__whí˚
Ë
__THROW
;

336 #ifde‡
__REDIRECT_NTH


337 
__off64_t
 
	`__REDIRECT_NTH
 (
l£ek
,

338 (
__fd
, 
__off64_t
 
__off£t
, 
__whí˚
),

339 
l£ek64
);

341 
	#l£ek
 
l£ek64


	)

344 #ifde‡
__USE_LARGEFILE64


345 
__off64_t
 
	$l£ek64
 (
__fd
, 
__off64_t
 
__off£t
, 
__whí˚
)

346 
__THROW
;

353 
	`˛o£
 (
__fd
);

360 
ssize_t
 
	$ªad
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
Ë
__wur
;

366 
ssize_t
 
	$wrôe
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
Ë
__wur
;

368 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K8


369 #i‚de‡
__USE_FILE_OFFSET64


376 
ssize_t
 
	$¥ód
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

377 
__off_t
 
__off£t
Ë
__wur
;

384 
ssize_t
 
	$pwrôe
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
,

385 
__off_t
 
__off£t
Ë
__wur
;

387 #ifde‡
__REDIRECT


388 
ssize_t
 
	`__REDIRECT
 (
¥ód
, (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

389 
__off64_t
 
__off£t
),

390 
¥ód64
Ë
__wur
;

391 
ssize_t
 
	`__REDIRECT
 (
pwrôe
, (
__fd
, c⁄° *
__buf
,

392 
size_t
 
__nbyãs
, 
__off64_t
 
__off£t
),

393 
pwrôe64
Ë
__wur
;

395 
	#¥ód
 
¥ód64


	)

396 
	#pwrôe
 
pwrôe64


	)

400 #ifde‡
__USE_LARGEFILE64


404 
ssize_t
 
	$¥ód64
 (
__fd
, *
__buf
, 
size_t
 
__nbyãs
,

405 
__off64_t
 
__off£t
Ë
__wur
;

408 
ssize_t
 
	$pwrôe64
 (
__fd
, c⁄° *
__buf
, 
size_t
 
__n
,

409 
__off64_t
 
__off£t
Ë
__wur
;

417 
	$pùe
 (
__pùedes
[2]Ë
__THROW
 
__wur
;

419 #ifde‡
__USE_GNU


422 
	$pùe2
 (
__pùedes
[2], 
__Êags
Ë
__THROW
 
__wur
;

432 
	$Æ¨m
 (
__£c⁄ds
Ë
__THROW
;

444 
	`¶ìp
 (
__£c⁄ds
);

446 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

447 || 
deföed
 
__USE_BSD


452 
__u£c⁄ds_t
 
	$uÆ¨m
 (
__u£c⁄ds_t
 
__vÆue
, __u£c⁄ds_à
__öãrvÆ
)

453 
__THROW
;

460 
	`u¶ìp
 (
__u£c⁄ds_t
 
__u£c⁄ds
);

469 
	`∑u£
 ();

473 
	$chown
 (c⁄° *
__fûe
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
)

474 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

476 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


478 
	$fchown
 (
__fd
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
Ë
__THROW
 
__wur
;

483 
	$lchown
 (c⁄° *
__fûe
, 
__uid_t
 
__ow√r
, 
__gid_t
 
__group
)

484 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

488 #ifde‡
__USE_ATFILE


491 
	$fchow«t
 (
__fd
, c⁄° *
__fûe
, 
__uid_t
 
__ow√r
,

492 
__gid_t
 
__group
, 
__Êag
)

493 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

497 
	$chdú
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

499 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


501 
	$fchdú
 (
__fd
Ë
__THROW
 
__wur
;

511 *
	$gëcwd
 (*
__buf
, 
size_t
 
__size
Ë
__THROW
 
__wur
;

513 #ifdef 
__USE_GNU


517 *
	$gë_cuºít_dú_«me
 (Ë
__THROW
;

520 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

521 || 
deföed
 
__USE_BSD


525 *
	$gëwd
 (*
__buf
)

526 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__©åibuã_dïªˇãd__
 
__wur
;

531 
	$dup
 (
__fd
Ë
__THROW
 
__wur
;

534 
	$dup2
 (
__fd
, 
__fd2
Ë
__THROW
;

536 #ifde‡
__USE_GNU


539 
	$dup3
 (
__fd
, 
__fd2
, 
__Êags
Ë
__THROW
;

543 **
__ívú⁄
;

544 #ifde‡
__USE_GNU


545 **
ívú⁄
;

551 
	$execve
 (c⁄° *
__∑th
, *c⁄° 
__¨gv
[],

552 *c⁄° 
__ívp
[]Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

554 #ifde‡
__USE_XOPEN2K8


557 
	$„xecve
 (
__fd
, *c⁄° 
__¨gv
[], *c⁄° 
__ívp
[])

558 
__THROW
 
	`__n⁄nuŒ
 ((2));

563 
	$execv
 (c⁄° *
__∑th
, *c⁄° 
__¨gv
[])

564 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

568 
	$exe˛e
 (c⁄° *
__∑th
, c⁄° *
__¨g
, ...)

569 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

573 
	$exe˛
 (c⁄° *
__∑th
, c⁄° *
__¨g
, ...)

574 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

578 
	$execvp
 (c⁄° *
__fûe
, *c⁄° 
__¨gv
[])

579 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

584 
	$exe˛p
 (c⁄° *
__fûe
, c⁄° *
__¨g
, ...)

585 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

587 #ifde‡
__USE_GNU


590 
	$execv≥
 (c⁄° *
__fûe
, *c⁄° 
__¨gv
[],

591 *c⁄° 
__ívp
[])

592 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

596 #i‡
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN


598 
	$ni˚
 (
__öc
Ë
__THROW
 
__wur
;

603 
	$_exô
 (
__°©us
Ë
	`__©åibuã__
 ((
__n‹ëu∫__
));

609 
	~<bôs/c⁄‚ame.h
>

612 
	$∑thc⁄f
 (c⁄° *
__∑th
, 
__«me
)

613 
__THROW
 
	`__n⁄nuŒ
 ((1));

616 
	$Â©hc⁄f
 (
__fd
, 
__«me
Ë
__THROW
;

619 
	$sysc⁄f
 (
__«me
Ë
__THROW
;

621 #ifdef 
__USE_POSIX2


623 
size_t
 
	$c⁄f°r
 (
__«me
, *
__buf
, 
size_t
 
__Àn
Ë
__THROW
;

628 
__pid_t
 
	$gëpid
 (Ë
__THROW
;

631 
__pid_t
 
	$gëµid
 (Ë
__THROW
;

634 
__pid_t
 
	$gëpgΩ
 (Ë
__THROW
;

637 
__pid_t
 
	$__gëpgid
 (
__pid_t
 
__pid
Ë
__THROW
;

638 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


639 
__pid_t
 
	$gëpgid
 (
__pid_t
 
__pid
Ë
__THROW
;

646 
	$£çgid
 (
__pid_t
 
__pid
, __pid_à
__pgid
Ë
__THROW
;

648 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


660 
	$£çgΩ
 (Ë
__THROW
;

667 
__pid_t
 
	$£tsid
 (Ë
__THROW
;

669 #i‡
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


671 
__pid_t
 
	$gësid
 (
__pid_t
 
__pid
Ë
__THROW
;

675 
__uid_t
 
	$gëuid
 (Ë
__THROW
;

678 
__uid_t
 
	$gëeuid
 (Ë
__THROW
;

681 
__gid_t
 
	$gëgid
 (Ë
__THROW
;

684 
__gid_t
 
	$gëegid
 (Ë
__THROW
;

689 
	$gëgroups
 (
__size
, 
__gid_t
 
__li°
[]Ë
__THROW
 
__wur
;

691 #ifdef 
__USE_GNU


693 
	$group_membî
 (
__gid_t
 
__gid
Ë
__THROW
;

700 
	$£tuid
 (
__uid_t
 
__uid
Ë
__THROW
 
__wur
;

702 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


705 
	$£åeuid
 (
__uid_t
 
__ruid
, __uid_à
__euid
Ë
__THROW
 
__wur
;

708 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN2K


710 
	$£ãuid
 (
__uid_t
 
__uid
Ë
__THROW
 
__wur
;

717 
	$£tgid
 (
__gid_t
 
__gid
Ë
__THROW
 
__wur
;

719 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


722 
	$£åegid
 (
__gid_t
 
__rgid
, __gid_à
__egid
Ë
__THROW
 
__wur
;

725 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN2K


727 
	$£ãgid
 (
__gid_t
 
__gid
Ë
__THROW
 
__wur
;

730 #ifde‡
__USE_GNU


733 
	$gëªsuid
 (
__uid_t
 *
__ruid
, __uid_à*
__euid
, __uid_à*
__suid
)

734 
__THROW
;

738 
	$gëªsgid
 (
__gid_t
 *
__rgid
, __gid_à*
__egid
, __gid_à*
__sgid
)

739 
__THROW
;

743 
	$£åesuid
 (
__uid_t
 
__ruid
, __uid_à
__euid
, __uid_à
__suid
)

744 
__THROW
 
__wur
;

748 
	$£åesgid
 (
__gid_t
 
__rgid
, __gid_à
__egid
, __gid_à
__sgid
)

749 
__THROW
 
__wur
;

756 
__pid_t
 
	$f‹k
 (Ë
__THROWNL
;

758 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K8
) \

759 || 
deföed
 
__USE_BSD


764 
__pid_t
 
	$vf‹k
 (Ë
__THROW
;

770 *
	$ây«me
 (
__fd
Ë
__THROW
;

774 
	$ây«me_r
 (
__fd
, *
__buf
, 
size_t
 
__buÊí
)

775 
__THROW
 
	`__n⁄nuŒ
 ((2)Ë
__wur
;

779 
	$ißây
 (
__fd
Ë
__THROW
;

781 #i‡
deföed
 
__USE_BSD
 \

782 || (
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_UNIX98
)

785 
	$ây¶Ÿ
 (Ë
__THROW
;

790 
	$lök
 (c⁄° *
__‰om
, c⁄° *
__to
)

791 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

793 #ifde‡
__USE_ATFILE


796 
	$lök©
 (
__‰omfd
, c⁄° *
__‰om
, 
__tofd
,

797 c⁄° *
__to
, 
__Êags
)

798 
__THROW
 
	`__n⁄nuŒ
 ((2, 4)Ë
__wur
;

801 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


803 
	$symlök
 (c⁄° *
__‰om
, c⁄° *
__to
)

804 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

809 
ssize_t
 
	$ªadlök
 (c⁄° *
__ª°ri˘
 
__∑th
,

810 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

811 
__THROW
 
	`__n⁄nuŒ
 ((1, 2)Ë
__wur
;

814 #ifde‡
__USE_ATFILE


816 
	$symlök©
 (c⁄° *
__‰om
, 
__tofd
,

817 c⁄° *
__to
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 3)Ë
__wur
;

820 
ssize_t
 
	$ªadlök©
 (
__fd
, c⁄° *
__ª°ri˘
 
__∑th
,

821 *
__ª°ri˘
 
__buf
, 
size_t
 
__Àn
)

822 
__THROW
 
	`__n⁄nuŒ
 ((2, 3)Ë
__wur
;

826 
	$u∆ök
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

828 #ifde‡
__USE_ATFILE


830 
	$u∆ök©
 (
__fd
, c⁄° *
__«me
, 
__Êag
)

831 
__THROW
 
	`__n⁄nuŒ
 ((2));

835 
	$rmdú
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

839 
__pid_t
 
	$tcgëpgΩ
 (
__fd
Ë
__THROW
;

842 
	$tc£çgΩ
 (
__fd
, 
__pid_t
 
__pgΩ_id
Ë
__THROW
;

849 *
	`gëlogö
 ();

850 #i‡
deföed
 
__USE_REENTRANT
 || deföed 
__USE_POSIX199506


857 
	$gëlogö_r
 (*
__«me
, 
size_t
 
__«me_Àn
Ë
	`__n⁄nuŒ
 ((1));

860 #ifdef 
__USE_BSD


862 
	$£éogö
 (c⁄° *
__«me
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

866 #ifdef 
__USE_POSIX2


870 
	#__√ed_gë›t


	)

871 
	~<gë›t.h
>

875 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


879 
	$gëho°«me
 (*
__«me
, 
size_t
 
__Àn
Ë
__THROW
 
	`__n⁄nuŒ
 ((1));

883 #i‡
deföed
 
__USE_BSD
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_UNIX98
)

886 
	$£tho°«me
 (c⁄° *
__«me
, 
size_t
 
__Àn
)

887 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

891 
	$£tho°id
 (
__id
Ë
__THROW
 
__wur
;

897 
	$gëdomaö«me
 (*
__«me
, 
size_t
 
__Àn
)

898 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

899 
	$£tdomaö«me
 (c⁄° *
__«me
, 
size_t
 
__Àn
)

900 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

906 
	$vh™gup
 (Ë
__THROW
;

909 
	$ªvoke
 (c⁄° *
__fûe
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

917 
	$¥ofû
 (*
__ßm∂e_buf„r
, 
size_t
 
__size
,

918 
size_t
 
__off£t
, 
__sˇÀ
)

919 
__THROW
 
	`__n⁄nuŒ
 ((1));

925 
	$ac˘
 (c⁄° *
__«me
Ë
__THROW
;

929 *
	$gëu£rshñl
 (Ë
__THROW
;

930 
	$ídu£rshñl
 (Ë
__THROW
;

931 
	$£tu£rshñl
 (Ë
__THROW
;

937 
	$d´m⁄
 (
__nochdú
, 
__no˛o£
Ë
__THROW
 
__wur
;

941 #i‡
deföed
 
__USE_BSD
 || (deföed 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K
)

944 
	$chroŸ
 (c⁄° *
__∑th
Ë
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

948 *
	$gë∑ss
 (c⁄° *
__¥om±
Ë
	`__n⁄nuŒ
 ((1));

956 
	`fsync
 (
__fd
);

959 #ifde‡
__USE_GNU


962 
	$syncfs
 (
__fd
Ë
__THROW
;

966 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED


969 
	`gëho°id
 ();

972 
	$sync
 (Ë
__THROW
;

975 #i‡
deföed
 
__USE_BSD
 || !deföed 
__USE_XOPEN2K


978 
	$gë∑gesize
 (Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

983 
	$gëdèbÀsize
 (Ë
__THROW
;

989 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K8


992 #i‚de‡
__USE_FILE_OFFSET64


993 
	$åunˇã
 (c⁄° *
__fûe
, 
__off_t
 
__Àngth
)

994 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

996 #ifde‡
__REDIRECT_NTH


997 
	`__REDIRECT_NTH
 (
åunˇã
,

998 (c⁄° *
__fûe
, 
__off64_t
 
__Àngth
),

999 
åunˇã64
Ë
	`__n⁄nuŒ
 ((1)Ë
__wur
;

1001 
	#åunˇã
 
åunˇã64


	)

1004 #ifde‡
__USE_LARGEFILE64


1005 
	$åunˇã64
 (c⁄° *
__fûe
, 
__off64_t
 
__Àngth
)

1006 
__THROW
 
	`__n⁄nuŒ
 ((1)Ë
__wur
;

1011 #i‡
deföed
 
__USE_BSD
 || deföed 
__USE_POSIX199309
 \

1012 || 
deföed
 
__USE_XOPEN_EXTENDED
 || deföed 
__USE_XOPEN2K


1015 #i‚de‡
__USE_FILE_OFFSET64


1016 
	$·runˇã
 (
__fd
, 
__off_t
 
__Àngth
Ë
__THROW
 
__wur
;

1018 #ifde‡
__REDIRECT_NTH


1019 
	`__REDIRECT_NTH
 (
·runˇã
, (
__fd
, 
__off64_t
 
__Àngth
),

1020 
·runˇã64
Ë
__wur
;

1022 
	#·runˇã
 
·runˇã64


	)

1025 #ifde‡
__USE_LARGEFILE64


1026 
	$·runˇã64
 (
__fd
, 
__off64_t
 
__Àngth
Ë
__THROW
 
__wur
;

1032 #i‡(
deföed
 
__USE_XOPEN_EXTENDED
 && !deföed 
__USE_XOPEN2K
) \

1033 || 
deföed
 
__USE_MISC


1037 
	$brk
 (*
__addr
Ë
__THROW
 
__wur
;

1043 *
	$sbrk
 (
öçå_t
 
__dñè
Ë
__THROW
;

1047 #ifde‡
__USE_MISC


1058 
	$sysˇŒ
 (
__sy¢o
, ...Ë
__THROW
;

1063 #i‡(
deföed
 
__USE_MISC
 || deföed 
__USE_XOPEN_EXTENDED
Ë&& !deföed 
F_LOCK


1075 
	#F_ULOCK
 0

	)

1076 
	#F_LOCK
 1

	)

1077 
	#F_TLOCK
 2

	)

1078 
	#F_TEST
 3

	)

1080 #i‚de‡
__USE_FILE_OFFSET64


1081 
	$lockf
 (
__fd
, 
__cmd
, 
__off_t
 
__Àn
Ë
__wur
;

1083 #ifde‡
__REDIRECT


1084 
	`__REDIRECT
 (
lockf
, (
__fd
, 
__cmd
, 
__off64_t
 
__Àn
),

1085 
lockf64
Ë
__wur
;

1087 
	#lockf
 
lockf64


	)

1090 #ifde‡
__USE_LARGEFILE64


1091 
	$lockf64
 (
__fd
, 
__cmd
, 
__off64_t
 
__Àn
Ë
__wur
;

1096 #ifde‡
__USE_GNU


1101 
	#TEMP_FAILURE_RETRY
(
ex¥essi⁄
) \

1102 (
__exãnsi⁄__
 \

1103 ({ 
__ªsu…
; \

1104 dÿ
__ªsu…
 = (Ë(
ex¥essi⁄
); \

1105 
__ªsu…
 =-1L && 
î∫o
 =
EINTR
); \

1106 
__ªsu…
; 
	}
}))

	)

1109 #i‡
deföed
 
__USE_POSIX199309
 || deföed 
__USE_UNIX98


1112 
fd©async
 (
__fûdes
);

1118 #ifdef 
__USE_XOPEN


1120 *
	$¸y±
 (c⁄° *
__key
, c⁄° *
__ß…
)

1121 
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

1125 
	$í¸y±
 (*
__glibc_block
, 
__edÊag
)

1126 
__THROW
 
	`__n⁄nuŒ
 ((1));

1133 
	$swab
 (c⁄° *
__ª°ri˘
 
__‰om
, *__ª°ri˘ 
__to
,

1134 
ssize_t
 
__n
Ë
__THROW
 
	`__n⁄nuŒ
 ((1, 2));

1140 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_XOPEN2K


1142 *
	$˘îmid
 (*
__s
Ë
__THROW
;

1147 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


1148 
	~<bôs/uni°d.h
>

1151 
__END_DECLS


	@/usr/include/alloca.h

18 #i‚def 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<„©uªs.h
>

23 
	#__√ed_size_t


	)

24 
	~<°ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde‡
Æloˇ


32 *
	$Æloˇ
 (
size_t
 
__size
Ë
__THROW
;

34 #ifdef 
__GNUC__


35 
	#Æloˇ
(
size
Ë
	`__buûtö_Æloˇ
 (size)

	)

38 
__END_DECLS


	@/usr/include/features.h

18 #i‚def 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

101 #unde‡
__USE_ISOC11


102 #unde‡
__USE_ISOC99


103 #unde‡
__USE_ISOC95


104 #unde‡
__USE_ISOCXX11


105 #unde‡
__USE_POSIX


106 #unde‡
__USE_POSIX2


107 #unde‡
__USE_POSIX199309


108 #unde‡
__USE_POSIX199506


109 #unde‡
__USE_XOPEN


110 #unde‡
__USE_XOPEN_EXTENDED


111 #unde‡
__USE_UNIX98


112 #unde‡
__USE_XOPEN2K


113 #unde‡
__USE_XOPEN2KXSI


114 #unde‡
__USE_XOPEN2K8


115 #unde‡
__USE_XOPEN2K8XSI


116 #unde‡
__USE_LARGEFILE


117 #unde‡
__USE_LARGEFILE64


118 #unde‡
__USE_FILE_OFFSET64


119 #unde‡
__USE_BSD


120 #unde‡
__USE_SVID


121 #unde‡
__USE_MISC


122 #unde‡
__USE_ATFILE


123 #unde‡
__USE_GNU


124 #unde‡
__USE_REENTRANT


125 #unde‡
__USE_FORTIFY_LEVEL


126 #unde‡
__KERNEL_STRICT_NAMES


130 #i‚de‡
_LOOSE_KERNEL_NAMES


131 
	#__KERNEL_STRICT_NAMES


	)

141 #i‡
deföed
 
__GNUC__
 && deföed 
__GNUC_MINOR__


142 
	#__GNUC_PREREQ
(
maj
, 
mö
) \

143 ((
__GNUC__
 << 16Ë+ 
__GNUC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

145 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë0

	)

150 #ifde‡
_GNU_SOURCE


151 #unde‡
_ISOC95_SOURCE


152 
	#_ISOC95_SOURCE
 1

	)

153 #unde‡
_ISOC99_SOURCE


154 
	#_ISOC99_SOURCE
 1

	)

155 #unde‡
_ISOC11_SOURCE


156 
	#_ISOC11_SOURCE
 1

	)

157 #unde‡
_POSIX_SOURCE


158 
	#_POSIX_SOURCE
 1

	)

159 #unde‡
_POSIX_C_SOURCE


160 
	#_POSIX_C_SOURCE
 200809L

	)

161 #unde‡
_XOPEN_SOURCE


162 
	#_XOPEN_SOURCE
 700

	)

163 #unde‡
_XOPEN_SOURCE_EXTENDED


164 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

165 #unde‡
_LARGEFILE64_SOURCE


166 
	#_LARGEFILE64_SOURCE
 1

	)

167 #unde‡
_DEFAULT_SOURCE


168 
	#_DEFAULT_SOURCE
 1

	)

169 #unde‡
_BSD_SOURCE


170 
	#_BSD_SOURCE
 1

	)

171 #unde‡
_SVID_SOURCE


172 
	#_SVID_SOURCE
 1

	)

173 #unde‡
_ATFILE_SOURCE


174 
	#_ATFILE_SOURCE
 1

	)

179 #i‡(
deföed
 
_DEFAULT_SOURCE
 \

180 || (!
deföed
 
	g__STRICT_ANSI__
 \

181 && !
deföed
 
	g_ISOC99_SOURCE
 \

182 && !
deföed
 
	g_POSIX_SOURCE
 && !deföed 
	g_POSIX_C_SOURCE
 \

183 && !
deföed
 
	g_XOPEN_SOURCE
 \

184 && !
deföed
 
	g_BSD_SOURCE
 && !deföed 
	g_SVID_SOURCE
))

185 #unde‡
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

187 #unde‡
_BSD_SOURCE


188 
	#_BSD_SOURCE
 1

	)

189 #unde‡
_SVID_SOURCE


190 
	#_SVID_SOURCE
 1

	)

194 #i‡(
deföed
 
_ISOC11_SOURCE
 \

195 || (
deföed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

196 
	#__USE_ISOC11
 1

	)

200 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

201 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

202 
	#__USE_ISOC99
 1

	)

206 #i‡(
deföed
 
_ISOC99_SOURCE
 || deföed 
_ISOC11_SOURCE
 \

207 || (
deföed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

208 
	#__USE_ISOC95
 1

	)

215 #i‡((
deföed
 
__˝lu•lus
 && __cplusplus >= 201103L) \

216 || 
deföed
 
__GXX_EXPERIMENTAL_CXX0X__
)

217 
	#__USE_ISOCXX11
 1

	)

223 #ifde‡
_DEFAULT_SOURCE


224 #i‡!
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE


225 
	#__USE_POSIX_IMPLICITLY
 1

	)

227 #unde‡
_POSIX_SOURCE


228 
	#_POSIX_SOURCE
 1

	)

229 #unde‡
_POSIX_C_SOURCE


230 
	#_POSIX_C_SOURCE
 200809L

	)

232 #i‡((!
deföed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

233 !
deföed
 
_POSIX_SOURCE
 && !deföed 
_POSIX_C_SOURCE
)

234 
	#_POSIX_SOURCE
 1

	)

235 #i‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

236 
	#_POSIX_C_SOURCE
 2

	)

237 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

238 
	#_POSIX_C_SOURCE
 199506L

	)

239 #ñi‡
deföed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

240 
	#_POSIX_C_SOURCE
 200112L

	)

242 
	#_POSIX_C_SOURCE
 200809L

	)

244 
	#__USE_POSIX_IMPLICITLY
 1

	)

247 #i‡
deföed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >1 || deföed 
_XOPEN_SOURCE


248 
	#__USE_POSIX
 1

	)

251 #i‡
deföed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || deföed 
_XOPEN_SOURCE


252 
	#__USE_POSIX2
 1

	)

255 #i‡(
_POSIX_C_SOURCE
 - 0) >= 199309L

256 
	#__USE_POSIX199309
 1

	)

259 #i‡(
_POSIX_C_SOURCE
 - 0) >= 199506L

260 
	#__USE_POSIX199506
 1

	)

263 #i‡(
_POSIX_C_SOURCE
 - 0) >= 200112L

264 
	#__USE_XOPEN2K
 1

	)

265 #unde‡
__USE_ISOC95


266 
	#__USE_ISOC95
 1

	)

267 #unde‡
__USE_ISOC99


268 
	#__USE_ISOC99
 1

	)

271 #i‡(
_POSIX_C_SOURCE
 - 0) >= 200809L

272 
	#__USE_XOPEN2K8
 1

	)

273 #unde‡
_ATFILE_SOURCE


274 
	#_ATFILE_SOURCE
 1

	)

277 #ifdef 
_XOPEN_SOURCE


278 
	#__USE_XOPEN
 1

	)

279 #i‡(
_XOPEN_SOURCE
 - 0) >= 500

280 
	#__USE_XOPEN_EXTENDED
 1

	)

281 
	#__USE_UNIX98
 1

	)

282 #unde‡
_LARGEFILE_SOURCE


283 
	#_LARGEFILE_SOURCE
 1

	)

284 #i‡(
_XOPEN_SOURCE
 - 0) >= 600

285 #i‡(
_XOPEN_SOURCE
 - 0) >= 700

286 
	#__USE_XOPEN2K8
 1

	)

287 
	#__USE_XOPEN2K8XSI
 1

	)

289 
	#__USE_XOPEN2K
 1

	)

290 
	#__USE_XOPEN2KXSI
 1

	)

291 #unde‡
__USE_ISOC95


292 
	#__USE_ISOC95
 1

	)

293 #unde‡
__USE_ISOC99


294 
	#__USE_ISOC99
 1

	)

297 #ifde‡
_XOPEN_SOURCE_EXTENDED


298 
	#__USE_XOPEN_EXTENDED
 1

	)

303 #ifde‡
_LARGEFILE_SOURCE


304 
	#__USE_LARGEFILE
 1

	)

307 #ifde‡
_LARGEFILE64_SOURCE


308 
	#__USE_LARGEFILE64
 1

	)

311 #i‡
deföed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

312 
	#__USE_FILE_OFFSET64
 1

	)

315 #i‡
deföed
 
_BSD_SOURCE
 || deföed 
_SVID_SOURCE


316 
	#__USE_MISC
 1

	)

319 #ifdef 
_BSD_SOURCE


320 
	#__USE_BSD
 1

	)

323 #ifdef 
_SVID_SOURCE


324 
	#__USE_SVID
 1

	)

327 #ifdef 
_ATFILE_SOURCE


328 
	#__USE_ATFILE
 1

	)

331 #ifdef 
_GNU_SOURCE


332 
	#__USE_GNU
 1

	)

335 #i‡
deföed
 
_REENTRANT
 || deföed 
_THREAD_SAFE


336 
	#__USE_REENTRANT
 1

	)

339 #i‡
deföed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

340 && 
__GNUC_PREREQ
 (4, 1Ë&& 
deföed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

341 #i‡
_FORTIFY_SOURCE
 > 1

342 
	#__USE_FORTIFY_LEVEL
 2

	)

344 
	#__USE_FORTIFY_LEVEL
 1

	)

347 
	#__USE_FORTIFY_LEVEL
 0

	)

352 
	~<°dc-¥edef.h
>

360 #unde‡
__GNU_LIBRARY__


361 
	#__GNU_LIBRARY__
 6

	)

365 
	#__GLIBC__
 2

	)

366 
	#__GLIBC_MINOR__
 19

	)

368 
	#__GLIBC_PREREQ
(
maj
, 
mö
) \

369 ((
__GLIBC__
 << 16Ë+ 
__GLIBC_MINOR__
 >((
maj
Ë<< 16Ë+ (
mö
))

	)

372 #i‚de‡
__ASSEMBLER__


373 #i‚de‡
_SYS_CDEFS_H


374 
	~<sys/cdefs.h
>

379 #i‡
deföed
 
__USE_FILE_OFFSET64
 && !deföed 
__REDIRECT


380 
	#__USE_LARGEFILE
 1

	)

381 
	#__USE_LARGEFILE64
 1

	)

387 #i‡
__GNUC_PREREQ
 (2, 7Ë&& 
deföed
 
__OPTIMIZE__
 \

388 && !
deföed
 
	g__OPTIMIZE_SIZE__
 && !deföed 
	g__NO_INLINE__
 \

389 && 
deföed
 
	g__exã∫_ölöe


390 
	#__USE_EXTERN_INLINES
 1

	)

398 
	~<gnu/°ubs.h
>

	@/usr/include/getopt.h

19 #i‚de‡
_GETOPT_H


21 #i‚de‡
__√ed_gë›t


22 
	#_GETOPT_H
 1

	)

32 #i‡!
deföed
 
__GNU_LIBRARY__


33 
	~<˘y≥.h
>

36 #i‚de‡
__THROW


37 #i‚de‡
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
mö
Ë(0)

	)

40 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__˝lu•lus


57 *
›èrg
;

71 
›töd
;

76 
›ãº
;

80 
›t›t
;

82 #i‚de‡
__√ed_gë›t


104 
	s›ti⁄


106 c⁄° *
	g«me
;

109 
	ghas_¨g
;

110 *
	gÊag
;

111 
	gvÆ
;

116 
	#no_¨gumít
 0

	)

117 
	#ªquúed_¨gumít
 1

	)

118 
	#›ti⁄Æ_¨gumít
 2

	)

146 #ifde‡
__GNU_LIBRARY__


150 
gë›t
 (
___¨gc
, *c⁄° *
___¨gv
, c⁄° *
__sh‹t›ts
)

151 
__THROW
;

153 #i‡
deföed
 
__√ed_gë›t
 && deföed 
__USE_POSIX2
 \

154 && !
deföed
 
	g__USE_POSIX_IMPLICITLY
 && !deföed 
	g__USE_GNU


158 #ifde‡
__REDIRECT


159 
__REDIRECT_NTH
 (
gë›t
, (
___¨gc
, *c⁄° *
___¨gv
,

160 c⁄° *
__sh‹t›ts
),

161 
__posix_gë›t
);

163 
__posix_gë›t
 (
___¨gc
, *c⁄° *
___¨gv
,

164 c⁄° *
__sh‹t›ts
Ë
__THROW
;

165 
	#gë›t
 
__posix_gë›t


	)

169 
gë›t
 ();

172 #i‚de‡
__√ed_gë›t


173 
gë›t_l⁄g
 (
___¨gc
, *c⁄° *
___¨gv
,

174 c⁄° *
__sh‹t›ts
,

175 c⁄° 
›ti⁄
 *
__l⁄g›ts
, *
__l⁄göd
)

176 
__THROW
;

177 
gë›t_l⁄g_⁄ly
 (
___¨gc
, *c⁄° *
___¨gv
,

178 c⁄° *
__sh‹t›ts
,

179 c⁄° 
›ti⁄
 *
__l⁄g›ts
, *
__l⁄göd
)

180 
__THROW
;

184 #ifdef 
__˝lu•lus


189 #unde‡
__√ed_gë›t


	@/usr/include/libio.h

28 #i‚de‡
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_c⁄fig.h
>

33 
	#_IO_Âos_t
 
_G_Âos_t


	)

34 
	#_IO_Âos64_t
 
_G_Âos64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_ic⁄v_t
 
_G_ic⁄v_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li°
 
_G_va_li°


	)

45 
	#_IO_wöt_t
 
wöt_t


	)

48 
	#__√ed___va_li°


	)

49 
	~<°d¨g.h
>

50 #ifde‡
__GNUC_VA_LIST


51 #unde‡
_IO_va_li°


52 
	#_IO_va_li°
 
__gnuc_va_li°


	)

55 #i‚de‡
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #i‚de‡
EOF


62 
	#EOF
 (-1)

	)

64 #i‚de‡
NULL


65 #i‡
deföed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nuŒ
)

	)

69 #i‡!
deföed
(
__˝lu•lus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifde‡
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifde‡
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifde‡
_IO_MTSAFE_IO


148 #i‡
deföed
 
__GLIBC__
 && __GLIBC__ >= 2

149 
	~<bôs/°dio-lock.h
>

154 
	t_IO_lock_t
;

160 
	s_IO_m¨kî
 {

161 
_IO_m¨kî
 *
	m_√xt
;

162 
_IO_FILE
 *
	m_sbuf
;

166 
	m_pos
;

168 
£t_°ªampos
(
°ªampos
 
•
Ë{ 
	m_•os
 = sp; }

169 
£t_off£t
(
off£t
Ë{ 
	m_pos
 = off£t; 
	m_•os
 = (
°ªampos
)(-2); }

170 
	mpublic
:

171 
°ªamm¨kî
(
°ªambuf
 *
sb
);

172 ~
°ªamm¨kî
();

173 
ßvög
(Ë{  
	m_•os
 == -2; }

174 
dñè
(
°ªamm¨kî
&);

175 
dñè
();

180 
	e__codecvt_ªsu…


182 
	m__codecvt_ok
,

183 
	m__codecvt_∑πül
,

184 
	m__codecvt_îr‹
,

185 
	m__codecvt_noc⁄v


188 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


191 
	s_IO_codecvt


193 (*
	m__codecvt_de°r
Ë(
	m_IO_codecvt
 *);

194 
__codecvt_ªsu…
 (*
__codecvt_do_out
Ë(
	m_IO_codecvt
 *,

195 
	m__mb°©e_t
 *,

196 c⁄° 
	mwch¨_t
 *,

197 c⁄° 
	mwch¨_t
 *,

198 c⁄° 
	mwch¨_t
 **, *,

200 
__codecvt_ªsu…
 (*
__codecvt_do_unshi·
Ë(
	m_IO_codecvt
 *,

201 
	m__mb°©e_t
 *, *,

203 
__codecvt_ªsu…
 (*
__codecvt_do_ö
Ë(
	m_IO_codecvt
 *,

204 
	m__mb°©e_t
 *,

206 c⁄° **, 
	mwch¨_t
 *,

207 
	mwch¨_t
 *, wchar_t **);

208 (*
	m__codecvt_do_ícodög
Ë(
	m_IO_codecvt
 *);

209 (*
	m__codecvt_do_Æways_noc⁄v
Ë(
	m_IO_codecvt
 *);

210 (*
	m__codecvt_do_Àngth
Ë(
	m_IO_codecvt
 *, 
	m__mb°©e_t
 *,

211 c⁄° *, c⁄° *, 
	m_IO_size_t
);

212 (*
	m__codecvt_do_max_Àngth
Ë(
	m_IO_codecvt
 *);

214 
_IO_ic⁄v_t
 
	m__cd_ö
;

215 
_IO_ic⁄v_t
 
	m__cd_out
;

219 
	s_IO_wide_d©a


221 
wch¨_t
 *
	m_IO_ªad_±r
;

222 
wch¨_t
 *
	m_IO_ªad_íd
;

223 
wch¨_t
 *
	m_IO_ªad_ba£
;

224 
wch¨_t
 *
	m_IO_wrôe_ba£
;

225 
wch¨_t
 *
	m_IO_wrôe_±r
;

226 
wch¨_t
 *
	m_IO_wrôe_íd
;

227 
wch¨_t
 *
	m_IO_buf_ba£
;

228 
wch¨_t
 *
	m_IO_buf_íd
;

230 
wch¨_t
 *
	m_IO_ßve_ba£
;

231 
wch¨_t
 *
	m_IO_backup_ba£
;

233 
wch¨_t
 *
	m_IO_ßve_íd
;

235 
__mb°©e_t
 
	m_IO_°©e
;

236 
__mb°©e_t
 
	m_IO_œ°_°©e
;

237 
_IO_codecvt
 
	m_codecvt
;

239 
wch¨_t
 
	m_sh‹tbuf
[1];

241 c⁄° 
_IO_jump_t
 *
	m_wide_vèbÀ
;

245 
	s_IO_FILE
 {

246 
	m_Êags
;

247 
	#_IO_fûe_Êags
 
_Êags


	)

251 * 
	m_IO_ªad_±r
;

252 * 
	m_IO_ªad_íd
;

253 * 
	m_IO_ªad_ba£
;

254 * 
	m_IO_wrôe_ba£
;

255 * 
	m_IO_wrôe_±r
;

256 * 
	m_IO_wrôe_íd
;

257 * 
	m_IO_buf_ba£
;

258 * 
	m_IO_buf_íd
;

260 *
	m_IO_ßve_ba£
;

261 *
	m_IO_backup_ba£
;

262 *
	m_IO_ßve_íd
;

264 
_IO_m¨kî
 *
	m_m¨kîs
;

266 
_IO_FILE
 *
	m_chaö
;

268 
	m_fûío
;

270 
	m_blksize
;

272 
	m_Êags2
;

274 
_IO_off_t
 
	m_ﬁd_off£t
;

276 
	#__HAVE_COLUMN


	)

278 
	m_cur_cﬁumn
;

279 sig√d 
	m_vèbÀ_off£t
;

280 
	m_sh‹tbuf
[1];

284 
_IO_lock_t
 *
	m_lock
;

285 #ifde‡
_IO_USE_OLD_IO_FILE


288 
	s_IO_FILE_com∂ëe


290 
_IO_FILE
 
	m_fûe
;

292 #i‡
deföed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

293 
_IO_off64_t
 
	m_off£t
;

294 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


296 
_IO_codecvt
 *
	m_codecvt
;

297 
_IO_wide_d©a
 *
	m_wide_d©a
;

298 
_IO_FILE
 *
	m_‰ìªs_li°
;

299 *
	m_‰ìªs_buf
;

300 
size_t
 
	m_‰ìªs_size
;

302 *
	m__∑d1
;

303 *
	m__∑d2
;

304 *
	m__∑d3
;

305 *
	m__∑d4
;

306 
size_t
 
	m__∑d5
;

308 
	m_mode
;

310 
	m_unu£d2
[15 *  (Ë- 4 *  (*Ë-  (
size_t
)];

314 #i‚de‡
__˝lu•lus


315 
_IO_FILE
 
	t_IO_FILE
;

318 
	g_IO_FILE_∂us
;

320 
_IO_FILE_∂us
 
_IO_2_1_°dö_
;

321 
_IO_FILE_∂us
 
_IO_2_1_°dout_
;

322 
_IO_FILE_∂us
 
_IO_2_1_°dîr_
;

323 #i‚de‡
_LIBC


324 
	#_IO_°dö
 ((
_IO_FILE
*)(&
_IO_2_1_°dö_
))

	)

325 
	#_IO_°dout
 ((
_IO_FILE
*)(&
_IO_2_1_°dout_
))

	)

326 
	#_IO_°dîr
 ((
_IO_FILE
*)(&
_IO_2_1_°dîr_
))

	)

328 
_IO_FILE
 *
_IO_°dö
 
©åibuã_hiddí
;

329 
_IO_FILE
 *
_IO_°dout
 
©åibuã_hiddí
;

330 
_IO_FILE
 *
_IO_°dîr
 
©åibuã_hiddí
;

338 
__ssize_t
 
	t__io_ªad_‚
 (*
	t__cookõ
, *
	t__buf
, 
	tsize_t
 
	t__nbyãs
);

346 
__ssize_t
 
	t__io_wrôe_‚
 (*
	t__cookõ
, c⁄° *
	t__buf
,

347 
	tsize_t
 
	t__n
);

355 
	t__io_£ek_‚
 (*
	t__cookõ
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

358 
	t__io_˛o£_‚
 (*
	t__cookõ
);

361 #ifde‡
_GNU_SOURCE


363 
__io_ªad_‚
 
	tcookõ_ªad_fun˘i⁄_t
;

364 
__io_wrôe_‚
 
	tcookõ_wrôe_fun˘i⁄_t
;

365 
__io_£ek_‚
 
	tcookõ_£ek_fun˘i⁄_t
;

366 
__io_˛o£_‚
 
	tcookõ_˛o£_fun˘i⁄_t
;

371 
__io_ªad_‚
 *
	mªad
;

372 
__io_wrôe_‚
 *
	mwrôe
;

373 
__io_£ek_‚
 *
	m£ek
;

374 
__io_˛o£_‚
 *
	m˛o£
;

375 } 
	t_IO_cookõ_io_fun˘i⁄s_t
;

376 
_IO_cookõ_io_fun˘i⁄s_t
 
	tcookõ_io_fun˘i⁄s_t
;

378 
	g_IO_cookõ_fûe
;

381 
_IO_cookõ_öô
 (
_IO_cookõ_fûe
 *
__cfûe
, 
__ªad_wrôe
,

382 *
__cookõ
, 
_IO_cookõ_io_fun˘i⁄s_t
 
__‚s
);

386 #ifde‡
__˝lu•lus


390 
__undîÊow
 (
_IO_FILE
 *);

391 
__uÊow
 (
_IO_FILE
 *);

392 
__ovîÊow
 (
_IO_FILE
 *, );

393 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


394 
_IO_wöt_t
 
__wundîÊow
 (
_IO_FILE
 *);

395 
_IO_wöt_t
 
__wuÊow
 (
_IO_FILE
 *);

396 
_IO_wöt_t
 
__wovîÊow
 (
_IO_FILE
 *, _IO_wint_t);

399 #i‡ 
__GNUC__
 >= 3

400 
	#_IO_BE
(
ex¥
, 
ªs
Ë
	`__buûtö_ex≥˘
 (”x¥),Ñes)

	)

402 
	#_IO_BE
(
ex¥
, 
ªs
Ë”x¥)

	)

405 
	#_IO_gëc_u∆ocked
(
_Â
) \

406 (
	`_IO_BE
 ((
_Â
)->
_IO_ªad_±r
 >(_Â)->
_IO_ªad_íd
, 0) \

407 ? 
	`__uÊow
 (
_Â
Ë: *(*Ë(_Â)->
_IO_ªad_±r
++)

	)

408 
	#_IO_≥ekc_u∆ocked
(
_Â
) \

409 (
	`_IO_BE
 ((
_Â
)->
_IO_ªad_±r
 >(_Â)->
_IO_ªad_íd
, 0) \

410 && 
	`__undîÊow
 (
_Â
Ë=
EOF
 ? EOF \

411 : *(*Ë(
_Â
)->
_IO_ªad_±r
)

	)

412 
	#_IO_putc_u∆ocked
(
_ch
, 
_Â
) \

413 (
	`_IO_BE
 ((
_Â
)->
_IO_wrôe_±r
 >(_Â)->
_IO_wrôe_íd
, 0) \

414 ? 
	`__ovîÊow
 (
_Â
, (Ë(
_ch
)) \

415 : (Ë(*(
_Â
)->
_IO_wrôe_±r
++ = (
_ch
)))

	)

417 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


418 
	#_IO_gëwc_u∆ocked
(
_Â
) \

419 (
	`_IO_BE
 ((
_Â
)->
_wide_d©a
 =
NULL
 \

420 || ((
_Â
)->
_wide_d©a
->
_IO_ªad_±r
 \

421 >(
_Â
)->
_wide_d©a
->
_IO_ªad_íd
), 0) \

422 ? 
	`__wuÊow
 (
_Â
Ë: (
_IO_wöt_t
Ë*(_Â)->
_wide_d©a
->
_IO_ªad_±r
++)

	)

423 
	#_IO_putwc_u∆ocked
(
_wch
, 
_Â
) \

424 (
	`_IO_BE
 ((
_Â
)->
_wide_d©a
 =
NULL
 \

425 || ((
_Â
)->
_wide_d©a
->
_IO_wrôe_±r
 \

426 >(
_Â
)->
_wide_d©a
->
_IO_wrôe_íd
), 0) \

427 ? 
	`__wovîÊow
 (
_Â
, 
_wch
) \

428 : (
_IO_wöt_t
Ë(*(
_Â
)->
_wide_d©a
->
_IO_wrôe_±r
++ = (
_wch
)))

	)

431 
	#_IO_„of_u∆ocked
(
__Â
Ë(((__Â)->
_Êags
 & 
_IO_EOF_SEEN
Ë!0)

	)

432 
	#_IO_„º‹_u∆ocked
(
__Â
Ë(((__Â)->
_Êags
 & 
_IO_ERR_SEEN
Ë!0)

	)

434 
_IO_gëc
 (
_IO_FILE
 *
__Â
);

435 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__Â
);

436 
_IO_„of
 (
_IO_FILE
 *
__Â
Ë
__THROW
;

437 
_IO_„º‹
 (
_IO_FILE
 *
__Â
Ë
__THROW
;

439 
_IO_≥ekc_locked
 (
_IO_FILE
 *
__Â
);

442 
	#_IO_PENDING_OUTPUT_COUNT
(
_Â
) \

443 ((
_Â
)->
_IO_wrôe_±r
 - (_Â)->
_IO_wrôe_ba£
)

	)

445 
_IO_Êockfûe
 (
_IO_FILE
 *Ë
__THROW
;

446 
_IO_fu∆ockfûe
 (
_IO_FILE
 *Ë
__THROW
;

447 
_IO_·rylockfûe
 (
_IO_FILE
 *Ë
__THROW
;

449 #ifde‡
_IO_MTSAFE_IO


450 
	#_IO_≥ekc
(
_Â
Ë
	`_IO_≥ekc_locked
 (_Â)

	)

451 
	#_IO_Êockfûe
(
_Â
) \

452 i‡(((
_Â
)->
_Êags
 & 
_IO_USER_LOCK
Ë=0Ë
	`_IO_Êockfûe
 (_Â)

	)

453 
	#_IO_fu∆ockfûe
(
_Â
) \

454 i‡(((
_Â
)->
_Êags
 & 
_IO_USER_LOCK
Ë=0Ë
	`_IO_fu∆ockfûe
 (_Â)

	)

456 
	#_IO_≥ekc
(
_Â
Ë
	`_IO_≥ekc_u∆ocked
 (_Â)

	)

457 
	#_IO_Êockfûe
(
_Â
Ë

	)

458 
	#_IO_fu∆ockfûe
(
_Â
Ë

	)

459 
	#_IO_·rylockfûe
(
_Â
Ë

	)

460 
	#_IO_˛ónup_ªgi⁄_°¨t
(
_f˘
, 
_Â
Ë

	)

461 
	#_IO_˛ónup_ªgi⁄_íd
(
_Doô
Ë

	)

464 
_IO_vfsˇnf
 (
_IO_FILE
 * 
__ª°ri˘
, const * __restrict,

465 
_IO_va_li°
, *
__ª°ri˘
);

466 
_IO_vÂrötf
 (
_IO_FILE
 *
__ª°ri˘
, const *__restrict,

467 
_IO_va_li°
);

468 
_IO_ssize_t
 
_IO_∑dn
 (
_IO_FILE
 *, , _IO_ssize_t);

469 
_IO_size_t
 
_IO_sgën
 (
_IO_FILE
 *, *, _IO_size_t);

471 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

472 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

474 
_IO_‰ì_backup_¨ó
 (
_IO_FILE
 *Ë
__THROW
;

476 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


477 
_IO_wöt_t
 
_IO_gëwc
 (
_IO_FILE
 *
__Â
);

478 
_IO_wöt_t
 
_IO_putwc
 (
wch¨_t
 
__wc
, 
_IO_FILE
 *
__Â
);

479 
_IO_fwide
 (
_IO_FILE
 *
__Â
, 
__mode
Ë
__THROW
;

480 #i‡
__GNUC__
 >= 2

483 #i‡
deföed
 
_LIBC
 && deföed 
SHARED


484 
	~<shlib-com∑t.h
>

485 #i‡
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

486 
	#_IO_fwide_maybe_öcom∑tibÀ
 \

487 (
	`__buûtö_ex≥˘
 (&
_IO_°dö_u£d
 =
NULL
, 0))

	)

488 c⁄° 
_IO_°dö_u£d
;

489 
wók_exã∫
 (
_IO_°dö_u£d
);

492 #i‚de‡
_IO_fwide_maybe_öcom∑tibÀ


493 
	#_IO_fwide_maybe_öcom∑tibÀ
 (0)

	)

497 
	#_IO_fwide
(
__Â
, 
__mode
) \

498 ({ 
__ªsu…
 = (
__mode
); \

499 i‡(
__ªsu…
 < 0 && ! 
_IO_fwide_maybe_öcom∑tibÀ
) \

501 i‡((
__Â
)->
_mode
 == 0) \

503 (
__Â
)->
_mode
 = -1; \

504 
__ªsu…
 = (
__Â
)->
_mode
; \

506 i‡(
	`__buûtö_c⁄°™t_p
 (
__mode
) && (__mode) == 0) \

507 
__ªsu…
 = 
_IO_fwide_maybe_öcom∑tibÀ
 ? -1 : (
__Â
)->
_mode
; \

509 
__ªsu…
 = 
	`_IO_fwide
 (
__Â
, __result); \

510 
__ªsu…
; })

	)

513 
_IO_vfwsˇnf
 (
_IO_FILE
 * 
__ª°ri˘
, c⁄° 
wch¨_t
 * __restrict,

514 
_IO_va_li°
, *
__ª°ri˘
);

515 
_IO_vfw¥ötf
 (
_IO_FILE
 *
__ª°ri˘
, c⁄° 
wch¨_t
 *__restrict,

516 
_IO_va_li°
);

517 
_IO_ssize_t
 
_IO_w∑dn
 (
_IO_FILE
 *, 
wöt_t
, _IO_ssize_t);

518 
_IO_‰ì_wbackup_¨ó
 (
_IO_FILE
 *Ë
__THROW
;

521 #ifde‡
__LDBL_COMPAT


522 
	~<bôs/libio-ldbl.h
>

525 #ifde‡
__˝lu•lus


	@/usr/include/time.h

22 #i‚def 
_TIME_H


24 #i‡(! 
deföed
 
__√ed_time_t
 && !deföed 
__√ed_˛ock_t
 && \

25 ! 
deföed
 
	g__√ed_time•ec
)

26 
	#_TIME_H
 1

	)

27 
	~<„©uªs.h
>

29 
	g__BEGIN_DECLS


33 #ifdef 
_TIME_H


35 
	#__√ed_size_t


	)

36 
	#__√ed_NULL


	)

37 
	~<°ddef.h
>

41 
	~<bôs/time.h
>

44 #i‡!
deföed
 
__STRICT_ANSI__
 && !deföed 
__USE_XOPEN2K


45 #i‚de‡
CLK_TCK


46 
	#CLK_TCK
 
CLOCKS_PER_SEC


	)

52 #i‡!
deföed
 
__˛ock_t_deföed
 && (deföed 
_TIME_H
 || deföed 
__√ed_˛ock_t
)

53 
	#__˛ock_t_deföed
 1

	)

55 
	~<bôs/ty≥s.h
>

57 
__BEGIN_NAMESPACE_STD


59 
__˛ock_t
 
	t˛ock_t
;

60 
	g__END_NAMESPACE_STD


61 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_POSIX
 || deföed 
__USE_MISC


62 
	$__USING_NAMESPACE_STD
(
˛ock_t
)

66 #unde‡
__√ed_˛ock_t


68 #i‡!
deföed
 
__time_t_deföed
 && (deföed 
_TIME_H
 || deföed 
__√ed_time_t
)

69 
	#__time_t_deföed
 1

	)

71 
	~<bôs/ty≥s.h
>

73 
__BEGIN_NAMESPACE_STD


75 
__time_t
 
	ttime_t
;

76 
__END_NAMESPACE_STD


77 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC
 || deföed 
__USE_SVID


78 
	$__USING_NAMESPACE_STD
(
time_t
)

82 #unde‡
__√ed_time_t


84 #i‡!
deföed
 
__˛ockid_t_deföed
 && \

85 ((
deföed
 
_TIME_H
 && deföed 
__USE_POSIX199309
Ë|| deföed 
__√ed_˛ockid_t
)

86 
	#__˛ockid_t_deföed
 1

	)

88 
	~<bôs/ty≥s.h
>

91 
__˛ockid_t
 
	t˛ockid_t
;

94 #unde‡
__˛ockid_time_t


96 #i‡!
deföed
 
__timî_t_deföed
 && \

97 ((
deföed
 
_TIME_H
 && deföed 
__USE_POSIX199309
Ë|| deföed 
__√ed_timî_t
)

98 
	#__timî_t_deföed
 1

	)

100 
	~<bôs/ty≥s.h
>

103 
__timî_t
 
	ttimî_t
;

106 #unde‡
__√ed_timî_t


109 #i‡(!
deföed
 
__time•ec_deföed
 \

110 && ((
deföed
 
_TIME_H
 \

111 && (
deföed
 
__USE_POSIX199309
 || deföed 
__USE_MISC
 \

112 || 
deföed
 
__USE_ISOC11
)) \

113 || 
deföed
 
__√ed_time•ec
))

114 
	#__time•ec_deföed
 1

	)

116 
	~<bôs/ty≥s.h
>

120 
	stime•ec


122 
__time_t
 
tv_£c
;

123 
__sysˇŒ_¶⁄g_t
 
tv_n£c
;

127 #unde‡
__√ed_time•ec


130 #ifdef 
_TIME_H


131 
__BEGIN_NAMESPACE_STD


133 
	stm


135 
tm_£c
;

136 
tm_mö
;

137 
tm_hour
;

138 
tm_mday
;

139 
tm_m⁄
;

140 
tm_yór
;

141 
tm_wday
;

142 
tm_yday
;

143 
tm_isd°
;

145 #ifdef 
__USE_BSD


146 
tm_gmtoff
;

147 c⁄° *
tm_z⁄e
;

149 
__tm_gmtoff
;

150 c⁄° *
__tm_z⁄e
;

153 
__END_NAMESPACE_STD


154 #i‡
deföed
 
__USE_XOPEN
 || deföed 
__USE_POSIX
 || deföed 
__USE_MISC


155 
	$__USING_NAMESPACE_STD
(
tm
)

159 #ifde‡
__USE_POSIX199309


161 
	sôimî•ec


163 
time•ec
 
ô_öãrvÆ
;

164 
time•ec
 
ô_vÆue
;

168 
sigevít
;

172 #ifde‡
__USE_XOPEN2K


173 #i‚de‡
__pid_t_deföed


174 
__pid_t
 
	tpid_t
;

175 
	#__pid_t_deföed


	)

180 #ifde‡
__USE_ISOC11


182 
	#TIME_UTC
 1

	)

186 
__BEGIN_NAMESPACE_STD


189 
˛ock_t
 
	$˛ock
 (Ë
__THROW
;

192 
time_t
 
	$time
 (
time_t
 *
__timî
Ë
__THROW
;

195 
	$dif·ime
 (
time_t
 
__time1
,Åime_à
__time0
)

196 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

199 
time_t
 
	$mktime
 (
tm
 *
__ç
Ë
__THROW
;

205 
size_t
 
	$°r·ime
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

206 c⁄° *
__ª°ri˘
 
__f‹m©
,

207 c⁄° 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

208 
__END_NAMESPACE_STD


210 #ifde‡
__USE_XOPEN


213 *
	$°Ωtime
 (c⁄° *
__ª°ri˘
 
__s
,

214 c⁄° *
__ª°ri˘
 
__fmt
, 
tm
 *
__ç
)

215 
__THROW
;

218 #ifde‡
__USE_XOPEN2K8


221 
	~<xloˇÀ.h
>

223 
size_t
 
	$°r·ime_l
 (*
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

224 c⁄° *
__ª°ri˘
 
__f‹m©
,

225 c⁄° 
tm
 *
__ª°ri˘
 
__ç
,

226 
__loˇÀ_t
 
__loc
Ë
__THROW
;

229 #ifde‡
__USE_GNU


230 *
	$°Ωtime_l
 (c⁄° *
__ª°ri˘
 
__s
,

231 c⁄° *
__ª°ri˘
 
__fmt
, 
tm
 *
__ç
,

232 
__loˇÀ_t
 
__loc
Ë
__THROW
;

236 
__BEGIN_NAMESPACE_STD


239 
tm
 *
	$gmtime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

243 
tm
 *
	$loˇ…ime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

244 
__END_NAMESPACE_STD


246 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


249 
tm
 *
	$gmtime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

250 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

254 
tm
 *
	$loˇ…ime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

255 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

258 
__BEGIN_NAMESPACE_STD


261 *
	$as˘ime
 (c⁄° 
tm
 *
__ç
Ë
__THROW
;

264 *
	$˘ime
 (c⁄° 
time_t
 *
__timî
Ë
__THROW
;

265 
__END_NAMESPACE_STD


267 #i‡
deföed
 
__USE_POSIX
 || deföed 
__USE_MISC


272 *
	$as˘ime_r
 (c⁄° 
tm
 *
__ª°ri˘
 
__ç
,

273 *
__ª°ri˘
 
__buf
Ë
__THROW
;

276 *
	$˘ime_r
 (c⁄° 
time_t
 *
__ª°ri˘
 
__timî
,

277 *
__ª°ri˘
 
__buf
Ë
__THROW
;

282 *
__tz«me
[2];

283 
__daylight
;

284 
__timez⁄e
;

287 #ifdef 
__USE_POSIX


289 *
tz«me
[2];

293 
	$tz£t
 (Ë
__THROW
;

296 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_XOPEN


297 
daylight
;

298 
timez⁄e
;

301 #ifde‡
__USE_SVID


304 
	$°ime
 (c⁄° 
time_t
 *
__whí
Ë
__THROW
;

310 
	#__i¶óp
(
yór
) \

311 ((
yór
Ë% 4 =0 && ((yórË% 100 !0 || (yórË% 400 =0))

	)

314 #ifde‡
__USE_MISC


319 
time_t
 
	$timegm
 (
tm
 *
__ç
Ë
__THROW
;

322 
time_t
 
	$timñoˇl
 (
tm
 *
__ç
Ë
__THROW
;

325 
	$dysize
 (
__yór
Ë
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

329 #ifde‡
__USE_POSIX199309


334 
	`«no¶ìp
 (c⁄° 
time•ec
 *
__ªque°ed_time
,

335 
time•ec
 *
__ªmaöög
);

339 
	$˛ock_gëªs
 (
˛ockid_t
 
__˛ock_id
, 
time•ec
 *
__ªs
Ë
__THROW
;

342 
	$˛ock_gëtime
 (
˛ockid_t
 
__˛ock_id
, 
time•ec
 *
__ç
Ë
__THROW
;

345 
	$˛ock_£âime
 (
˛ockid_t
 
__˛ock_id
, c⁄° 
time•ec
 *
__ç
)

346 
__THROW
;

348 #ifde‡
__USE_XOPEN2K


353 
	`˛ock_«no¶ìp
 (
˛ockid_t
 
__˛ock_id
, 
__Êags
,

354 c⁄° 
time•ec
 *
__ªq
,

355 
time•ec
 *
__ªm
);

358 
	$˛ock_gë˝u˛ockid
 (
pid_t
 
__pid
, 
˛ockid_t
 *
__˛ock_id
Ë
__THROW
;

363 
	$timî_¸óã
 (
˛ockid_t
 
__˛ock_id
,

364 
sigevít
 *
__ª°ri˘
 
__evp
,

365 
timî_t
 *
__ª°ri˘
 
__timîid
Ë
__THROW
;

368 
	$timî_dñëe
 (
timî_t
 
__timîid
Ë
__THROW
;

371 
	$timî_£âime
 (
timî_t
 
__timîid
, 
__Êags
,

372 c⁄° 
ôimî•ec
 *
__ª°ri˘
 
__vÆue
,

373 
ôimî•ec
 *
__ª°ri˘
 
__ovÆue
Ë
__THROW
;

376 
	$timî_gëtime
 (
timî_t
 
__timîid
, 
ôimî•ec
 *
__vÆue
)

377 
__THROW
;

380 
	$timî_gëovîrun
 (
timî_t
 
__timîid
Ë
__THROW
;

384 #ifde‡
__USE_ISOC11


386 
	$time•ec_gë
 (
time•ec
 *
__ts
, 
__ba£
)

387 
__THROW
 
	`__n⁄nuŒ
 ((1));

391 #ifde‡
__USE_XOPEN_EXTENDED


403 
gëd©e_îr
;

412 
tm
 *
	`gëd©e
 (c⁄° *
__°rög
);

415 #ifde‡
__USE_GNU


426 
	`gëd©e_r
 (c⁄° *
__ª°ri˘
 
__°rög
,

427 
tm
 *
__ª°ri˘
 
__ªsbuÂ
);

430 
__END_DECLS


	@/usr/include/xlocale.h

20 #i‚de‡
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__loˇÀ_°ru˘


30 
__loˇÀ_d©a
 *
	m__loˇÀs
[13];

33 c⁄° *
	m__˘y≥_b
;

34 c⁄° *
	m__˘y≥_tﬁowî
;

35 c⁄° *
	m__˘y≥_touµî
;

38 c⁄° *
	m__«mes
[13];

39 } *
	t__loˇÀ_t
;

42 
__loˇÀ_t
 
	tloˇÀ_t
;

	@/usr/include/_G_config.h

4 #i‚de‡
_G_c⁄fig_h


5 
	#_G_c⁄fig_h
 1

	)

9 
	~<bôs/ty≥s.h
>

10 
	#__√ed_size_t


	)

11 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


12 
	#__√ed_wch¨_t


	)

14 
	#__√ed_NULL


	)

15 
	~<°ddef.h
>

16 
	#__√ed_mb°©e_t


	)

17 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


18 
	#__√ed_wöt_t


	)

20 
	~<wch¨.h
>

23 
__off_t
 
	m__pos
;

24 
__mb°©e_t
 
	m__°©e
;

25 } 
	t_G_Âos_t
;

28 
__off64_t
 
	m__pos
;

29 
__mb°©e_t
 
	m__°©e
;

30 } 
	t_G_Âos64_t
;

31 #i‡
deföed
 
_LIBC
 || deföed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gc⁄v.h
>

35 
__gc⁄v_öfo
 
	m__cd
;

38 
__gc⁄v_öfo
 
	m__cd
;

39 
__gc⁄v_°ï_d©a
 
	m__d©a
;

40 } 
	m__comböed
;

41 } 
	t_G_ic⁄v_t
;

46 
	#_G_va_li°
 
__gnuc_va_li°


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`deföed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/ctype.h

22 #i‚def 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<„©uªs.h
>

26 
	~<bôs/ty≥s.h
>

28 
	g__BEGIN_DECLS


30 #i‚de‡
_ISbô


39 
	~<ídün.h
>

40 #i‡
__BYTE_ORDER
 =
__BIG_ENDIAN


41 
	#_ISbô
(
bô
Ë(1 << (bô))

	)

43 
	#_ISbô
(
bô
Ë((bôË< 8 ? ((1 << (bô)Ë<< 8Ë: ((1 << (bô)Ë>> 8))

	)

48 
	m_ISuµî
 = 
_ISbô
 (0),

49 
	m_ISlowî
 = 
_ISbô
 (1),

50 
	m_ISÆpha
 = 
_ISbô
 (2),

51 
	m_ISdigô
 = 
_ISbô
 (3),

52 
	m_ISxdigô
 = 
_ISbô
 (4),

53 
	m_IS•a˚
 = 
_ISbô
 (5),

54 
	m_IS¥öt
 = 
_ISbô
 (6),

55 
	m_ISgøph
 = 
_ISbô
 (7),

56 
	m_ISbœnk
 = 
_ISbô
 (8),

57 
	m_IS˙ål
 = 
_ISbô
 (9),

58 
	m_ISpun˘
 = 
_ISbô
 (10),

59 
	m_ISÆnum
 = 
_ISbô
 (11)

79 c⁄° **
	$__˘y≥_b_loc
 ()

80 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

81 c⁄° 
__öt32_t
 **
	$__˘y≥_tﬁowî_loc
 ()

82 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

83 c⁄° 
__öt32_t
 **
	$__˘y≥_touµî_loc
 ()

84 
__THROW
 
	`__©åibuã__
 ((
__c⁄°__
));

87 #i‚de‡
__˝lu•lus


88 
	#__is˘y≥
(
c
, 
ty≥
) \

89 ((*
	`__˘y≥_b_loc
 ())[(Ë(
c
)] & (Ë
ty≥
)

	)

90 #ñi‡
deföed
 
__USE_EXTERN_INLINES


91 
	#__is˘y≥_f
(
ty≥
) \

92 
__exã∫_ölöe
 \

93 
is
##
	`ty≥
 (
__c
Ë
__THROW
 \

95  (*
	`__˘y≥_b_loc
 ())[(Ë(
__c
)] & (Ë
_IS
##
ty≥
; \

96 
	}

	)
}

99 
	#__ißscii
(
c
Ë(((cË& ~0x7fË=0Ë

	)

100 
	#__tﬂscii
(
c
Ë((cË& 0x7fË

	)

102 
	#__ex˘y≥
(
«me
Ë
	`«me
 (Ë
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__ex˘y≥
 (
iß um
);

111 
__ex˘y≥
 (
ißÕha
);

112 
__ex˘y≥
 (
is˙ål
);

113 
__ex˘y≥
 (
isdigô
);

114 
__ex˘y≥
 (
i¶owî
);

115 
__ex˘y≥
 (
isgøph
);

116 
__ex˘y≥
 (
i•röt
);

117 
__ex˘y≥
 (
i•un˘
);

118 
__ex˘y≥
 (
is•a˚
);

119 
__ex˘y≥
 (
isuµî
);

120 
__ex˘y≥
 (
isxdigô
);

124 
	$tﬁowî
 (
__c
Ë
__THROW
;

127 
	$touµî
 (
__c
Ë
__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__ex˘y≥
 (
isbœnk
);

138 
__END_NAMESPACE_C99


141 #ifde‡
__USE_GNU


143 
	$is˘y≥
 (
__c
, 
__mask
Ë
__THROW
;

146 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_MISC
 || deföed 
__USE_XOPEN


150 
	$ißscii
 (
__c
Ë
__THROW
;

154 
	$tﬂscii
 (
__c
Ë
__THROW
;

158 
	`__ex˘y≥
 (
_touµî
);

159 
	`__ex˘y≥
 (
_tﬁowî
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
¨gs
) \

164 (
__exãnsi⁄__
 \

165 ({ 
__ªs
; \

166 i‡( (
c
) > 1) \

168 i‡(
	`__buûtö_c⁄°™t_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__ªs
 = 
__c
 < -128 || __¯> 255 ? __¯: (
a
)[__c]; \

174 
__ªs
 = 
f
 
¨gs
; \

177 
__ªs
 = (
a
)[(Ë(
c
)]; \

178 
__ªs
; 
	}
}))

	)

180 #i‡!
deföed
 
__NO_CTYPE


181 #ifde‡
__is˘y≥_f


182 
	$__is˘y≥_f
 (
Ænum
)

183 
	$__is˘y≥_f
 (
Æpha
)

184 
	$__is˘y≥_f
 (
˙ål
)

185 
	$__is˘y≥_f
 (
digô
)

186 
	$__is˘y≥_f
 (
lowî
)

187 
	$__is˘y≥_f
 (
gøph
)

188 
	$__is˘y≥_f
 (
¥öt
)

189 
	$__is˘y≥_f
 (
pun˘
)

190 
	$__is˘y≥_f
 (
•a˚
)

191 
	$__is˘y≥_f
 (
uµî
)

192 
	$__is˘y≥_f
 (
xdigô
)

193 #ifde‡
__USE_ISOC99


194 
	$__is˘y≥_f
 (
bœnk
)

196 #ñi‡
deföed
 
__is˘y≥


197 
	#iß um
(
c
Ë
	`__is˘y≥
((c), 
_ISÆnum
)

	)

198 
	#ißÕha
(
c
Ë
	`__is˘y≥
((c), 
_ISÆpha
)

	)

199 
	#is˙ål
(
c
Ë
	`__is˘y≥
((c), 
_IS˙ål
)

	)

200 
	#isdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISdigô
)

	)

201 
	#i¶owî
(
c
Ë
	`__is˘y≥
((c), 
_ISlowî
)

	)

202 
	#isgøph
(
c
Ë
	`__is˘y≥
((c), 
_ISgøph
)

	)

203 
	#i•röt
(
c
Ë
	`__is˘y≥
((c), 
_IS¥öt
)

	)

204 
	#i•un˘
(
c
Ë
	`__is˘y≥
((c), 
_ISpun˘
)

	)

205 
	#is•a˚
(
c
Ë
	`__is˘y≥
((c), 
_IS•a˚
)

	)

206 
	#isuµî
(
c
Ë
	`__is˘y≥
((c), 
_ISuµî
)

	)

207 
	#isxdigô
(
c
Ë
	`__is˘y≥
((c), 
_ISxdigô
)

	)

208 #ifde‡
__USE_ISOC99


209 
	#isbœnk
(
c
Ë
	`__is˘y≥
((c), 
_ISbœnk
)

	)

213 #ifde‡
__USE_EXTERN_INLINES


214 
__exã∫_ölöe
 

215 
	`__NTH
 (
	$tﬁowî
 (
__c
))

217  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_tﬁowî_loc
 ())[__c] : __c;

218 
	}
}

220 
__exã∫_ölöe
 

221 
__NTH
 (
	$touµî
 (
__c
))

223  
__c
 >-128 && __¯< 256 ? (*
	`__˘y≥_touµî_loc
 ())[__c] : __c;

224 
	}
}

227 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


228 
	#tﬁowî
(
c
Ë
	`__tobody
 (c, 
tﬁowî
, *
	`__˘y≥_tﬁowî_loc
 (), (c))

	)

229 
	#touµî
(
c
Ë
	`__tobody
 (c, 
touµî
, *
	`__˘y≥_touµî_loc
 (), (c))

	)

232 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_MISC
 || deföed 
__USE_XOPEN


233 
	#ißscii
(
c
Ë
	`__ißscii
 (c)

	)

234 
	#tﬂscii
(
c
Ë
	`__tﬂscii
 (c)

	)

236 
	#_tﬁowî
(
c
Ë((Ë(*
	`__˘y≥_tﬁowî_loc
 ())[(Ë(c)])

	)

237 
	#_touµî
(
c
Ë((Ë(*
	`__˘y≥_touµî_loc
 ())[(Ë(c)])

	)

243 #ifde‡
__USE_XOPEN2K8


257 
	~<xloˇÀ.h
>

261 
	#__is˘y≥_l
(
c
, 
ty≥
, 
loˇÀ
) \

262 ((
loˇÀ
)->
__˘y≥_b
[(Ë(
c
)] & (Ë
ty≥
)

	)

264 
	#__ex˘y≥_l
(
«me
) \

265 
	`«me
 (, 
__loˇÀ_t
Ë
__THROW


	)

271 
__ex˘y≥_l
 (
iß um_l
);

272 
__ex˘y≥_l
 (
ißÕha_l
);

273 
__ex˘y≥_l
 (
is˙ål_l
);

274 
__ex˘y≥_l
 (
isdigô_l
);

275 
__ex˘y≥_l
 (
i¶owî_l
);

276 
__ex˘y≥_l
 (
isgøph_l
);

277 
__ex˘y≥_l
 (
i•röt_l
);

278 
__ex˘y≥_l
 (
i•un˘_l
);

279 
__ex˘y≥_l
 (
is•a˚_l
);

280 
__ex˘y≥_l
 (
isuµî_l
);

281 
__ex˘y≥_l
 (
isxdigô_l
);

283 
__ex˘y≥_l
 (
isbœnk_l
);

287 
	$__tﬁowî_l
 (
__c
, 
__loˇÀ_t
 
__l
Ë
__THROW
;

288 
	$tﬁowî_l
 (
__c
, 
__loˇÀ_t
 
__l
Ë
__THROW
;

291 
	$__touµî_l
 (
__c
, 
__loˇÀ_t
 
__l
Ë
__THROW
;

292 
	$touµî_l
 (
__c
, 
__loˇÀ_t
 
__l
Ë
__THROW
;

294 #i‡
__GNUC__
 >2 && 
deföed
 
__OPTIMIZE__
 && !deföed 
__˝lu•lus


295 
	#__tﬁowî_l
(
c
, 
loˇÀ
) \

296 
	`__tobody
 (
c
, 
__tﬁowî_l
, (
loˇÀ
)->
__˘y≥_tﬁowî
, (c,ÜoˇÀ))

	)

297 
	#__touµî_l
(
c
, 
loˇÀ
) \

298 
	`__tobody
 (
c
, 
__touµî_l
, (
loˇÀ
)->
__˘y≥_touµî
, (c,ÜoˇÀ))

	)

299 
	#tﬁowî_l
(
c
, 
loˇÀ
Ë
	`__tﬁowî_l
 ((c), (loˇÀ))

	)

300 
	#touµî_l
(
c
, 
loˇÀ
Ë
	`__touµî_l
 ((c), (loˇÀ))

	)

304 #i‚de‡
__NO_CTYPE


305 
	#__iß um_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆnum
, (l))

	)

306 
	#__ißÕha_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISÆpha
, (l))

	)

307 
	#__is˙ål_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS˙ål
, (l))

	)

308 
	#__isdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISdigô
, (l))

	)

309 
	#__i¶owî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISlowî
, (l))

	)

310 
	#__isgøph_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISgøph
, (l))

	)

311 
	#__i•röt_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS¥öt
, (l))

	)

312 
	#__i•un˘_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISpun˘
, (l))

	)

313 
	#__is•a˚_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_IS•a˚
, (l))

	)

314 
	#__isuµî_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISuµî
, (l))

	)

315 
	#__isxdigô_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISxdigô
, (l))

	)

317 
	#__isbœnk_l
(
c
,
l
Ë
	`__is˘y≥_l
((c), 
_ISbœnk
, (l))

	)

319 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_MISC


320 
	#__ißscii_l
(
c
,
l
Ë(÷), 
	`__ißscii
 (c))

	)

321 
	#__tﬂscii_l
(
c
,
l
Ë(÷), 
	`__tﬂscii
 (c))

	)

324 
	#iß um_l
(
c
,
l
Ë
	`__iß um_l
 ((c), (l))

	)

325 
	#ißÕha_l
(
c
,
l
Ë
	`__ißÕha_l
 ((c), (l))

	)

326 
	#is˙ål_l
(
c
,
l
Ë
	`__is˙ål_l
 ((c), (l))

	)

327 
	#isdigô_l
(
c
,
l
Ë
	`__isdigô_l
 ((c), (l))

	)

328 
	#i¶owî_l
(
c
,
l
Ë
	`__i¶owî_l
 ((c), (l))

	)

329 
	#isgøph_l
(
c
,
l
Ë
	`__isgøph_l
 ((c), (l))

	)

330 
	#i•röt_l
(
c
,
l
Ë
	`__i•röt_l
 ((c), (l))

	)

331 
	#i•un˘_l
(
c
,
l
Ë
	`__i•un˘_l
 ((c), (l))

	)

332 
	#is•a˚_l
(
c
,
l
Ë
	`__is•a˚_l
 ((c), (l))

	)

333 
	#isuµî_l
(
c
,
l
Ë
	`__isuµî_l
 ((c), (l))

	)

334 
	#isxdigô_l
(
c
,
l
Ë
	`__isxdigô_l
 ((c), (l))

	)

336 
	#isbœnk_l
(
c
,
l
Ë
	`__isbœnk_l
 ((c), (l))

	)

338 #i‡
deföed
 
__USE_SVID
 || deföed 
__USE_MISC


339 
	#ißscii_l
(
c
,
l
Ë
	`__ißscii_l
 ((c), (l))

	)

340 
	#tﬂscii_l
(
c
,
l
Ë
	`__tﬂscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #i‚def 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde‡
__GCC_IEC_559


37 #i‡
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde‡
__GCC_IEC_559_COMPLEX


45 #i‡
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

54 
	#__STDC_ISO_10646__
 201103L

	)

57 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/endian.h

18 #i‚def 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<„©uªs.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<bôs/ídün.h
>

40 #i‚de‡
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_BSD


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #i‡
__BYTE_ORDER
 =
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËLO, 
	)
HI

53 #ñi‡
__BYTE_ORDER
 =
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
ËHI, 
	)
LO

58 #i‡
deföed
 
__USE_BSD
 && !deföed 
__ASSEMBLER__


60 
	~<bôs/byãsw≠.h
>

62 #i‡
__BYTE_ORDER
 =
__LITTLE_ENDIAN


63 
	#htobe16
(
x
Ë
	`__bsw≠_16
 (x)

	)

64 
	#htﬁe16
(
x
Ë(x)

	)

65 
	#be16toh
(
x
Ë
	`__bsw≠_16
 (x)

	)

66 
	#À16toh
(
x
Ë(x)

	)

68 
	#htobe32
(
x
Ë
	`__bsw≠_32
 (x)

	)

69 
	#htﬁe32
(
x
Ë(x)

	)

70 
	#be32toh
(
x
Ë
	`__bsw≠_32
 (x)

	)

71 
	#À32toh
(
x
Ë(x)

	)

73 
	#htobe64
(
x
Ë
	`__bsw≠_64
 (x)

	)

74 
	#htﬁe64
(
x
Ë(x)

	)

75 
	#be64toh
(
x
Ë
	`__bsw≠_64
 (x)

	)

76 
	#À64toh
(
x
Ë(x)

	)

79 
	#htobe16
(
x
Ë(x)

	)

80 
	#htﬁe16
(
x
Ë
	`__bsw≠_16
 (x)

	)

81 
	#be16toh
(
x
Ë(x)

	)

82 
	#À16toh
(
x
Ë
	`__bsw≠_16
 (x)

	)

84 
	#htobe32
(
x
Ë(x)

	)

85 
	#htﬁe32
(
x
Ë
	`__bsw≠_32
 (x)

	)

86 
	#be32toh
(
x
Ë(x)

	)

87 
	#À32toh
(
x
Ë
	`__bsw≠_32
 (x)

	)

89 
	#htobe64
(
x
Ë(x)

	)

90 
	#htﬁe64
(
x
Ë
	`__bsw≠_64
 (x)

	)

91 
	#be64toh
(
x
Ë(x)

	)

92 
	#À64toh
(
x
Ë
	`__bsw≠_64
 (x)

	)

	@/usr/include/gconv.h

22 #i‚de‡
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<„©uªs.h
>

26 
	#__√ed_mb°©e_t


	)

27 
	#__√ed_wöt_t


	)

28 
	~<wch¨.h
>

29 
	#__√ed_size_t


	)

30 
	#__√ed_wch¨_t


	)

31 
	~<°ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¨_t
Ë0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004

64 
	g__gc⁄v_°ï
;

65 
	g__gc⁄v_°ï_d©a
;

66 
	g__gc⁄v_lﬂded_obje˘
;

67 
	g__gc⁄v_å™s_d©a
;

71 (*
	t__gc⁄v_f˘
Ë(
	t__gc⁄v_°ï
 *, 
	t__gc⁄v_°ï_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wöt_t
 (*
	t__gc⁄v_btowc_f˘
Ë(
	t__gc⁄v_°ï
 *, );

79 (*
	t__gc⁄v_öô_f˘
Ë(
	t__gc⁄v_°ï
 *);

80 (*
	t__gc⁄v_íd_f˘
Ë(
	t__gc⁄v_°ï
 *);

84 (*
	t__gc⁄v_å™s_f˘
Ë(
	t__gc⁄v_°ï
 *,

85 
	t__gc⁄v_°ï_d©a
 *, *,

89 
	tsize_t
 *);

92 (*
	t__gc⁄v_å™s_c⁄ãxt_f˘
) (*, const *,

97 (*
	t__gc⁄v_å™s_quîy_f˘
) (const *, const ***,

98 
	tsize_t
 *);

101 (*
	t__gc⁄v_å™s_öô_f˘
) (**, const *);

102 (*
	t__gc⁄v_å™s_íd_f˘
) (*);

104 
	s__gc⁄v_å™s_d©a


107 
__gc⁄v_å™s_f˘
 
__å™s_f˘
;

108 
__gc⁄v_å™s_c⁄ãxt_f˘
 
__å™s_c⁄ãxt_f˘
;

109 
__gc⁄v_å™s_íd_f˘
 
__å™s_íd_f˘
;

110 *
__d©a
;

111 
__gc⁄v_å™s_d©a
 *
__√xt
;

116 
	s__gc⁄v_°ï


118 
__gc⁄v_lﬂded_obje˘
 *
__shlib_h™dÀ
;

119 c⁄° *
__mod«me
;

121 
__cou¡î
;

123 *
__‰om_«me
;

124 *
__to_«me
;

126 
__gc⁄v_f˘
 
__f˘
;

127 
__gc⁄v_btowc_f˘
 
__btowc_f˘
;

128 
__gc⁄v_öô_f˘
 
__öô_f˘
;

129 
__gc⁄v_íd_f˘
 
__íd_f˘
;

133 
__mö_√eded_‰om
;

134 
__max_√eded_‰om
;

135 
__mö_√eded_to
;

136 
__max_√eded_to
;

139 
__°©eful
;

141 *
__d©a
;

146 
	s__gc⁄v_°ï_d©a


148 *
__outbuf
;

149 *
__outbu„nd
;

153 
__Êags
;

157 
__övoˇti⁄_cou¡î
;

161 
__öã∫Æ_u£
;

163 
__mb°©e_t
 *
__°©ï
;

164 
__mb°©e_t
 
__°©e
;

168 
__gc⁄v_å™s_d©a
 *
__å™s
;

173 
	s__gc⁄v_öfo


175 
size_t
 
__n°ïs
;

176 
__gc⁄v_°ï
 *
__°ïs
;

177 
__exãnsi⁄__
 
__gc⁄v_°ï_d©a
 
__d©a
 
__Êex¨r
;

178 } *
	t__gc⁄v_t
;

	@/usr/include/wchar.h

23 #i‚de‡
_WCHAR_H


25 #i‡!
deföed
 
__√ed_mb°©e_t
 && !deföed 
__√ed_wöt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<„©uªs.h
>

30 #ifde‡
_WCHAR_H


32 
	#__√ed___FILE


	)

33 #i‡
deföed
 
__USE_UNIX98
 || deföed 
__USE_XOPEN2K


34 
	#__√ed_FILE


	)

36 
	~<°dio.h
>

38 
	#__√ed___va_li°


	)

39 
	~<°d¨g.h
>

41 
	~<bôs/wch¨.h
>

44 
	#__√ed_size_t


	)

45 
	#__√ed_wch¨_t


	)

46 
	#__√ed_NULL


	)

48 #i‡
deföed
 
_WCHAR_H
 || deföed 
__√ed_wöt_t
 || !deföed 
__WINT_TYPE__


49 #unde‡
__√ed_wöt_t


50 
	#__√ed_wöt_t


	)

51 
	~<°ddef.h
>

55 #i‚de‡
_WINT_T


60 
	#_WINT_T


	)

61 
	twöt_t
;

65 #i‡
deföed
 
__˝lu•lus
 && deföed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
deföed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twöt_t
;

69 
	g__END_NAMESPACE_STD


74 #i‡
deföed
 
__˝lu•lus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #i‡(
deföed
 
_WCHAR_H
 || deföed 
__√ed_mb°©e_t
Ë&& !deföed 
____mb°©e_t_deföed


80 
	#____mb°©e_t_deföed
 1

	)

84 
	m__cou¡
;

87 #ifde‡
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wöt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__vÆue
;

94 } 
	t__mb°©e_t
;

96 #unde‡
__√ed_mb°©e_t


101 #ifde‡
_WCHAR_H


103 #i‚de‡
__mb°©e_t_deföed


104 
__BEGIN_NAMESPACE_C99


106 
__mb°©e_t
 
	tmb°©e_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mb°©e_t_deföed
 1

	)

111 #ifde‡
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mb°©e_t
)

115 #i‚de‡
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #i‚de‡
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #i‡
deföed
 
__USE_XOPEN
 && !deföed 
__USE_UNIX98


128 
	~<w˘y≥.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch¨_t
 *
	$wcs˝y
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

148 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
Ë
__THROW
;

150 
wch¨_t
 *
	$wc¢˝y
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

151 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

152 
__THROW
;

155 
wch¨_t
 *
	$wcsˇt
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

156 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
Ë
__THROW
;

158 
wch¨_t
 *
	$wc¢ˇt
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

159 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

160 
__THROW
;

163 
	$wcscmp
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
)

164 
__THROW
 
__©åibuã_puª__
;

166 
	$wc¢cmp
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
, 
size_t
 
__n
)

167 
__THROW
 
__©åibuã_puª__
;

168 
__END_NAMESPACE_STD


170 #ifde‡
__USE_XOPEN2K8


172 
	$wcsˇ£cmp
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
Ë
__THROW
;

175 
	$wc¢ˇ£cmp
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
,

176 
size_t
 
__n
Ë
__THROW
;

180 
	~<xloˇÀ.h
>

182 
	$wcsˇ£cmp_l
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
,

183 
__loˇÀ_t
 
__loc
Ë
__THROW
;

185 
	$wc¢ˇ£cmp_l
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
,

186 
size_t
 
__n
, 
__loˇÀ_t
 
__loc
Ë
__THROW
;

189 
__BEGIN_NAMESPACE_STD


192 
	$wcscﬁl
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
Ë
__THROW
;

196 
size_t
 
	$wcsx‰m
 (
wch¨_t
 *
__ª°ri˘
 
__s1
,

197 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s2
, 
size_t
 
__n
Ë
__THROW
;

198 
__END_NAMESPACE_STD


200 #ifde‡
__USE_XOPEN2K8


206 
	$wcscﬁl_l
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
,

207 
__loˇÀ_t
 
__loc
Ë
__THROW
;

212 
size_t
 
	$wcsx‰m_l
 (
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
,

213 
size_t
 
__n
, 
__loˇÀ_t
 
__loc
Ë
__THROW
;

216 
wch¨_t
 *
	$wcsdup
 (c⁄° 
wch¨_t
 *
__s
Ë
__THROW
 
__©åibuã_mÆloc__
;

219 
__BEGIN_NAMESPACE_STD


221 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


222 "C++" 
wch¨_t
 *
	$wcschr
 (
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

223 
__THROW
 
	`__asm
 ("wcschr"Ë
__©åibuã_puª__
;

224 "C++" c⁄° 
wch¨_t
 *
	$wcschr
 (c⁄° 
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

225 
__THROW
 
	`__asm
 ("wcschr"Ë
__©åibuã_puª__
;

227 
wch¨_t
 *
	$wcschr
 (c⁄° 
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

228 
__THROW
 
__©åibuã_puª__
;

231 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


232 "C++" 
wch¨_t
 *
	$wc§chr
 (
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

233 
__THROW
 
	`__asm
 ("wc§chr"Ë
__©åibuã_puª__
;

234 "C++" c⁄° 
wch¨_t
 *
	$wc§chr
 (c⁄° 
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

235 
__THROW
 
	`__asm
 ("wc§chr"Ë
__©åibuã_puª__
;

237 
wch¨_t
 *
	$wc§chr
 (c⁄° 
wch¨_t
 *
__wcs
, wch¨_à
__wc
)

238 
__THROW
 
__©åibuã_puª__
;

240 
__END_NAMESPACE_STD


242 #ifde‡
__USE_GNU


245 
wch¨_t
 *
	$wcsch∫ul
 (c⁄° 
wch¨_t
 *
__s
, wch¨_à
__wc
)

246 
__THROW
 
__©åibuã_puª__
;

249 
__BEGIN_NAMESPACE_STD


252 
size_t
 
	$wcsc•n
 (c⁄° 
wch¨_t
 *
__wcs
, c⁄° wch¨_à*
__ªje˘
)

253 
__THROW
 
__©åibuã_puª__
;

256 
size_t
 
	$wcs•n
 (c⁄° 
wch¨_t
 *
__wcs
, c⁄° wch¨_à*
__ac˚±
)

257 
__THROW
 
__©åibuã_puª__
;

259 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


260 "C++" 
wch¨_t
 *
	$wc•brk
 (
wch¨_t
 *
__wcs
, c⁄° wch¨_à*
__ac˚±
)

261 
__THROW
 
	`__asm
 ("wc•brk"Ë
__©åibuã_puª__
;

262 "C++" c⁄° 
wch¨_t
 *
	$wc•brk
 (c⁄° 
wch¨_t
 *
__wcs
,

263 c⁄° 
wch¨_t
 *
__ac˚±
)

264 
__THROW
 
	`__asm
 ("wc•brk"Ë
__©åibuã_puª__
;

266 
wch¨_t
 *
	$wc•brk
 (c⁄° 
wch¨_t
 *
__wcs
, c⁄° wch¨_à*
__ac˚±
)

267 
__THROW
 
__©åibuã_puª__
;

270 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


271 "C++" 
wch¨_t
 *
	$wcs°r
 (
wch¨_t
 *
__hay°ack
, c⁄° wch¨_à*
__√edÀ
)

272 
__THROW
 
	`__asm
 ("wcs°r"Ë
__©åibuã_puª__
;

273 "C++" c⁄° 
wch¨_t
 *
	$wcs°r
 (c⁄° 
wch¨_t
 *
__hay°ack
,

274 c⁄° 
wch¨_t
 *
__√edÀ
)

275 
__THROW
 
	`__asm
 ("wcs°r"Ë
__©åibuã_puª__
;

277 
wch¨_t
 *
	$wcs°r
 (c⁄° 
wch¨_t
 *
__hay°ack
, c⁄° wch¨_à*
__√edÀ
)

278 
__THROW
 
__©åibuã_puª__
;

282 
wch¨_t
 *
	$wc°ok
 (
wch¨_t
 *
__ª°ri˘
 
__s
,

283 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__dñim
,

284 
wch¨_t
 **
__ª°ri˘
 
__±r
Ë
__THROW
;

287 
size_t
 
	$wc¶í
 (c⁄° 
wch¨_t
 *
__s
Ë
__THROW
 
__©åibuã_puª__
;

288 
__END_NAMESPACE_STD


290 #ifde‡
__USE_XOPEN


292 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


293 "C++" 
wch¨_t
 *
	$wcswcs
 (
wch¨_t
 *
__hay°ack
, c⁄° wch¨_à*
__√edÀ
)

294 
__THROW
 
	`__asm
 ("wcswcs"Ë
__©åibuã_puª__
;

295 "C++" c⁄° 
wch¨_t
 *
	$wcswcs
 (c⁄° 
wch¨_t
 *
__hay°ack
,

296 c⁄° 
wch¨_t
 *
__√edÀ
)

297 
__THROW
 
	`__asm
 ("wcswcs"Ë
__©åibuã_puª__
;

299 
wch¨_t
 *
	$wcswcs
 (c⁄° 
wch¨_t
 *
__hay°ack
, c⁄° wch¨_à*
__√edÀ
)

300 
__THROW
 
__©åibuã_puª__
;

304 #ifde‡
__USE_XOPEN2K8


306 
size_t
 
	$wc¢Àn
 (c⁄° 
wch¨_t
 *
__s
, 
size_t
 
__maxÀn
)

307 
__THROW
 
__©åibuã_puª__
;

311 
__BEGIN_NAMESPACE_STD


313 #ifde‡
__CORRECT_ISO_CPP_WCHAR_H_PROTO


314 "C++" 
wch¨_t
 *
	$wmemchr
 (
wch¨_t
 *
__s
, wch¨_à
__c
, 
size_t
 
__n
)

315 
__THROW
 
	`__asm
 ("wmemchr"Ë
__©åibuã_puª__
;

316 "C++" c⁄° 
wch¨_t
 *
	$wmemchr
 (c⁄° 
wch¨_t
 *
__s
, wch¨_à
__c
,

317 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"Ë
__©åibuã_puª__
;

320 
wch¨_t
 *
	$wmemchr
 (c⁄° 
wch¨_t
 *
__s
, wch¨_à
__c
, 
size_t
 
__n
)

321 
__THROW
 
__©åibuã_puª__
;

325 
	$wmemcmp
 (c⁄° 
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
, 
size_t
 
__n
)

326 
__THROW
 
__©åibuã_puª__
;

329 
wch¨_t
 *
	$wmem˝y
 (
wch¨_t
 *
__ª°ri˘
 
__s1
,

330 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s2
, 
size_t
 
__n
Ë
__THROW
;

334 
wch¨_t
 *
	$wmemmove
 (
wch¨_t
 *
__s1
, c⁄° wch¨_à*
__s2
, 
size_t
 
__n
)

335 
__THROW
;

338 
wch¨_t
 *
	$wmem£t
 (
wch¨_t
 *
__s
, wch¨_à
__c
, 
size_t
 
__n
Ë
__THROW
;

339 
__END_NAMESPACE_STD


341 #ifde‡
__USE_GNU


344 
wch¨_t
 *
	$wmemp˝y
 (
wch¨_t
 *
__ª°ri˘
 
__s1
,

345 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s2
, 
size_t
 
__n
)

346 
__THROW
;

350 
__BEGIN_NAMESPACE_STD


353 
wöt_t
 
	$btowc
 (
__c
Ë
__THROW
;

357 
	$w˘ob
 (
wöt_t
 
__c
Ë
__THROW
;

361 
	$mbsöô
 (c⁄° 
mb°©e_t
 *
__ps
Ë
__THROW
 
__©åibuã_puª__
;

365 
size_t
 
	$mbπowc
 (
wch¨_t
 *
__ª°ri˘
 
__pwc
,

366 c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

367 
mb°©e_t
 *
__ª°ri˘
 
__p
Ë
__THROW
;

370 
size_t
 
	$w¸tomb
 (*
__ª°ri˘
 
__s
, 
wch¨_t
 
__wc
,

371 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

374 
size_t
 
	$__mbæí
 (c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

375 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

376 
size_t
 
	$mbæí
 (c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

377 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

378 
__END_NAMESPACE_STD


380 #ifde‡
__USE_EXTERN_INLINES


386 
wöt_t
 
	$__btowc_Æüs
 (
__c
Ë
	`__asm
 ("btowc");

387 
__exã∫_ölöe
 
wöt_t


388 
	`__NTH
 (
	$btowc
 (
__c
))

389 {  (
	`__buûtö_c⁄°™t_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

390 ? (
wöt_t
Ë
__c
 : 
	`__btowc_Æüs
 (__c)); 
	}
}

392 
	$__w˘ob_Æüs
 (
wöt_t
 
__c
Ë
	`__asm
 ("wctob");

393 
__exã∫_ölöe
 

394 
	`__NTH
 (
	$w˘ob
 (
wöt_t
 
__wc
))

395 {  (
	`__buûtö_c⁄°™t_p
 (
__wc
Ë&& __w¯>
L
'\0' && __wc <= L'\x7f'

396 ? (Ë
__wc
 : 
	`__w˘ob_Æüs
 (__wc)); 
	}
}

398 
__exã∫_ölöe
 
size_t


399 
__NTH
 (
	$mbæí
 (c⁄° *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

400 
mb°©e_t
 *
__ª°ri˘
 
__ps
))

401 {  (
__ps
 !
NULL


402 ? 
	`mbπowc
 (
NULL
, 
__s
, 
__n
, 
__ps
Ë: 
	`__mbæí
 (__s, __n, NULL)); 
	}
}

405 
__BEGIN_NAMESPACE_STD


408 
size_t
 
	$mb§towcs
 (
wch¨_t
 *
__ª°ri˘
 
__d°
,

409 c⁄° **
__ª°ri˘
 
__§c
, 
size_t
 
__Àn
,

410 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

414 
size_t
 
	$wc§tombs
 (*
__ª°ri˘
 
__d°
,

415 c⁄° 
wch¨_t
 **
__ª°ri˘
 
__§c
, 
size_t
 
__Àn
,

416 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

417 
__END_NAMESPACE_STD


420 #ifdef 
__USE_XOPEN2K8


423 
size_t
 
	$mb¢πowcs
 (
wch¨_t
 *
__ª°ri˘
 
__d°
,

424 c⁄° **
__ª°ri˘
 
__§c
, 
size_t
 
__nmc
,

425 
size_t
 
__Àn
, 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

429 
size_t
 
	$wc¢πombs
 (*
__ª°ri˘
 
__d°
,

430 c⁄° 
wch¨_t
 **
__ª°ri˘
 
__§c
,

431 
size_t
 
__nwc
, size_à
__Àn
,

432 
mb°©e_t
 *
__ª°ri˘
 
__ps
Ë
__THROW
;

437 #ifde‡
__USE_XOPEN


439 
	$wcwidth
 (
wch¨_t
 
__c
Ë
__THROW
;

443 
	$wcswidth
 (c⁄° 
wch¨_t
 *
__s
, 
size_t
 
__n
Ë
__THROW
;

447 
__BEGIN_NAMESPACE_STD


450 
	$wc°od
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

451 
wch¨_t
 **
__ª°ri˘
 
__íd±r
Ë
__THROW
;

452 
__END_NAMESPACE_STD


454 #ifde‡
__USE_ISOC99


455 
__BEGIN_NAMESPACE_C99


457 
	$wc°of
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

458 
wch¨_t
 **
__ª°ri˘
 
__íd±r
Ë
__THROW
;

459 
	$wc°ﬁd
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

460 
wch¨_t
 **
__ª°ri˘
 
__íd±r
Ë
__THROW
;

461 
__END_NAMESPACE_C99


465 
__BEGIN_NAMESPACE_STD


468 
	$wc°ﬁ
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

469 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__ba£
Ë
__THROW
;

473 
	$wc°oul
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

474 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

475 
__THROW
;

476 
__END_NAMESPACE_STD


478 #ifde‡
__USE_ISOC99


479 
__BEGIN_NAMESPACE_C99


482 
__exãnsi⁄__


483 
	$wc°ﬁl
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

484 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

485 
__THROW
;

489 
__exãnsi⁄__


490 
	$wc°ouŒ
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

491 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

492 
__ba£
Ë
__THROW
;

493 
__END_NAMESPACE_C99


496 #ifde‡
__USE_GNU


499 
__exãnsi⁄__


500 
	$wc°oq
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

501 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__ba£
)

502 
__THROW
;

506 
__exãnsi⁄__


507 
	$wc°ouq
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

508 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

509 
__ba£
Ë
__THROW
;

512 #ifde‡
__USE_GNU


526 
	~<xloˇÀ.h
>

530 
	$wc°ﬁ_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

531 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__ba£
,

532 
__loˇÀ_t
 
__loc
Ë
__THROW
;

534 
	$wc°oul_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

535 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

536 
__ba£
, 
__loˇÀ_t
 
__loc
Ë
__THROW
;

538 
__exãnsi⁄__


539 
	$wc°ﬁl_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

540 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

541 
__ba£
, 
__loˇÀ_t
 
__loc
Ë
__THROW
;

543 
__exãnsi⁄__


544 
	$wc°ouŒ_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

545 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

546 
__ba£
, 
__loˇÀ_t
 
__loc
)

547 
__THROW
;

549 
	$wc°od_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

550 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__loˇÀ_t
 
__loc
)

551 
__THROW
;

553 
	$wc°of_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

554 
wch¨_t
 **
__ª°ri˘
 
__íd±r
, 
__loˇÀ_t
 
__loc
)

555 
__THROW
;

557 
	$wc°ﬁd_l
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__≈å
,

558 
wch¨_t
 **
__ª°ri˘
 
__íd±r
,

559 
__loˇÀ_t
 
__loc
Ë
__THROW
;

563 #ifde‡
__USE_XOPEN2K8


566 
wch¨_t
 *
	$w˝˝y
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

567 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
Ë
__THROW
;

571 
wch¨_t
 *
	$w˝n˝y
 (
wch¨_t
 *
__ª°ri˘
 
__de°
,

572 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__§c
, 
size_t
 
__n
)

573 
__THROW
;

580 
__FILE
 *
	$›í_wmem°ªam
 (
wch¨_t
 **
__buÊoc
, 
size_t
 *
__sizñoc
Ë
__THROW
;

583 #i‡
deföed
 
__USE_ISOC95
 || deföed 
__USE_UNIX98


584 
__BEGIN_NAMESPACE_STD


587 
	$fwide
 (
__FILE
 *
__Â
, 
__mode
Ë
__THROW
;

594 
	`fw¥ötf
 (
__FILE
 *
__ª°ri˘
 
__°ªam
,

595 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

601 
	`w¥ötf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

604 
	$sw¥ötf
 (
wch¨_t
 *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

605 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

606 
__THROW
 ;

612 
	`vfw¥ötf
 (
__FILE
 *
__ª°ri˘
 
__s
,

613 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

614 
__gnuc_va_li°
 
__¨g
)

620 
	`vw¥ötf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

621 
__gnuc_va_li°
 
__¨g
)

625 
	$vsw¥ötf
 (
wch¨_t
 *
__ª°ri˘
 
__s
, 
size_t
 
__n
,

626 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

627 
__gnuc_va_li°
 
__¨g
)

628 
__THROW
 ;

635 
	`fwsˇnf
 (
__FILE
 *
__ª°ri˘
 
__°ªam
,

636 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

642 
	`wsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

645 
	$swsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

646 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

647 
__THROW
 ;

649 #i‡
deföed
 
__USE_ISOC99
 && !deföed 
__USE_GNU
 \

650 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

651 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

652 #ifde‡
__REDIRECT


656 
	`__REDIRECT
 (
fwsˇnf
, (
__FILE
 *
__ª°ri˘
 
__°ªam
,

657 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...),

658 
__isoc99_fwsˇnf
)

660 
	`__REDIRECT
 (
wsˇnf
, (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...),

661 
__isoc99_wsˇnf
)

663 
	`__REDIRECT_NTH
 (
swsˇnf
, (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

664 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

665 ...), 
__isoc99_swsˇnf
)

668 
	`__isoc99_fwsˇnf
 (
__FILE
 *
__ª°ri˘
 
__°ªam
,

669 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...);

670 
	`__isoc99_wsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...);

671 
	$__isoc99_swsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

672 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
, ...)

673 
__THROW
;

674 
	#fwsˇnf
 
__isoc99_fwsˇnf


	)

675 
	#wsˇnf
 
__isoc99_wsˇnf


	)

676 
	#swsˇnf
 
__isoc99_swsˇnf


	)

680 
__END_NAMESPACE_STD


683 #ifde‡
__USE_ISOC99


684 
__BEGIN_NAMESPACE_C99


689 
	`vfwsˇnf
 (
__FILE
 *
__ª°ri˘
 
__s
,

690 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

691 
__gnuc_va_li°
 
__¨g
)

697 
	`vwsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

698 
__gnuc_va_li°
 
__¨g
)

701 
	$vswsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

702 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

703 
__gnuc_va_li°
 
__¨g
)

704 
__THROW
 ;

706 #i‡!
deföed
 
__USE_GNU
 \

707 && (!
deföed
 
__LDBL_COMPAT
 || !deföed 
__REDIRECT
) \

708 && (
deföed
 
__STRICT_ANSI__
 || deföed 
__USE_XOPEN2K
)

709 #ifde‡
__REDIRECT


710 
	`__REDIRECT
 (
vfwsˇnf
, (
__FILE
 *
__ª°ri˘
 
__s
,

711 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

712 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vfwsˇnf
)

714 
	`__REDIRECT
 (
vwsˇnf
, (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

715 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vwsˇnf
)

717 
	`__REDIRECT_NTH
 (
vswsˇnf
, (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

718 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

719 
__gnuc_va_li°
 
__¨g
), 
__isoc99_vswsˇnf
)

722 
	`__isoc99_vfwsˇnf
 (
__FILE
 *
__ª°ri˘
 
__s
,

723 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

724 
__gnuc_va_li°
 
__¨g
);

725 
	`__isoc99_vwsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

726 
__gnuc_va_li°
 
__¨g
);

727 
	$__isoc99_vswsˇnf
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__s
,

728 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

729 
__gnuc_va_li°
 
__¨g
Ë
__THROW
;

730 
	#vfwsˇnf
 
__isoc99_vfwsˇnf


	)

731 
	#vwsˇnf
 
__isoc99_vwsˇnf


	)

732 
	#vswsˇnf
 
__isoc99_vswsˇnf


	)

736 
__END_NAMESPACE_C99


740 
__BEGIN_NAMESPACE_STD


745 
wöt_t
 
	`fgëwc
 (
__FILE
 *
__°ªam
);

746 
wöt_t
 
	`gëwc
 (
__FILE
 *
__°ªam
);

752 
wöt_t
 
	`gëwch¨
 ();

759 
wöt_t
 
	`Âutwc
 (
wch¨_t
 
__wc
, 
__FILE
 *
__°ªam
);

760 
wöt_t
 
	`putwc
 (
wch¨_t
 
__wc
, 
__FILE
 *
__°ªam
);

766 
wöt_t
 
	`putwch¨
 (
wch¨_t
 
__wc
);

774 
wch¨_t
 *
	`fgëws
 (wch¨_à*
__ª°ri˘
 
__ws
, 
__n
,

775 
__FILE
 *
__ª°ri˘
 
__°ªam
);

781 
	`Âutws
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__ws
,

782 
__FILE
 *
__ª°ri˘
 
__°ªam
);

789 
wöt_t
 
	`ungëwc
 (wöt_à
__wc
, 
__FILE
 *
__°ªam
);

790 
__END_NAMESPACE_STD


793 #ifde‡
__USE_GNU


801 
wöt_t
 
	`gëwc_u∆ocked
 (
__FILE
 *
__°ªam
);

802 
wöt_t
 
	`gëwch¨_u∆ocked
 ();

810 
wöt_t
 
	`fgëwc_u∆ocked
 (
__FILE
 *
__°ªam
);

818 
wöt_t
 
	`Âutwc_u∆ocked
 (
wch¨_t
 
__wc
, 
__FILE
 *
__°ªam
);

827 
wöt_t
 
	`putwc_u∆ocked
 (
wch¨_t
 
__wc
, 
__FILE
 *
__°ªam
);

828 
wöt_t
 
	`putwch¨_u∆ocked
 (
wch¨_t
 
__wc
);

837 
wch¨_t
 *
	`fgëws_u∆ocked
 (wch¨_à*
__ª°ri˘
 
__ws
, 
__n
,

838 
__FILE
 *
__ª°ri˘
 
__°ªam
);

846 
	`Âutws_u∆ocked
 (c⁄° 
wch¨_t
 *
__ª°ri˘
 
__ws
,

847 
__FILE
 *
__ª°ri˘
 
__°ªam
);

851 
__BEGIN_NAMESPACE_C99


855 
size_t
 
	$wcs·ime
 (
wch¨_t
 *
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

856 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

857 c⁄° 
tm
 *
__ª°ri˘
 
__ç
Ë
__THROW
;

858 
__END_NAMESPACE_C99


860 #ifde‡
__USE_GNU


861 
	~<xloˇÀ.h
>

865 
size_t
 
	$wcs·ime_l
 (
wch¨_t
 *
__ª°ri˘
 
__s
, 
size_t
 
__maxsize
,

866 c⁄° 
wch¨_t
 *
__ª°ri˘
 
__f‹m©
,

867 c⁄° 
tm
 *
__ª°ri˘
 
__ç
,

868 
__loˇÀ_t
 
__loc
Ë
__THROW
;

877 #i‡
deföed
 
__USE_UNIX98
 && !deföed 
__USE_GNU


878 
	#__√ed_iswxxx


	)

879 
	~<w˘y≥.h
>

883 #i‡
__USE_FORTIFY_LEVEL
 > 0 && 
deföed
 
__f‹tify_fun˘i⁄


884 
	~<bôs/wch¨2.h
>

887 #ifde‡
__LDBL_COMPAT


888 
	~<bôs/wch¨-ldbl.h
>

891 
__END_DECLS


899 #unde‡
__√ed_mb°©e_t


900 #unde‡
__√ed_wöt_t


	@/usr/include/wctype.h

23 #i‚de‡
_WCTYPE_H


25 
	~<„©uªs.h
>

26 
	~<bôs/ty≥s.h
>

28 #i‚de‡
__√ed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__√ed_wöt_t


	)

33 
	~<wch¨.h
>

37 #i‚de‡
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #unde‡
__√ed_iswxxx


46 #i‚de‡
__iswxxx_deföed


47 
	#__iswxxx_deföed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	tw˘y≥_t
;

53 
	g__END_NAMESPACE_C99


55 #i‚de‡
_ISwbô


60 
	~<ídün.h
>

61 #i‡
__BYTE_ORDER
 =
__BIG_ENDIAN


62 
	#_ISwbô
(
bô
Ë(1 << (bô))

	)

64 
	#_ISwbô
(
bô
) \

65 ((
bô
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
bô
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
bô
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (Ë((1UL << (
bô
)Ë>> 24))))

	)

73 
	m__ISwuµî
 = 0,

74 
	m__ISwlowî
 = 1,

75 
	m__ISwÆpha
 = 2,

76 
	m__ISwdigô
 = 3,

77 
	m__ISwxdigô
 = 4,

78 
	m__ISw•a˚
 = 5,

79 
	m__ISw¥öt
 = 6,

80 
	m__ISwgøph
 = 7,

81 
	m__ISwbœnk
 = 8,

82 
	m__ISw˙ål
 = 9,

83 
	m__ISwpun˘
 = 10,

84 
	m__ISwÆnum
 = 11,

86 
	m_ISwuµî
 = 
_ISwbô
 (
__ISwuµî
),

87 
	m_ISwlowî
 = 
_ISwbô
 (
__ISwlowî
),

88 
	m_ISwÆpha
 = 
_ISwbô
 (
__ISwÆpha
),

89 
	m_ISwdigô
 = 
_ISwbô
 (
__ISwdigô
),

90 
	m_ISwxdigô
 = 
_ISwbô
 (
__ISwxdigô
),

91 
	m_ISw•a˚
 = 
_ISwbô
 (
__ISw•a˚
),

92 
	m_ISw¥öt
 = 
_ISwbô
 (
__ISw¥öt
),

93 
	m_ISwgøph
 = 
_ISwbô
 (
__ISwgøph
),

94 
	m_ISwbœnk
 = 
_ISwbô
 (
__ISwbœnk
),

95 
	m_ISw˙ål
 = 
_ISwbô
 (
__ISw˙ål
),

96 
	m_ISwpun˘
 = 
_ISwbô
 (
__ISwpun˘
),

97 
	m_ISwÆnum
 = 
_ISwbô
 (
__ISwÆnum
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$iswÆnum
 (
wöt_t
 
__wc
Ë
__THROW
;

117 
	$iswÆpha
 (
wöt_t
 
__wc
Ë
__THROW
;

120 
	$isw˙ål
 (
wöt_t
 
__wc
Ë
__THROW
;

124 
	$iswdigô
 (
wöt_t
 
__wc
Ë
__THROW
;

128 
	$iswgøph
 (
wöt_t
 
__wc
Ë
__THROW
;

133 
	$iswlowî
 (
wöt_t
 
__wc
Ë
__THROW
;

136 
	$isw¥öt
 (
wöt_t
 
__wc
Ë
__THROW
;

141 
	$iswpun˘
 (
wöt_t
 
__wc
Ë
__THROW
;

146 
	$isw•a˚
 (
wöt_t
 
__wc
Ë
__THROW
;

151 
	$iswuµî
 (
wöt_t
 
__wc
Ë
__THROW
;

156 
	$iswxdigô
 (
wöt_t
 
__wc
Ë
__THROW
;

161 #ifde‡
__USE_ISOC99


162 
	$iswbœnk
 (
wöt_t
 
__wc
Ë
__THROW
;

171 
w˘y≥_t
 
	$w˘y≥
 (c⁄° *
__¥›îty
Ë
__THROW
;

175 
	$isw˘y≥
 (
wöt_t
 
__wc
, 
w˘y≥_t
 
__desc
Ë
__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 c⁄° 
	t__öt32_t
 *
	tw˘øns_t
;

187 
__END_NAMESPACE_C99


188 #ifde‡
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
w˘øns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wöt_t
 
	$towlowî
 (
wöt_t
 
__wc
Ë
__THROW
;

197 
wöt_t
 
	$towuµî
 (
wöt_t
 
__wc
Ë
__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifde‡
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
w˘øns_t
 
	$w˘øns
 (c⁄° *
__¥›îty
Ë
__THROW
;

221 
wöt_t
 
	$tow˘øns
 (
wöt_t
 
__wc
, 
w˘øns_t
 
__desc
Ë
__THROW
;

222 
__END_NAMESPACE_C99


224 #ifde‡
__USE_XOPEN2K8


226 
	~<xloˇÀ.h
>

230 
	$iswÆnum_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

236 
	$iswÆpha_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

239 
	$isw˙ål_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

243 
	$iswdigô_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

247 
	$iswgøph_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

252 
	$iswlowî_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

255 
	$isw¥öt_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

260 
	$iswpun˘_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

265 
	$isw•a˚_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

270 
	$iswuµî_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

275 
	$iswxdigô_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

280 
	$iswbœnk_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

284 
w˘y≥_t
 
	$w˘y≥_l
 (c⁄° *
__¥›îty
, 
__loˇÀ_t
 
__loˇÀ
)

285 
__THROW
;

289 
	$isw˘y≥_l
 (
wöt_t
 
__wc
, 
w˘y≥_t
 
__desc
, 
__loˇÀ_t
 
__loˇÀ
)

290 
__THROW
;

298 
wöt_t
 
	$towlowî_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

301 
wöt_t
 
	$towuµî_l
 (
wöt_t
 
__wc
, 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

305 
w˘øns_t
 
	$w˘øns_l
 (c⁄° *
__¥›îty
, 
__loˇÀ_t
 
__loˇÀ
)

306 
__THROW
;

309 
wöt_t
 
	$tow˘øns_l
 (
wöt_t
 
__wc
, 
w˘øns_t
 
__desc
,

310 
__loˇÀ_t
 
__loˇÀ
Ë
__THROW
;

314 
__END_DECLS


	@
1
.
1
/usr/include
400
16762
CORTEX_M4F_STM32F4/FreeRTOSConfig.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h
CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c
CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c
CORTEX_M4F_STM32F4/ParTest.c
CORTEX_M4F_STM32F4/board/arm_comm.h
CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c
CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h
CORTEX_M4F_STM32F4/game/game.c
CORTEX_M4F_STM32F4/game/game.h
CORTEX_M4F_STM32F4/game/global.h
CORTEX_M4F_STM32F4/include/FreeRTOSConfig.h
CORTEX_M4F_STM32F4/include/clib.h
CORTEX_M4F_STM32F4/include/filesystem.h
CORTEX_M4F_STM32F4/include/fio.h
CORTEX_M4F_STM32F4/include/hash-djb2.h
CORTEX_M4F_STM32F4/include/host.h
CORTEX_M4F_STM32F4/include/osdebug.h
CORTEX_M4F_STM32F4/include/romfs.h
CORTEX_M4F_STM32F4/include/shell.h
CORTEX_M4F_STM32F4/include/stm32_p103.h
CORTEX_M4F_STM32F4/include/stm32f10x_conf.h
CORTEX_M4F_STM32F4/main.c
CORTEX_M4F_STM32F4/main.h
CORTEX_M4F_STM32F4/src/clib.c
CORTEX_M4F_STM32F4/src/filesystem.c
CORTEX_M4F_STM32F4/src/fio.c
CORTEX_M4F_STM32F4/src/hash-djb2.c
CORTEX_M4F_STM32F4/src/host.c
CORTEX_M4F_STM32F4/src/mmtest.c
CORTEX_M4F_STM32F4/src/osdebug.c
CORTEX_M4F_STM32F4/src/romfs.c
CORTEX_M4F_STM32F4/src/shell.c
CORTEX_M4F_STM32F4/src/stm32_p103.c
CORTEX_M4F_STM32F4/src/string-util.c
CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c
CORTEX_M4F_STM32F4/stm32f4xx_conf.h
CORTEX_M4F_STM32F4/stm32f4xx_it.c
CORTEX_M4F_STM32F4/stm32f4xx_it.h
CORTEX_M4F_STM32F4/traffic/draw_graph.c
CORTEX_M4F_STM32F4/traffic/include/draw_graph.h
CORTEX_M4F_STM32F4/traffic/include/move_car.h
CORTEX_M4F_STM32F4/traffic/move_car.c
Utilities/Common/fonts.c
Utilities/Common/fonts.h
Utilities/Common/lcd_log.c
Utilities/Common/lcd_log.h
Utilities/Common/lcd_log_conf_template.h
Utilities/Common/stm32_eval_legacy.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h
Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c
Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h
Utilities/Third_Party/fat_fs/inc/diskio.h
Utilities/Third_Party/fat_fs/inc/ff.h
Utilities/Third_Party/fat_fs/inc/integer.h
Utilities/Third_Party/fat_fs/src/diskio.c
Utilities/Third_Party/fat_fs/src/ff.c
Utilities/Third_Party/fat_fs/src/option/cc932.c
Utilities/Third_Party/fat_fs/src/option/cc936.c
Utilities/Third_Party/fat_fs/src/option/cc949.c
Utilities/Third_Party/fat_fs/src/option/cc950.c
Utilities/Third_Party/fat_fs/src/option/ccsbcs.c
Utilities/Third_Party/fat_fs/src/option/syscall.c
croutine.c
event_groups.c
include/FreeRTOS.h
include/StackMacros.h
include/croutine.h
include/event_groups.h
include/list.h
include/mpu_wrappers.h
include/portable.h
include/projdefs.h
include/queue.h
include/semphr.h
include/task.h
include/timers.h
list.c
portable/BCC/16BitDOS/Flsh186/port.c
portable/BCC/16BitDOS/Flsh186/prtmacro.h
portable/BCC/16BitDOS/PC/port.c
portable/BCC/16BitDOS/PC/prtmacro.h
portable/BCC/16BitDOS/common/portasm.h
portable/BCC/16BitDOS/common/portcomn.c
portable/CCS/ARM_Cortex-R4/port.c
portable/CCS/ARM_Cortex-R4/portmacro.h
portable/CCS/MSP430X/data_model.h
portable/CCS/MSP430X/port.c
portable/CCS/MSP430X/portmacro.h
portable/CodeWarrior/ColdFire_V1/port.c
portable/CodeWarrior/ColdFire_V1/portmacro.h
portable/CodeWarrior/ColdFire_V2/port.c
portable/CodeWarrior/ColdFire_V2/portmacro.h
portable/CodeWarrior/HCS12/port.c
portable/CodeWarrior/HCS12/portmacro.h
portable/GCC/ARM7_AT91FR40008/port.c
portable/GCC/ARM7_AT91FR40008/portISR.c
portable/GCC/ARM7_AT91FR40008/portmacro.h
portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h
portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h
portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c
portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h
portable/GCC/ARM7_AT91SAM7S/port.c
portable/GCC/ARM7_AT91SAM7S/portISR.c
portable/GCC/ARM7_AT91SAM7S/portmacro.h
portable/GCC/ARM7_LPC2000/port.c
portable/GCC/ARM7_LPC2000/portISR.c
portable/GCC/ARM7_LPC2000/portmacro.h
portable/GCC/ARM7_LPC23xx/port.c
portable/GCC/ARM7_LPC23xx/portISR.c
portable/GCC/ARM7_LPC23xx/portmacro.h
portable/GCC/ARM_CA9/port.c
portable/GCC/ARM_CA9/portmacro.h
portable/GCC/ARM_CM0/port.c
portable/GCC/ARM_CM0/portmacro.h
portable/GCC/ARM_CM3/port.c
portable/GCC/ARM_CM3/portmacro.h
portable/GCC/ARM_CM3_MPU/port.c
portable/GCC/ARM_CM3_MPU/portmacro.h
portable/GCC/ARM_CM4F/port.c
portable/GCC/ARM_CM4F/portmacro.h
portable/GCC/ATMega323/port.c
portable/GCC/ATMega323/portmacro.h
portable/GCC/AVR32_UC3/port.c
portable/GCC/AVR32_UC3/portmacro.h
portable/GCC/CORTUS_APS3/port.c
portable/GCC/CORTUS_APS3/portmacro.h
portable/GCC/ColdFire_V2/port.c
portable/GCC/ColdFire_V2/portmacro.h
portable/GCC/H8S2329/port.c
portable/GCC/H8S2329/portmacro.h
portable/GCC/HCS12/port.c
portable/GCC/HCS12/portmacro.h
portable/GCC/MCF5235/port.c
portable/GCC/MCF5235/portmacro.h
portable/GCC/MSP430F449/port.c
portable/GCC/MSP430F449/portmacro.h
portable/GCC/MicroBlaze/port.c
portable/GCC/MicroBlaze/portmacro.h
portable/GCC/MicroBlazeV8/port.c
portable/GCC/MicroBlazeV8/port_exceptions.c
portable/GCC/MicroBlazeV8/portmacro.h
portable/GCC/NiosII/port.c
portable/GCC/NiosII/portmacro.h
portable/GCC/PPC405_Xilinx/FPU_Macros.h
portable/GCC/PPC405_Xilinx/port.c
portable/GCC/PPC405_Xilinx/portmacro.h
portable/GCC/PPC440_Xilinx/FPU_Macros.h
portable/GCC/PPC440_Xilinx/port.c
portable/GCC/PPC440_Xilinx/portmacro.h
portable/GCC/RX100/port.c
portable/GCC/RX100/portmacro.h
portable/GCC/RX600/port.c
portable/GCC/RX600/portmacro.h
portable/GCC/STR75x/port.c
portable/GCC/STR75x/portISR.c
portable/GCC/STR75x/portmacro.h
portable/GCC/TriCore_1782/port.c
portable/GCC/TriCore_1782/portmacro.h
portable/GCC/TriCore_1782/porttrap.c
portable/IAR/78K0R/ISR_Support.h
portable/IAR/78K0R/port.c
portable/IAR/78K0R/portmacro.h
portable/IAR/ARM_CA9/port.c
portable/IAR/ARM_CA9/portASM.h
portable/IAR/ARM_CA9/portmacro.h
portable/IAR/ARM_CM0/port.c
portable/IAR/ARM_CM0/portmacro.h
portable/IAR/ARM_CM3/port.c
portable/IAR/ARM_CM3/portmacro.h
portable/IAR/ARM_CM4F/port.c
portable/IAR/ARM_CM4F/portmacro.h
portable/IAR/ATMega323/port.c
portable/IAR/ATMega323/portmacro.h
portable/IAR/AVR32_UC3/port.c
portable/IAR/AVR32_UC3/portmacro.h
portable/IAR/AVR32_UC3/read.c
portable/IAR/AVR32_UC3/write.c
portable/IAR/AtmelSAM7S64/AT91SAM7S64.h
portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h
portable/IAR/AtmelSAM7S64/AT91SAM7X128.h
portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h
portable/IAR/AtmelSAM7S64/AT91SAM7X256.h
portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h
portable/IAR/AtmelSAM7S64/ISR_Support.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h
portable/IAR/AtmelSAM7S64/port.c
portable/IAR/AtmelSAM7S64/portmacro.h
portable/IAR/AtmelSAM9XE/ISR_Support.h
portable/IAR/AtmelSAM9XE/port.c
portable/IAR/AtmelSAM9XE/portmacro.h
portable/IAR/LPC2000/ISR_Support.h
portable/IAR/LPC2000/port.c
portable/IAR/LPC2000/portmacro.h
portable/IAR/MSP430/port.c
portable/IAR/MSP430/portasm.h
portable/IAR/MSP430/portmacro.h
portable/IAR/MSP430X/data_model.h
portable/IAR/MSP430X/port.c
portable/IAR/MSP430X/portmacro.h
portable/IAR/RL78/ISR_Support.h
portable/IAR/RL78/port.c
portable/IAR/RL78/portmacro.h
portable/IAR/RX100/port.c
portable/IAR/RX100/portmacro.h
portable/IAR/RX600/port.c
portable/IAR/RX600/portmacro.h
portable/IAR/STR71x/ISR_Support.h
portable/IAR/STR71x/port.c
portable/IAR/STR71x/portmacro.h
portable/IAR/STR75x/ISR_Support.h
portable/IAR/STR75x/port.c
portable/IAR/STR75x/portmacro.h
portable/IAR/STR91x/ISR_Support.h
portable/IAR/STR91x/port.c
portable/IAR/STR91x/portmacro.h
portable/IAR/V850ES/ISR_Support.h
portable/IAR/V850ES/port.c
portable/IAR/V850ES/portmacro.h
portable/MPLAB/PIC18F/port.c
portable/MPLAB/PIC18F/portmacro.h
portable/MPLAB/PIC18F/stdio.h
portable/MPLAB/PIC24_dsPIC/port.c
portable/MPLAB/PIC24_dsPIC/portmacro.h
portable/MPLAB/PIC32MX/ISR_Support.h
portable/MPLAB/PIC32MX/port.c
portable/MPLAB/PIC32MX/portmacro.h
portable/MPLAB/PIC32MZ/ISR_Support.h
portable/MPLAB/PIC32MZ/port.c
portable/MPLAB/PIC32MZ/portmacro.h
portable/MSVC-MingW/port.c
portable/MSVC-MingW/portmacro.h
portable/MemMang/heap_1.c
portable/MemMang/heap_2.c
portable/MemMang/heap_3.c
portable/MemMang/heap_4.c
portable/Paradigm/Tern_EE/large_untested/port.c
portable/Paradigm/Tern_EE/large_untested/portasm.h
portable/Paradigm/Tern_EE/large_untested/portmacro.h
portable/Paradigm/Tern_EE/small/port.c
portable/Paradigm/Tern_EE/small/portasm.h
portable/Paradigm/Tern_EE/small/portmacro.h
portable/RVDS/ARM7_LPC21xx/port.c
portable/RVDS/ARM7_LPC21xx/portmacro.h
portable/RVDS/ARM_CA9/port.c
portable/RVDS/ARM_CA9/portmacro.h
portable/RVDS/ARM_CM0/port.c
portable/RVDS/ARM_CM0/portmacro.h
portable/RVDS/ARM_CM3/port.c
portable/RVDS/ARM_CM3/portmacro.h
portable/RVDS/ARM_CM4F/port.c
portable/RVDS/ARM_CM4F/portmacro.h
portable/Renesas/RX100/port.c
portable/Renesas/RX100/portmacro.h
portable/Renesas/RX200/port.c
portable/Renesas/RX200/portmacro.h
portable/Renesas/RX600/port.c
portable/Renesas/RX600/portmacro.h
portable/Renesas/SH2A_FPU/port.c
portable/Renesas/SH2A_FPU/portmacro.h
portable/Rowley/MSP430F449/port.c
portable/Rowley/MSP430F449/portasm.h
portable/Rowley/MSP430F449/portmacro.h
portable/SDCC/Cygnal/port.c
portable/SDCC/Cygnal/portmacro.h
portable/Softune/MB91460/__STD_LIB_sbrk.c
portable/Softune/MB91460/port.c
portable/Softune/MB91460/portmacro.h
portable/Softune/MB96340/__STD_LIB_sbrk.c
portable/Softune/MB96340/port.c
portable/Softune/MB96340/portmacro.h
portable/Tasking/ARM_CM4F/port.c
portable/Tasking/ARM_CM4F/portmacro.h
portable/WizC/PIC18/Drivers/Tick/Tick.c
portable/WizC/PIC18/Drivers/Tick/isrTick.c
portable/WizC/PIC18/addFreeRTOS.h
portable/WizC/PIC18/port.c
portable/WizC/PIC18/portmacro.h
portable/oWatcom/16BitDOS/Flsh186/port.c
portable/oWatcom/16BitDOS/Flsh186/portmacro.h
portable/oWatcom/16BitDOS/PC/port.c
portable/oWatcom/16BitDOS/PC/portmacro.h
portable/oWatcom/16BitDOS/common/portasm.h
portable/oWatcom/16BitDOS/common/portcomn.c
queue.c
tasks.c
timers.c
/usr/include/assert.h
/usr/include/errno.h
/usr/include/limits.h
/usr/include/malloc.h
/usr/include/math.h
/usr/include/setjmp.h
/usr/include/signal.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/unistd.h
/usr/include/alloca.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/time.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/stdc-predef.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
