Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  6 02:02:17 2025
| Host         : DESKTOP-PV5QM8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            CRY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.225ns  (logic 5.455ns (33.619%)  route 10.770ns (66.381%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T1                                                0.000     0.000 r  A[1] (IN)
                                       net (fo=0)                   0.000     0.000    A[1]
    Routing       T1                                                                r  A_IBUF[1]_inst/I
    Routing       T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[1]_inst/O
                                       net (fo=4, routed)           4.091     5.546    A_IBUF[1]
    Routing       SLICE_X1Y19                                                       r  R_OBUF[3]_inst_i_2/I4
    Routing       SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.670 r  R_OBUF[3]_inst_i_2/O
                                       net (fo=6, routed)           1.210     6.880    R_OBUF[3]_inst_i_2_n_0
    Routing       SLICE_X0Y20                                                       r  CRY_OBUF_inst_i_1/I0
    Routing       SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.152     7.032 r  CRY_OBUF_inst_i_1/O
                                       net (fo=1, routed)           5.470    12.501    CRY_OBUF
    Routing       L1                                                                r  CRY_OBUF_inst/I
    Routing       L1                   OBUF (Prop_obuf_I_O)         3.723    16.225 r  CRY_OBUF_inst/O
                                       net (fo=0)                   0.000    16.225    CRY
                  L1                                                                r  CRY (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            OVF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.249ns  (logic 5.219ns (34.222%)  route 10.031ns (65.778%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T1                                                0.000     0.000 r  A[1] (IN)
                                       net (fo=0)                   0.000     0.000    A[1]
    Routing       T1                                                                r  A_IBUF[1]_inst/I
    Routing       T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[1]_inst/O
                                       net (fo=4, routed)           4.091     5.546    A_IBUF[1]
    Routing       SLICE_X1Y19                                                       r  R_OBUF[3]_inst_i_2/I4
    Routing       SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.670 r  R_OBUF[3]_inst_i_2/O
                                       net (fo=6, routed)           1.210     6.880    R_OBUF[3]_inst_i_2_n_0
    Routing       SLICE_X0Y20                                                       r  OVF_OBUF_inst_i_1/I3
    Routing       SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  OVF_OBUF_inst_i_1/O
                                       net (fo=1, routed)           4.730    11.734    OVF_OBUF
    Routing       P1                                                                r  OVF_OBUF_inst/I
    Routing       P1                   OBUF (Prop_obuf_I_O)         3.515    15.249 r  OVF_OBUF_inst/O
                                       net (fo=0)                   0.000    15.249    OVF
                  P1                                                                r  OVF (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.395ns  (logic 5.646ns (42.150%)  route 7.749ns (57.850%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  R2                                                0.000     0.000 r  A[0] (IN)
                                       net (fo=0)                   0.000     0.000    A[0]
    Routing       R2                                                                r  A_IBUF[0]_inst/I
    Routing       R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF[0]_inst/O
                                       net (fo=5, routed)           4.438     5.894    A_IBUF[0]
    Routing       SLICE_X1Y18                                                       r  R_OBUF[1]_inst_i_4/I0
    Routing       SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.018 r  R_OBUF[1]_inst_i_4/O
                                       net (fo=1, routed)           0.798     6.816    R_OBUF[1]_inst_i_4_n_0
    Routing       SLICE_X0Y18                                                       r  R_OBUF[1]_inst_i_2/I5
    Routing       SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.940 r  R_OBUF[1]_inst_i_2/O
                                       net (fo=1, routed)           0.000     6.940    R_saturator[1]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[1]_inst_i_1/I0
    Routing       SLICE_X0Y18          MUXF7 (Prop_muxf7_I0_O)      0.238     7.178 r  R_OBUF[1]_inst_i_1/O
                                       net (fo=1, routed)           2.513     9.691    R_OBUF[1]
    Routing       E19                                                               r  R_OBUF[1]_inst/I
    Routing       E19                  OBUF (Prop_obuf_I_O)         3.704    13.395 r  R_OBUF[1]_inst/O
                                       net (fo=0)                   0.000    13.395    R[1]
                  E19                                                               r  R[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.972ns  (logic 5.826ns (44.912%)  route 7.146ns (55.088%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  R2                                                0.000     0.000 r  A[0] (IN)
                                       net (fo=0)                   0.000     0.000    A[0]
    Routing       R2                                                                r  A_IBUF[0]_inst/I
    Routing       R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  A_IBUF[0]_inst/O
                                       net (fo=5, routed)           4.438     5.894    A_IBUF[0]
    Routing       SLICE_X1Y18                                                       r  R_OBUF[0]_inst_i_4/I0
    Routing       SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.152     6.046 r  R_OBUF[0]_inst_i_4/O
                                       net (fo=1, routed)           0.434     6.480    R_OBUF[0]_inst_i_4_n_0
    Routing       SLICE_X0Y18                                                       r  R_OBUF[0]_inst_i_2/I5
    Routing       SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.326     6.806 r  R_OBUF[0]_inst_i_2/O
                                       net (fo=1, routed)           0.000     6.806    R_saturator[0]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[0]_inst_i_1/I0
    Routing       SLICE_X0Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     7.018 r  R_OBUF[0]_inst_i_1/O
                                       net (fo=1, routed)           2.275     9.292    R_OBUF[0]
    Routing       U16                                                               r  R_OBUF[0]_inst/I
    Routing       U16                  OBUF (Prop_obuf_I_O)         3.680    12.972 r  R_OBUF[0]_inst/O
                                       net (fo=0)                   0.000    12.972    R[0]
                  U16                                                               r  R[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.886ns  (logic 5.212ns (43.851%)  route 6.674ns (56.149%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T1                                                0.000     0.000 r  A[1] (IN)
                                       net (fo=0)                   0.000     0.000    A[1]
    Routing       T1                                                                r  A_IBUF[1]_inst/I
    Routing       T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[1]_inst/O
                                       net (fo=4, routed)           4.091     5.546    A_IBUF[1]
    Routing       SLICE_X1Y19                                                       r  R_OBUF[3]_inst_i_2/I4
    Routing       SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.670 r  R_OBUF[3]_inst_i_2/O
                                       net (fo=6, routed)           0.912     6.583    R_OBUF[3]_inst_i_2_n_0
    Routing       SLICE_X0Y19                                                       r  R_OBUF[3]_inst_i_1/I2
    Routing       SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     6.707 r  R_OBUF[3]_inst_i_1/O
                                       net (fo=1, routed)           1.671     8.377    R_OBUF[3]
    Routing       V19                                                               r  R_OBUF[3]_inst/I
    Routing       V19                  OBUF (Prop_obuf_I_O)         3.509    11.886 r  R_OBUF[3]_inst/O
                                       net (fo=0)                   0.000    11.886    R[3]
                  V19                                                               r  R[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.879ns  (logic 5.591ns (47.066%)  route 6.288ns (52.934%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  T1                                                0.000     0.000 r  A[1] (IN)
                                       net (fo=0)                   0.000     0.000    A[1]
    Routing       T1                                                                r  A_IBUF[1]_inst/I
    Routing       T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  A_IBUF[1]_inst/O
                                       net (fo=4, routed)           4.091     5.546    A_IBUF[1]
    Routing       SLICE_X1Y19                                                       r  R_OBUF[3]_inst_i_2/I4
    Routing       SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124     5.670 r  R_OBUF[3]_inst_i_2/O
                                       net (fo=6, routed)           0.497     6.168    R_OBUF[3]_inst_i_2_n_0
    Routing       SLICE_X0Y19                                                       r  R_OBUF[2]_inst_i_2/I1
    Routing       SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     6.292 r  R_OBUF[2]_inst_i_2/O
                                       net (fo=1, routed)           0.000     6.292    R_saturator[2]
    Routing       SLICE_X0Y19                                                       r  R_OBUF[2]_inst_i_1/I0
    Routing       SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.212     6.504 r  R_OBUF[2]_inst_i_1/O
                                       net (fo=1, routed)           1.700     8.203    R_OBUF[2]
    Routing       U19                                                               r  R_OBUF[2]_inst/I
    Routing       U19                  OBUF (Prop_obuf_I_O)         3.676    11.879 r  R_OBUF[2]_inst/O
                                       net (fo=0)                   0.000    11.879    R[2]
                  U19                                                               r  R[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.474ns (60.138%)  route 0.977ns (39.862%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  W15                                               0.000     0.000 r  B[3] (IN)
                                       net (fo=0)                   0.000     0.000    B[3]
    Routing       W15                                                               r  B_IBUF[3]_inst/I
    Routing       W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[3]_inst/O
                                       net (fo=6, routed)           0.638     0.857    B_IBUF[3]
    Routing       SLICE_X0Y19                                                       r  R_OBUF[3]_inst_i_1/I3
    Routing       SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.045     0.902 r  R_OBUF[3]_inst_i_1/O
                                       net (fo=1, routed)           0.339     1.241    R_OBUF[3]
    Routing       V19                                                               r  R_OBUF[3]_inst/I
    Routing       V19                  OBUF (Prop_obuf_I_O)         1.210     2.451 r  R_OBUF[3]_inst/O
                                       net (fo=0)                   0.000     2.451    R[3]
                  V19                                                               r  R[3] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.646ns (64.378%)  route 0.911ns (35.622%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V16                                               0.000     0.000 r  B[1] (IN)
                                       net (fo=0)                   0.000     0.000    B[1]
    Routing       V16                                                               r  B_IBUF[1]_inst/I
    Routing       V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                                       net (fo=4, routed)           0.505     0.735    B_IBUF[1]
    Routing       SLICE_X0Y19                                                       r  R_OBUF[2]_inst_i_4/I3
    Routing       SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.780 r  R_OBUF[2]_inst_i_4/O
                                       net (fo=1, routed)           0.058     0.837    R_OBUF[2]_inst_i_4_n_0
    Routing       SLICE_X0Y19                                                       r  R_OBUF[2]_inst_i_2/I5
    Routing       SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.882 r  R_OBUF[2]_inst_i_2/O
                                       net (fo=1, routed)           0.000     0.882    R_saturator[2]
    Routing       SLICE_X0Y19                                                       r  R_OBUF[2]_inst_i_1/I0
    Routing       SLICE_X0Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     0.944 r  R_OBUF[2]_inst_i_1/O
                                       net (fo=1, routed)           0.348     1.292    R_OBUF[2]
    Routing       U19                                                               r  R_OBUF[2]_inst/I
    Routing       U19                  OBUF (Prop_obuf_I_O)         1.265     2.558 r  R_OBUF[2]_inst/O
                                       net (fo=0)                   0.000     2.558    R[2]
                  U19                                                               r  R[2] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.600ns (58.822%)  route 1.120ns (41.178%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V17                                               0.000     0.000 r  B[0] (IN)
                                       net (fo=0)                   0.000     0.000    B[0]
    Routing       V17                                                               r  B_IBUF[0]_inst/I
    Routing       V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  B_IBUF[0]_inst/O
                                       net (fo=5, routed)           0.542     0.763    B_IBUF[0]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[0]_inst_i_3/I0
    Routing       SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  R_OBUF[0]_inst_i_3/O
                                       net (fo=1, routed)           0.000     0.808    R_MultipexorANDOR[0]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[0]_inst_i_1/I1
    Routing       SLICE_X0Y18          MUXF7 (Prop_muxf7_I1_O)      0.065     0.873 r  R_OBUF[0]_inst_i_1/O
                                       net (fo=1, routed)           0.578     1.451    R_OBUF[0]
    Routing       U16                                                               r  R_OBUF[0]_inst/I
    Routing       U16                  OBUF (Prop_obuf_I_O)         1.269     2.720 r  R_OBUF[0]_inst/O
                                       net (fo=0)                   0.000     2.720    R[0]
                  U16                                                               r  R[0] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.642ns (56.272%)  route 1.276ns (43.728%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V16                                               0.000     0.000 r  B[1] (IN)
                                       net (fo=0)                   0.000     0.000    B[1]
    Routing       V16                                                               r  B_IBUF[1]_inst/I
    Routing       V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                                       net (fo=4, routed)           0.564     0.794    B_IBUF[1]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[1]_inst_i_3/I0
    Routing       SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.045     0.839 r  R_OBUF[1]_inst_i_3/O
                                       net (fo=1, routed)           0.000     0.839    R_MultipexorANDOR[1]
    Routing       SLICE_X0Y18                                                       r  R_OBUF[1]_inst_i_1/I1
    Routing       SLICE_X0Y18          MUXF7 (Prop_muxf7_I1_O)      0.074     0.913 r  R_OBUF[1]_inst_i_1/O
                                       net (fo=1, routed)           0.712     1.624    R_OBUF[1]
    Routing       E19                                                               r  R_OBUF[1]_inst/I
    Routing       E19                  OBUF (Prop_obuf_I_O)         1.294     2.918 r  R_OBUF[1]_inst/O
                                       net (fo=0)                   0.000     2.918    R[1]
                  E19                                                               r  R[1] (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            OVF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.855ns  (logic 1.495ns (38.793%)  route 2.360ns (61.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V15                                               0.000     0.000 r  C2 (IN)
                                       net (fo=0)                   0.000     0.000    C2
    Routing       V15                                                               r  C2_IBUF_inst/I
    Routing       V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  C2_IBUF_inst/O
                                       net (fo=5, routed)           0.514     0.748    C2_IBUF
    Routing       SLICE_X0Y20                                                       r  OVF_OBUF_inst_i_1/I0
    Routing       SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.045     0.793 r  OVF_OBUF_inst_i_1/O
                                       net (fo=1, routed)           1.846     2.639    OVF_OBUF
    Routing       P1                                                                r  OVF_OBUF_inst/I
    Routing       P1                   OBUF (Prop_obuf_I_O)         1.216     3.855 r  OVF_OBUF_inst/O
                                       net (fo=0)                   0.000     3.855    OVF
                  P1                                                                r  OVF (OUT)
  ---------------------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            CRY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.281ns  (logic 1.566ns (36.593%)  route 2.714ns (63.407%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                  V15                                               0.000     0.000 f  C2 (IN)
                                       net (fo=0)                   0.000     0.000    C2
    Routing       V15                                                               f  C2_IBUF_inst/I
    Routing       V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  C2_IBUF_inst/O
                                       net (fo=5, routed)           0.514     0.748    C2_IBUF
    Routing       SLICE_X0Y20                                                       f  CRY_OBUF_inst_i_1/I3
    Routing       SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.048     0.796 r  CRY_OBUF_inst_i_1/O
                                       net (fo=1, routed)           2.201     2.996    CRY_OBUF
    Routing       L1                                                                r  CRY_OBUF_inst/I
    Routing       L1                   OBUF (Prop_obuf_I_O)         1.284     4.281 r  CRY_OBUF_inst/O
                                       net (fo=0)                   0.000     4.281    CRY
                  L1                                                                r  CRY (OUT)
  ---------------------------------------------------------------------------------    -------------------





