/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  reg [20:0] _02_;
  reg [3:0] _03_;
  reg [13:0] _04_;
  reg [17:0] _05_;
  wire [2:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [18:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [16:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[172] ? in_data[110] : celloutsig_1_0z;
  assign celloutsig_1_19z = celloutsig_1_12z[5] ? celloutsig_1_4z : celloutsig_1_2z;
  assign celloutsig_0_26z = celloutsig_0_8z ? celloutsig_0_23z[6] : celloutsig_0_5z;
  assign celloutsig_0_13z = !(_00_ ? celloutsig_0_12z[1] : celloutsig_0_12z[3]);
  assign celloutsig_0_50z = ~(celloutsig_0_37z[6] | celloutsig_0_9z);
  assign celloutsig_1_9z = ~(in_data[121] | celloutsig_1_6z[3]);
  assign celloutsig_0_4z = in_data[14] | ~(celloutsig_0_3z);
  assign celloutsig_0_65z = celloutsig_0_53z[3] | ~(celloutsig_0_28z[12]);
  assign celloutsig_0_16z = in_data[57] | celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_3z | celloutsig_0_9z;
  assign celloutsig_0_18z = celloutsig_0_6z[7] ^ celloutsig_0_3z;
  assign celloutsig_1_0z = ~(in_data[147] ^ in_data[155]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[175]);
  assign celloutsig_0_25z = ~(celloutsig_0_8z ^ celloutsig_0_2z[13]);
  assign celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_9z, celloutsig_0_8z } + _01_[18:15];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 21'h000000;
    else _02_ <= { in_data[159:141], celloutsig_1_5z, celloutsig_1_0z };
  reg [6:0] _22_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 7'h00;
    else _22_ <= in_data[22:16];
  assign { _01_[18:13], _00_ } = _22_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_12z[3:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 18'h00000;
    else _05_ <= { celloutsig_0_6z[16:1], celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[105:102], celloutsig_1_0z } === { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_38z = { celloutsig_0_23z[9:5], celloutsig_0_26z } > { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_0_8z = { in_data[55:54], celloutsig_0_5z } > { celloutsig_0_7z[3:2], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_6z[7:4] > celloutsig_0_12z;
  assign celloutsig_0_29z = in_data[70] & ~(celloutsig_0_7z[1]);
  assign celloutsig_0_3z = _01_[16] & ~(_01_[17]);
  assign celloutsig_0_66z = _03_[0] & ~(celloutsig_0_21z);
  assign celloutsig_1_14z = celloutsig_1_4z & ~(celloutsig_1_0z);
  assign celloutsig_0_21z = celloutsig_0_19z & ~(celloutsig_0_15z[1]);
  assign celloutsig_0_0z = in_data[50:48] * in_data[63:61];
  assign celloutsig_1_18z = celloutsig_1_16z[8:1] != { in_data[125:119], celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = | { _00_, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_16z = { _02_[12:7], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z } >> { celloutsig_1_6z[2], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_23z = { celloutsig_0_2z[14:0], celloutsig_0_16z } >> { celloutsig_0_2z[10:0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_47z = celloutsig_0_28z[11:1] >> { celloutsig_0_23z[15:6], celloutsig_0_38z };
  assign celloutsig_0_7z = { _01_[17:13], _00_ } >> { in_data[74:71], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_6z[11:9] >> { celloutsig_0_2z[1:0], celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_23z[14:9] <<< celloutsig_0_23z[6:1];
  assign celloutsig_0_37z = { _05_[14:10], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_34z } <<< { in_data[77:69], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_34z };
  assign celloutsig_0_53z = { celloutsig_0_37z[10:8], celloutsig_0_50z } <<< celloutsig_0_47z[3:0];
  assign celloutsig_1_6z = in_data[149:145] <<< { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = { _01_[14:13], _01_[18:13], _00_, _01_[18:13], _00_ } <<< { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, _01_[18:13], _00_ };
  assign celloutsig_0_28z = { _04_[13:2], celloutsig_0_19z, celloutsig_0_13z } <<< _04_;
  assign celloutsig_1_7z = { in_data[159:156], celloutsig_1_5z } >>> { celloutsig_1_6z[3:0], celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z, _01_[18:13], _00_ } >>> celloutsig_0_6z[13:6];
  assign celloutsig_0_6z = in_data[33:17] - { in_data[19:4], celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z[3:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } - { celloutsig_1_7z[3], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] & celloutsig_0_2z[9]) | celloutsig_0_2z[12]);
  assign celloutsig_0_36z = ~((celloutsig_0_19z & celloutsig_0_10z[3]) | (celloutsig_0_34z[4] & celloutsig_0_8z));
  assign celloutsig_1_2z = ~((in_data[103] & in_data[151]) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_0z[1]) | (celloutsig_0_0z[1] & celloutsig_0_0z[2]));
  assign { _01_[19], _01_[12:0] } = { celloutsig_0_10z[0], _00_, _01_[18:13], _00_, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
