Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 19 10:36:49 2019
| Host         : agostini-XPS-15 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.391        0.000                      0                   36        0.210        0.000                      0                   36        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.391        0.000                      0                   36        0.210        0.000                      0                   36        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.391ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.083ns (78.085%)  route 0.585ns (21.915%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    counter_reg[20]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.766    counter_reg[24]_i_1_n_6
    SLICE_X30Y31         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.438    14.810    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.157    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  7.391    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 1.999ns (77.372%)  route 0.585ns (22.628%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    counter_reg[20]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.682 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.682    counter_reg[24]_i_1_n_5
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.438    14.810    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.157    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.979ns (77.196%)  route 0.585ns (22.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    counter_reg[20]_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.662 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.662    counter_reg[24]_i_1_n_7
    SLICE_X30Y31         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.438    14.810    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X30Y31         FDCE (Setup_fdce_C_D)        0.109    15.157    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.966ns (77.080%)  route 0.585ns (22.920%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.649 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.649    counter_reg[20]_i_1_n_6
    SLICE_X30Y30         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.958ns (77.008%)  route 0.585ns (22.992%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.641 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.641    counter_reg[20]_i_1_n_4
    SLICE_X30Y30         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.882ns (76.299%)  route 0.585ns (23.701%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.565 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.565    counter_reg[20]_i_1_n_5
    SLICE_X30Y30         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.862ns (76.105%)  route 0.585ns (23.895%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    counter_reg[16]_i_1_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.545 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.545    counter_reg[20]_i_1_n_7
    SLICE_X30Y30         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y30         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.849ns (75.978%)  route 0.585ns (24.022%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.532 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.532    counter_reg[16]_i_1_n_6
    SLICE_X30Y29         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.841ns (75.899%)  route 0.585ns (24.101%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.524 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.524    counter_reg[16]_i_1_n_4
    SLICE_X30Y29         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.765ns (75.119%)  route 0.585ns (24.881%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518     5.617 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.585     6.201    counter_reg_n_0_[1]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.858 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.858    counter_reg[0]_i_1_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.975 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    counter_reg[4]_i_1_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    counter_reg[8]_i_1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[12]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.448 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.448    counter_reg[16]_i_1_n_5
    SLICE_X30Y29         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.274    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X30Y29         FDCE (Setup_fdce_C_D)        0.109    15.156    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.487%)  route 0.137ns (39.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.558     1.471    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.137     1.772    slow_clk
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  slow_clk_p_i_1/O
                         net (fo=1, routed)           0.000     1.817    slow_clk_p_i_1_n_0
    SLICE_X30Y33         FDRE                                         r  slow_clk_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.827     1.985    clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  slow_clk_p_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.120     1.607    slow_clk_p_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    counter_reg_n_0_[14]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    counter_reg[12]_i_1_n_5
    SLICE_X30Y28         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.822     1.980    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.134     1.602    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    counter_reg_n_0_[10]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    counter_reg[8]_i_1_n_5
    SLICE_X30Y27         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.134     1.602    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.748    counter_reg_n_0_[18]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    counter_reg[16]_i_1_n_5
    SLICE_X30Y29         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.823     1.981    clk_IBUF_BUFG
    SLICE_X30Y29         FDCE                                         r  counter_reg[18]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.134     1.603    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.557     1.470    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.749    counter_reg_n_0_[22]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    counter_reg[20]_i_1_n_5
    SLICE_X30Y30         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.824     1.982    clk_IBUF_BUFG
    SLICE_X30Y30         FDCE                                         r  counter_reg[22]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X30Y30         FDCE (Hold_fdce_C_D)         0.134     1.604    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.552     1.465    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    counter_reg_n_0_[2]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    counter_reg[0]_i_1_n_5
    SLICE_X30Y25         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.818     1.976    clk_IBUF_BUFG
    SLICE_X30Y25         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X30Y25         FDCE (Hold_fdce_C_D)         0.134     1.599    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.553     1.466    clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    counter_reg_n_0_[6]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    counter_reg[4]_i_1_n_5
    SLICE_X30Y26         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.819     1.977    clk_IBUF_BUFG
    SLICE_X30Y26         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.511     1.466    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.134     1.600    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.558     1.471    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.127     1.762    slow_clk
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    counter_reg[24]_i_1_n_5
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.825     1.983    clk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  counter_reg[26]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X30Y31         FDCE (Hold_fdce_C_D)         0.134     1.605    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    counter_reg_n_0_[14]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[12]_i_1_n_4
    SLICE_X30Y28         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.822     1.980    clk_IBUF_BUFG
    SLICE_X30Y28         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.134     1.602    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    counter_reg_n_0_[10]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[8]_i_1_n_4
    SLICE_X30Y27         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X30Y27         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.134     1.602    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y25    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y27    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29    counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y30    counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y30    counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y30    counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y30    counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y31    counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y31    counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y31    counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33    slow_clk_p_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y29    counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y29    counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26    counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26    counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26    counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26    counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27    counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27    counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33    slow_clk_p_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28    counter_reg[12]/C



