#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 11:47:00 2024
# Process ID: 124196
# Current directory: /home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/vivado.log
# Journal file: /home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/vivado.jou
# Running On        :eecs-digital-29
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :799.826 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :36145 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 124799
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.492 ; gain = 412.629 ; free physical = 18492 ; free virtual = 32529
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/video_sig_gen.sv:16]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'bto7s' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/seven_segment_controller.sv:83]
INFO: [Synth 8-9937] previous definition of design element 'bto7s' is here [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/bto7s.sv:36]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sim_time_control' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/sim_time_control.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'sim_time_control' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/sim_time_control.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control_rod' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/control_rod.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'control_rod' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/control_rod.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp1' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp1' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp2' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp2' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp3' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp3' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp4' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp4.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp4' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp4.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp5' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp5.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp5' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp5.sv:2]
INFO: [Synth 8-6157] synthesizing module 'precursor_tracker_grp6' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp6.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'precursor_tracker_grp6' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp6.sv:2]
INFO: [Synth 8-6157] synthesizing module 'point_kinetics_model' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/point_kinetics_model.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'point_kinetics_model' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/point_kinetics_model.sv:2]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/seven_segment_controller.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/seven_segment_controller.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'test_pattern_generator' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/test_pattern_generator.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/test_pattern_generator.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'test_pattern_generator' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/test_pattern_generator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pong' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/pong.sv:2]
INFO: [Synth 8-6157] synthesizing module 'block_sprite' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/block_sprite.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/block_sprite.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite__parameterized0' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/block_sprite.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite__parameterized0' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/block_sprite.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pong' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/pong.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tm_choice.sv:1]
INFO: [Synth 8-226] default block is never used [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tmds_encoder.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/top_level.sv:3]
WARNING: [Synth 8-6014] Unused sequential element n_buf_reg was removed.  [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/precursor_tracker_grp1.sv:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'vh_sum_reg' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/test_pattern_generator.sv:15]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port rod_reactivity_1[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_1[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_1[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_sel[1] in module sim_time_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_sel[0] in module sim_time_control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2240.430 ; gain = 507.566 ; free physical = 18391 ; free virtual = 32429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2258.242 ; gain = 525.379 ; free physical = 18391 ; free virtual = 32429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2258.242 ; gain = 525.379 ; free physical = 18391 ; free virtual = 32429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2264.180 ; gain = 0.000 ; free physical = 18514 ; free virtual = 32522
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.984 ; gain = 0.000 ; free physical = 18503 ; free virtual = 32503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2386.984 ; gain = 0.000 ; free physical = 18503 ; free virtual = 32503
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18527 ; free virtual = 32521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18527 ; free virtual = 32521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18527 ; free virtual = 32521
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'point_kinetics_model'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'point_kinetics_model'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18527 ; free virtual = 32523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 3     
	   3 Input   64 Bit       Adders := 4     
	   5 Input   64 Bit       Adders := 5     
	   6 Input   64 Bit       Adders := 1     
	   3 Input   51 Bit       Adders := 1     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   13 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 8     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	  12 Input    5 Bit       Adders := 3     
	  11 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               64 Bit    Registers := 24    
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 26    
	   2 Input   51 Bit        Muxes := 13    
	   3 Input   51 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 42    
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 14    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 41    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'prompt_reg' and it is trimmed from '48' to '12' bits. [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/point_kinetics_model.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'prompt_reg' and it is trimmed from '48' to '12' bits. [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/point_kinetics_model.sv:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'prompt_reg' and it is trimmed from '48' to '17' bits. [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/hdl/point_kinetics_model.sv:49]
DSP Report: Generating DSP prompt_reg, operation Mode is: (A*B)'.
DSP Report: register prompt_reg is absorbed into DSP prompt_reg.
DSP Report: operator p_1_out is absorbed into DSP prompt_reg.
DSP Report: operator p_0_out is absorbed into DSP prompt_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP prompt_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register prompt_reg is absorbed into DSP prompt_reg.
DSP Report: operator p_1_out is absorbed into DSP prompt_reg.
DSP Report: operator p_0_out is absorbed into DSP prompt_reg.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port rod_reactivity_1[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_1[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_1[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_2[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_3[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_4[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_5[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[15] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[14] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[13] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[12] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[11] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[10] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[9] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[8] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[7] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[6] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[5] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[4] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[3] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[2] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[1] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port rod_reactivity_6[0] in module point_kinetics_model is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_sel[1] in module sim_time_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_sel[0] in module sim_time_control is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module point_kinetics_model.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18500 ; free virtual = 32483
---------------------------------------------------------------------------------
 Sort Area is  p_1_out_0 : 0 0 : 2701 3330 : Used 1 time 0
 Sort Area is  p_1_out_0 : 0 1 : 629 3330 : Used 1 time 0
 Sort Area is  prompt_reg_3 : 0 0 : 1099 1099 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|point_kinetics_model | (A*B)'         | 12     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|point_kinetics_model | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|point_kinetics_model | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18315 ; free virtual = 32494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2386.984 ; gain = 654.121 ; free physical = 18450 ; free virtual = 32476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18433 ; free virtual = 32442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18416 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18416 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|point_kinetics_model | (A*B)'          | 12     | 18     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|point_kinetics_model | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|point_kinetics_model | (PCIN>>17+A*B)' | 17     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   410|
|3     |DSP48E1    |     3|
|6     |LUT1       |   117|
|7     |LUT2       |   472|
|8     |LUT3       |  1020|
|9     |LUT4       |   397|
|10    |LUT5       |   710|
|11    |LUT6       |  1481|
|12    |MMCME2_ADV |     1|
|13    |MUXF7      |     9|
|14    |OSERDESE2  |     6|
|16    |FDRE       |  1529|
|17    |FDSE       |   284|
|18    |IBUF       |    21|
|19    |OBUF       |    44|
|20    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.984 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2400.984 ; gain = 539.379 ; free physical = 18417 ; free virtual = 32450
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2400.992 ; gain = 668.121 ; free physical = 18417 ; free virtual = 32450
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2400.992 ; gain = 0.000 ; free physical = 18716 ; free virtual = 32749
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 538dd2ef
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 139 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2400.992 ; gain = 978.129 ; free physical = 18638 ; free virtual = 32751
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1972.438; main = 1670.912; forked = 394.608
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3420.484; main = 2400.988; forked = 1033.496
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32751
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32751
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32752
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32752
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18638 ; free virtual = 32752
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18637 ; free virtual = 32752
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2416.992 ; gain = 0.000 ; free physical = 18637 ; free virtual = 32752
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2448.992 ; gain = 0.000 ; free physical = 18631 ; free virtual = 32683

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18966a5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.992 ; gain = 0.000 ; free physical = 18631 ; free virtual = 32683

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18966a5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18966a5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511
Phase 1 Initialization | Checksum: 18966a5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18966a5ba

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18966a5ba

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511
Phase 2 Timer Update And Timing Data Collection | Checksum: 18966a5ba

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18384 ; free virtual = 32511

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18966a5ba

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18409 ; free virtual = 32511
Retarget | Checksum: 18966a5ba
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e45e29e1

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18409 ; free virtual = 32511
Constant propagation | Checksum: 1e45e29e1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 181212bef

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18409 ; free virtual = 32511
Sweep | Checksum: 181212bef
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 181212bef

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18409 ; free virtual = 32511
BUFG optimization | Checksum: 181212bef
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 181212bef

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
Shift Register Optimization | Checksum: 181212bef
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 181212bef

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
Post Processing Netlist | Checksum: 181212bef
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18404 ; free virtual = 32507

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18404 ; free virtual = 32507
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
Phase 9 Finalization | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
Ending Netlist Obfuscation Task | Checksum: 2670f6f9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32507
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32494
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1dd68929a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32494
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18405 ; free virtual = 32494

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 264c86d31

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2617.992 ; gain = 0.000 ; free physical = 18442 ; free virtual = 32506

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2fde610cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18440 ; free virtual = 32508

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2fde610cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18440 ; free virtual = 32508
Phase 1 Placer Initialization | Checksum: 2fde610cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18440 ; free virtual = 32508

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 31779c47f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18441 ; free virtual = 32509

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a6b64f02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18468 ; free virtual = 32509

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a6b64f02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18469 ; free virtual = 32511

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21e2ebb8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18426 ; free virtual = 32498

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 209 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 92 nets or LUTs. Breaked 0 LUT, combined 92 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18467 ; free virtual = 32509

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             92  |                    92  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             92  |                    92  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19c089771

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18469 ; free virtual = 32510
Phase 2.4 Global Placement Core | Checksum: 1bfc16dbf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18469 ; free virtual = 32510
Phase 2 Global Placement | Checksum: 1bfc16dbf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18469 ; free virtual = 32510

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140680c26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18473 ; free virtual = 32533

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 233839da9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18474 ; free virtual = 32535

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a02a0252

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18474 ; free virtual = 32535

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 256c3c1bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18474 ; free virtual = 32535

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2abaa24c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18404 ; free virtual = 32533

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2651dd70d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18445 ; free virtual = 32548

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 28a7d34c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18445 ; free virtual = 32548

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26d103f0e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18445 ; free virtual = 32548
Phase 3 Detail Placement | Checksum: 26d103f0e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18445 ; free virtual = 32548

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2496e8eea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.810 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17d112fd9

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18491 ; free virtual = 32523
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28da99aa2

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18493 ; free virtual = 32524
Phase 4.1.1.1 BUFG Insertion | Checksum: 2496e8eea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32524

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.810. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2b7f7bf19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
Phase 4.1 Post Commit Optimization | Checksum: 2b7f7bf19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b7f7bf19

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b7f7bf19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
Phase 4.3 Placer Reporting | Checksum: 2b7f7bf19

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18493 ; free virtual = 32525

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 286327891

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
Ending Placer Task | Checksum: 1d23d7715

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2618.996 ; gain = 1.004 ; free physical = 18493 ; free virtual = 32525
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18499 ; free virtual = 32531
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32532
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32532
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32532
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32532
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32533
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18483 ; free virtual = 32533
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab7308e0 ConstDB: 0 ShapeSum: 7c393aff RouteDB: aa913336
Post Restoration Checksum: NetGraph: 1f790e3d | NumContArr: 1e550818 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c3200b8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18531 ; free virtual = 32585

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c3200b8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18530 ; free virtual = 32583

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c3200b8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18530 ; free virtual = 32583
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 179290725

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18526 ; free virtual = 32579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.863  | TNS=0.000  | WHS=-0.170 | THS=-17.459|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5045
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5045
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1aae773e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18527 ; free virtual = 32580

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1aae773e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18527 ; free virtual = 32580

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b51861eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18528 ; free virtual = 32581
Phase 4 Initial Routing | Checksum: 2b51861eb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18528 ; free virtual = 32581

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1222
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27befd192

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594
Phase 5 Rip-up And Reroute | Checksum: 27befd192

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ff99a301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.998  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2ff99a301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2ff99a301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594
Phase 6 Delay and Skew Optimization | Checksum: 2ff99a301

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18572 ; free virtual = 32594

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.998  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26ad27054

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18576 ; free virtual = 32599
Phase 7 Post Hold Fix | Checksum: 26ad27054

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18576 ; free virtual = 32599

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66738 %
  Global Horizontal Routing Utilization  = 2.08889 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26ad27054

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18576 ; free virtual = 32599

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26ad27054

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18576 ; free virtual = 32599

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21c335047

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18576 ; free virtual = 32598

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21c335047

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18577 ; free virtual = 32596

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.005  | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 285715faf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18495 ; free virtual = 32550
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 12.03 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1df63c069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18495 ; free virtual = 32551
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1df63c069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18495 ; free virtual = 32551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18494 ; free virtual = 32550
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18493 ; free virtual = 32550
Wrote PlaceDB: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18479 ; free virtual = 32546
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18479 ; free virtual = 32546
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18479 ; free virtual = 32547
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18479 ; free virtual = 32548
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18475 ; free virtual = 32544
Write Physdb Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2618.996 ; gain = 0.000 ; free physical = 18475 ; free virtual = 32544
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/233e31ed442c4ab2b25ef472a75928ea/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/p_1_out input pke/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/p_1_out input pke/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/prompt_reg input pke/prompt_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/prompt_reg input pke/prompt_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/prompt_reg__0 input pke/prompt_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP pke/prompt_reg__0 input pke/prompt_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11696608 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2835.723 ; gain = 194.641 ; free physical = 18259 ; free virtual = 32375
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 11:48:18 2024...
