Startpoint: A[3] (input port clocked by clk)
Endpoint: OUT[0].FF (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Fanout        Cap      Delay       Time   Description
-----------------------------------------------------------------------------------
                            0.00       0.00   clock clk (rise edge)               
                            0.00       0.00   clock network delay (ideal)         
                            0.00       0.00 v input external delay                
                            0.00       0.00 v A[3] (in)                           
         1       0.00                         A[3] (net)                          
                            0.00       0.00 v ABUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.11       0.11 v ABUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         4       0.01                         A_buf[3] (net)                      
                            0.00       0.11 v DEC.AND2/A_N (sky130_fd_sc_hd__and3b_4)
                                    
                            0.28       0.39 ^ DEC.AND2/X (sky130_fd_sc_hd__and3b_4)
                                    
         1       0.00                         DEC.SEL[2] (net)                    
                            0.00       0.39 ^ SLICE[2].RAM8x32.DEC.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.13       0.52 ^ SLICE[2].RAM8x32.DEC.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         8       0.01                         SLICE[2].RAM8x32.DEC.EN_buf (net)   
                            0.00       0.52 ^ SLICE[2].RAM8x32.DEC.AND3/D (sky130_fd_sc_hd__and4b_2)
                                    
                            0.22       0.74 ^ SLICE[2].RAM8x32.DEC.AND3/X (sky130_fd_sc_hd__and4b_2)
                                    
         1       0.00                         SLICE[2].RAM8x32.DEC.SEL[3] (net)   
                            0.00       0.74 ^ SLICE[2].RAM8x32.WORD[3].W.SELBUF/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.14       0.88 ^ SLICE[2].RAM8x32.WORD[3].W.SELBUF/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         8       0.02                         SLICE[2].RAM8x32.WORD[3].W.B0.SEL (net)
                                    
                            0.00       0.88 ^ SLICE[2].RAM8x32.WORD[3].W.B0.SELINV/A (sky130_fd_sc_hd__inv_1)
                                    
                            0.15       1.02 v SLICE[2].RAM8x32.WORD[3].W.B0.SELINV/Y (sky130_fd_sc_hd__inv_1)
                                    
         8       0.03                         SLICE[2].RAM8x32.WORD[3].W.B0.SEL_B (net)
                                    
                            0.00       1.02 v SLICE[2].RAM8x32.WORD[3].W.B0.BIT[0].OBUF/TE_B (sky130_fd_sc_hd__ebufn_2)
                                    
                            0.87       1.90 ^ SLICE[2].RAM8x32.WORD[3].W.B0.BIT[0].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
                                    
         1       0.09                         Do_pre[0] (net)                     
                            0.00       1.90 ^ OUT[0].FF/D (sky130_fd_sc_hd__dfxtp_1)
                                    
                                       1.90   data arrival time                   

                            0.00       0.00   clock clk (rise edge)               
                            0.00       0.00   clock network delay (ideal)         
                            0.00       0.00   clock reconvergence pessimism       
                                       0.00 ^ OUT[0].FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                                    
                           -0.21      -0.21   library setup time                  
                                      -0.21   data required time                  
-----------------------------------------------------------------------------------
                                      -0.21   data required time                  
                                      -1.90   data arrival time                   
-----------------------------------------------------------------------------------
                                      -2.11   slack (VIOLATED)                    


Startpoint: A[3] (input port clocked by clk)
Endpoint: OUT[10].FF (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Fanout        Cap      Delay       Time   Description
-----------------------------------------------------------------------------------
                            0.00       0.00   clock clk (rise edge)               
                            0.00       0.00   clock network delay (ideal)         
                            0.00       0.00 v input external delay                
                            0.00       0.00 v A[3] (in)                           
         1       0.00                         A[3] (net)                          
                            0.00       0.00 v ABUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.11       0.11 v ABUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         4       0.01                         A_buf[3] (net)                      
                            0.00       0.11 v DEC.AND2/A_N (sky130_fd_sc_hd__and3b_4)
                                    
                            0.28       0.39 ^ DEC.AND2/X (sky130_fd_sc_hd__and3b_4)
                                    
         1       0.00                         DEC.SEL[2] (net)                    
                            0.00       0.39 ^ SLICE[2].RAM8x32.DEC.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.13       0.52 ^ SLICE[2].RAM8x32.DEC.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         8       0.01                         SLICE[2].RAM8x32.DEC.EN_buf (net)   
                            0.00       0.52 ^ SLICE[2].RAM8x32.DEC.AND3/D (sky130_fd_sc_hd__and4b_2)
                                    
                            0.22       0.74 ^ SLICE[2].RAM8x32.DEC.AND3/X (sky130_fd_sc_hd__and4b_2)
                                    
         1       0.00                         SLICE[2].RAM8x32.DEC.SEL[3] (net)   
                            0.00       0.74 ^ SLICE[2].RAM8x32.WORD[3].W.SELBUF/A (sky130_fd_sc_hd__clkbuf_2)
                                    
                            0.14       0.88 ^ SLICE[2].RAM8x32.WORD[3].W.SELBUF/X (sky130_fd_sc_hd__clkbuf_2)
                                    
         8       0.02                         SLICE[2].RAM8x32.WORD[3].W.B0.SEL (net)
                                    
                            0.00       0.88 ^ SLICE[2].RAM8x32.WORD[3].W.B1.SELINV/A (sky130_fd_sc_hd__inv_1)
                                    
                            0.15       1.02 v SLICE[2].RAM8x32.WORD[3].W.B1.SELINV/Y (sky130_fd_sc_hd__inv_1)
                                    
         8       0.03                         SLICE[2].RAM8x32.WORD[3].W.B1.SEL_B (net)
                                    
                            0.00       1.02 v SLICE[2].RAM8x32.WORD[3].W.B1.BIT[2].OBUF/TE_B (sky130_fd_sc_hd__ebufn_2)
                                    
                            0.87       1.90 ^ SLICE[2].RAM8x32.WORD[3].W.B1.BIT[2].OBUF/Z (sky130_fd_sc_hd__ebufn_2)
                                    
         1       0.09                         Do_pre[10] (net)                    
                            0.00       1.90 ^ OUT[10].FF/D (sky130_fd_sc_hd__dfxtp_1)
                                    
                                       1.90   data arrival time                   

                            0.00       0.00   clock clk (rise edge)               
                            0.00       0.00   clock network delay (ideal)         
                            0.00       0.00   clock reconvergence pessimism       
                                       0.00 ^ OUT[10].FF/CLK (sky130_fd_sc_hd__dfxtp_1)
                                    
                           -0.21      -0.21   library setup time                  
                                      -0.21   data required time                  
-----------------------------------------------------------------------------------
                                      -0.21   data required time                  
                                      -1.90   data arrival time                   
-----------------------------------------------------------------------------------
                                      -2.11   slack (VIOLATED)                    


