$date
	Sat Nov 23 12:49:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sr_latch $end
$var wire 1 ! Q $end
$var wire 1 " Qn $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % enable $end
$scope module my_latch $end
$var wire 1 & R $end
$var wire 1 ' S $end
$var wire 1 ( enable $end
$var reg 1 ) Q $end
$var reg 1 * Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
1(
0'
0&
1%
0$
0#
x"
x!
$end
#10
0*
0"
1)
1!
1$
1'
#20
0$
0'
#30
1*
1"
0)
0!
1#
1&
#40
0#
0&
#50
1$
1'
0%
0(
#60
0*
0"
1)
1!
1%
1(
#70
1*
1"
0)
0!
1#
1&
0$
0'
#80
0#
0&
0%
0(
#90
