{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607070001139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607070001149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 02:20:00 2020 " "Processing started: Fri Dec 04 02:20:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607070001149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070001149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off new -c new " "Command: quartus_map --read_settings_files=on --write_settings_files=off new -c new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070001149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607070002760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607070002762 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new new.v(42) " "Verilog HDL Declaration warning at new.v(42): \"new\" is SystemVerilog-2005 keyword" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 42 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1607070020468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new.v 8 8 " "Found 8 design units, including 8 entities, in source file new.v" { { "Info" "ISGN_ENTITY_NAME" "1 new " "Found entity 1: new" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_counter " "Found entity 2: clock_counter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD " "Found entity 3: BCD" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock_converter " "Found entity 4: clock_converter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock_converter_fast " "Found entity 5: clock_converter_fast" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSD_converter " "Found entity 6: SSD_converter" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "7 SSD_converter2 " "Found entity 7: SSD_converter2" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""} { "Info" "ISGN_ENTITY_NAME" "8 alarmControl " "Found entity 8: alarmControl" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070020475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(82) " "Verilog HDL Instantiation warning at new.v(82): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607070020476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(83) " "Verilog HDL Instantiation warning at new.v(83): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607070020476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(103) " "Verilog HDL Instantiation warning at new.v(103): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607070020476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "new.v(127) " "Verilog HDL Instantiation warning at new.v(127): instance has no name" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607070020477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "new " "Elaborating entity \"new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607070020704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:comb_8 " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:comb_8\"" {  } { { "new.v" "comb_8" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 new.v(299) " "Verilog HDL assignment warning at new.v(299): truncated value with size 32 to match size of target (28)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020722 "|new|clock_converter:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter_fast clock_converter_fast:comb_9 " "Elaborating entity \"clock_converter_fast\" for hierarchy \"clock_converter_fast:comb_9\"" {  } { { "new.v" "comb_9" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 new.v(328) " "Verilog HDL assignment warning at new.v(328): truncated value with size 32 to match size of target (28)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020736 "|new|clock_converter_fast:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_counter:comb_10 " "Elaborating entity \"clock_counter\" for hierarchy \"clock_counter:comb_10\"" {  } { { "new.v" "comb_10" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alarm_sec new.v(172) " "Verilog HDL or VHDL warning at new.v(172): object \"alarm_sec\" assigned a value but never read" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607070020750 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(212) " "Verilog HDL assignment warning at new.v(212): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020751 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(214) " "Verilog HDL assignment warning at new.v(214): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020751 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(235) " "Verilog HDL assignment warning at new.v(235): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020752 "|new|clock_counter:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 new.v(237) " "Verilog HDL assignment warning at new.v(237): truncated value with size 32 to match size of target (6)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020752 "|new|clock_counter:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD clock_counter:comb_10\|BCD:seconds " "Elaborating entity \"BCD\" for hierarchy \"clock_counter:comb_10\|BCD:seconds\"" {  } { { "new.v" "seconds" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(273) " "Verilog HDL assignment warning at new.v(273): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020767 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 new.v(274) " "Verilog HDL assignment warning at new.v(274): truncated value with size 32 to match size of target (12)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020767 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(275) " "Verilog HDL assignment warning at new.v(275): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020768 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 new.v(276) " "Verilog HDL assignment warning at new.v(276): truncated value with size 32 to match size of target (12)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020768 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(277) " "Verilog HDL assignment warning at new.v(277): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020768 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new.v(278) " "Verilog HDL assignment warning at new.v(278): truncated value with size 32 to match size of target (4)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607070020768 "|new|clock_counter:comb_10|BCD:seconds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter SSD_converter:second1_display " "Elaborating entity \"SSD_converter\" for hierarchy \"SSD_converter:second1_display\"" {  } { { "new.v" "second1_display" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020787 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "new.v(354) " "Verilog HDL Case Statement warning at new.v(354): incomplete case statement has no default case item" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607070020787 "|new|SSD_converter:second1_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD new.v(350) " "Verilog HDL Always Construct warning at new.v(350): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] new.v(350) " "Inferred latch for \"SSD\[0\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] new.v(350) " "Inferred latch for \"SSD\[1\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] new.v(350) " "Inferred latch for \"SSD\[2\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] new.v(350) " "Inferred latch for \"SSD\[3\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] new.v(350) " "Inferred latch for \"SSD\[4\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020788 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] new.v(350) " "Inferred latch for \"SSD\[5\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020789 "|new|SSD_converter:second1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] new.v(350) " "Inferred latch for \"SSD\[6\]\" at new.v(350)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020789 "|new|SSD_converter:second1_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter2 SSD_converter2:minute1_display " "Elaborating entity \"SSD_converter2\" for hierarchy \"SSD_converter2:minute1_display\"" {  } { { "new.v" "minute1_display" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020801 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "new.v(390) " "Verilog HDL Case Statement warning at new.v(390): incomplete case statement has no default case item" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 390 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD new.v(386) " "Verilog HDL Always Construct warning at new.v(386): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] new.v(386) " "Inferred latch for \"SSD\[0\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] new.v(386) " "Inferred latch for \"SSD\[1\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] new.v(386) " "Inferred latch for \"SSD\[2\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] new.v(386) " "Inferred latch for \"SSD\[3\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] new.v(386) " "Inferred latch for \"SSD\[4\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020802 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] new.v(386) " "Inferred latch for \"SSD\[5\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020803 "|new|SSD_converter2:minute1_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] new.v(386) " "Inferred latch for \"SSD\[6\]\" at new.v(386)" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070020803 "|new|SSD_converter2:minute1_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmControl alarmControl:comb_29 " "Elaborating entity \"alarmControl\" for hierarchy \"alarmControl:comb_29\"" {  } { { "new.v" "comb_29" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070020821 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(417) " "Verilog HDL warning at new.v(417): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 417 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607070020821 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(418) " "Verilog HDL warning at new.v(418): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 418 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607070020822 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(419) " "Verilog HDL warning at new.v(419): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 419 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607070020822 "|new|alarmControl:comb_29"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "new.v(420) " "Verilog HDL warning at new.v(420): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 420 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607070020822 "|new|alarmControl:comb_29"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:hours\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:hours\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_hours\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_hours\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:minutes\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:minutes\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:alarm_minutes\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:alarm_minutes\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod0\"" {  } { { "new.v" "Mod0" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod1\"" {  } { { "new.v" "Mod1" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Div2\"" {  } { { "new.v" "Div2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_counter:comb_10\|BCD:seconds\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_counter:comb_10\|BCD:seconds\|Mod2\"" {  } { { "new.v" "Mod2" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607070021377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607070021377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070021515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021515 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607070021515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_05m " "Found entity 1: lpm_divide_05m" {  } { { "db/lpm_divide_05m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_05m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070021619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070021619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070021680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070021680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_c2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070021762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070021762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070021815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070021815 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607070021815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070021930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070021930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070021988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070021988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070022060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070022060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070022087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022087 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607070022087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_72m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070022195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070022195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070022256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070022256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070022322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070022322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2\"" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070022433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2 " "Instantiated megafunction \"clock_counter:comb_10\|BCD:hours\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607070022434 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 277 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607070022434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607070022538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070022538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[0\] " "Latch SSD_converter:second1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023380 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[1\] " "Latch SSD_converter:second1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023380 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[2\] " "Latch SSD_converter:second1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[3\] " "Latch SSD_converter:second1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[4\] " "Latch SSD_converter:second1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[5\] " "Latch SSD_converter:second1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second1_display\|SSD\[6\] " "Latch SSD_converter:second1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Div2\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[0\] " "Latch SSD_converter:second0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[1\] " "Latch SSD_converter:second0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[2\] " "Latch SSD_converter:second0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[3\] " "Latch SSD_converter:second0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023381 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[4\] " "Latch SSD_converter:second0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[5\] " "Latch SSD_converter:second0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter:second0_display\|SSD\[6\] " "Latch SSD_converter:second0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal clock_counter:comb_10\|BCD:seconds\|lpm_divide:Mod2\|lpm_divide_72m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/db/alt_u_div_qse.tdf" 77 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 350 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[0\] " "Latch SSD_converter2:minute1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[1\] " "Latch SSD_converter2:minute1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[2\] " "Latch SSD_converter2:minute1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[3\] " "Latch SSD_converter2:minute1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[4\] " "Latch SSD_converter2:minute1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023382 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[5\] " "Latch SSD_converter2:minute1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute1_display\|SSD\[6\] " "Latch SSD_converter2:minute1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[0\] " "Latch SSD_converter2:minute0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[1\] " "Latch SSD_converter2:minute0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[2\] " "Latch SSD_converter2:minute0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[3\] " "Latch SSD_converter2:minute0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[4\] " "Latch SSD_converter2:minute0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[5\] " "Latch SSD_converter2:minute0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023383 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023383 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:minute0_display\|SSD\[6\] " "Latch SSD_converter2:minute0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[0\] " "Latch SSD_converter2:hour1_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[1\] " "Latch SSD_converter2:hour1_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[2\] " "Latch SSD_converter2:hour1_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[3\] " "Latch SSD_converter2:hour1_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[4\] " "Latch SSD_converter2:hour1_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[5\] " "Latch SSD_converter2:hour1_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour1_display\|SSD\[6\] " "Latch SSD_converter2:hour1_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[0\] " "Latch SSD_converter2:hour0_display\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023384 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023384 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[1\] " "Latch SSD_converter2:hour0_display\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[2\] " "Latch SSD_converter2:hour0_display\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[3\] " "Latch SSD_converter2:hour0_display\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[4\] " "Latch SSD_converter2:hour0_display\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[5\] " "Latch SSD_converter2:hour0_display\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SSD_converter2:hour0_display\|SSD\[6\] " "Latch SSD_converter2:hour0_display\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA switch_screen_slideswitch " "Ports D and ENA on the latch are fed by the same signal switch_screen_slideswitch" {  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607070023385 ""}  } { { "new.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/new/new.v" 386 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607070023385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607070025647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607070026788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607070026788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1467 " "Implemented 1467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607070026988 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607070026988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1408 " "Implemented 1408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607070026988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607070026988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607070027027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 02:20:27 2020 " "Processing ended: Fri Dec 04 02:20:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607070027027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607070027027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607070027027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607070027027 ""}
