<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Lattice_Diamond使用教程 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="本文基于Lattice官网的Lattice Diamond3.13使用教程，仅供学习使用。  该教程针对MachXO3L器件系列的VHDL和Verilog混合设计的所有基本步骤。  官方例程源码结构 官方源码(Verilog和VHDL代码)例程位置： diamond_install_directory&#x2F;docs&#x2F;tutorial&#x2F;Diamond_tutorial  1234567891011121">
<meta property="og:type" content="article">
<meta property="og:title" content="Lattice_Diamond使用教程">
<meta property="og:url" content="http://example.com/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="本文基于Lattice官网的Lattice Diamond3.13使用教程，仅供学习使用。  该教程针对MachXO3L器件系列的VHDL和Verilog混合设计的所有基本步骤。  官方例程源码结构 官方源码(Verilog和VHDL代码)例程位置： diamond_install_directory&#x2F;docs&#x2F;tutorial&#x2F;Diamond_tutorial  1234567891011121">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2024-04-06T03:05:25.000Z">
<meta property="article:modified_time" content="2024-12-30T09:22:58.019Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="Lattice Diamond">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Lattice_Diamond使用教程',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">Lattice_Diamond使用教程</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">Lattice_Diamond使用教程</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-04-06T03:05:25.000Z" title="发表于 2024-04-06 11:05:25">2024-04-06</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-12-30T09:22:58.019Z" title="更新于 2024-12-30 17:22:58">2024-12-30</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><p>本文基于Lattice官网的<a target="_blank" rel="noopener" href="https://www.latticesemi.com/view_document?document_id=53952">Lattice Diamond3.13使用教程</a>，仅供学习使用。</p>
<blockquote>
<p>该教程针对MachXO3L器件系列的VHDL和Verilog混合设计的所有基本步骤。</p>
</blockquote>
<h1>官方例程源码结构</h1>
<p>官方源码(Verilog和VHDL代码)例程位置：<br>
<kbd>diamond_install_directory/docs/tutorial/Diamond_tutorial</kbd></p>
<p><img src="./%E4%BE%8B%E7%A8%8B%E7%BB%93%E6%9E%84.png" alt="例程结构"></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">--count8.vhd</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">library</span> IEEE;</span><br><span class="line"><span class="keyword">use</span> IEEE.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"><span class="keyword">use</span> IEEE.numeric_std.<span class="keyword">all</span>;</span><br><span class="line"><span class="keyword">use</span> work.typepackage.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> count8 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (</span><br><span class="line">  clk: <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">  reset: <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">  direction: <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">  count: <span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>));</span><br><span class="line"><span class="keyword">end</span> count8;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> rtl <span class="keyword">of</span> count8 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">signal</span> countai: std8s;</span><br><span class="line">  <span class="keyword">signal</span> countbi: std8t;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  main1: <span class="keyword">process</span> (clk, reset)</span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (reset = <span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">      countai &lt;= <span class="string">&quot;00000000&quot;</span>;</span><br><span class="line">      countbi &lt;= <span class="string">&quot;00000000&quot;</span>;</span><br><span class="line">    <span class="keyword">elsif</span> (clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk = <span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">      <span class="keyword">if</span> (direction = <span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">        countai &lt;= std8s(<span class="built_in">unsigned</span>(countai) + <span class="number">1</span>);</span><br><span class="line">      <span class="keyword">else</span></span><br><span class="line">        countai &lt;= std8s(<span class="built_in">unsigned</span>(countai) - <span class="number">1</span>);</span><br><span class="line">      <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">      countbi &lt;= std8st(countai);</span><br><span class="line">      count &lt;= std8ts(countbi);</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> rtl; </span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//count32.v</span></span><br><span class="line"><span class="keyword">module</span> count32(	clk,</span><br><span class="line">				direction,</span><br><span class="line">				reset,</span><br><span class="line">				count</span><br><span class="line">				);</span><br><span class="line">				</span><br><span class="line">  <span class="keyword">input</span> clk, direction,reset;</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] count;</span><br><span class="line">  <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] countai; </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> reset)</span><br><span class="line">  <span class="keyword">begin</span> </span><br><span class="line">	<span class="keyword">if</span>(reset) <span class="keyword">begin</span></span><br><span class="line">		countai &lt;= <span class="number">31&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(direction) countai &lt;= countai + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			countai &lt;= countai - <span class="number">1&#x27;b1</span>; </span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	count &lt;= countai;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"> <span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//topcount.v</span></span><br><span class="line"><span class="keyword">module</span> topcount (<span class="keyword">input</span>	reset,</span><br><span class="line">				 <span class="keyword">input</span>	direction,</span><br><span class="line">				 <span class="keyword">output</span> LOCK, </span><br><span class="line">				 <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]count3t, </span><br><span class="line">				 <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]count2t</span><br><span class="line">				);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] countt;</span><br><span class="line">	<span class="keyword">reg</span> directionR;</span><br><span class="line">	<span class="keyword">wire</span> CLKOP, clk_1Hz;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] count2t_o;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] countt_o;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> count2t = count2t_o;</span><br><span class="line">	</span><br><span class="line">	OSCH OSCinst0 (<span class="variable">.STDBY</span>(<span class="number">1&#x27;b0</span>), <span class="variable">.OSC</span>(clk), <span class="variable">.SEDSTDBY</span>());</span><br><span class="line">	<span class="keyword">defparam</span> OSCinst0<span class="variable">.NOM_FREQ</span> = <span class="string">&quot;20.46&quot;</span>;</span><br><span class="line">	</span><br><span class="line">	my_pll my_pll_inst (<span class="variable">.CLKI</span>(clk), <span class="variable">.CLKOP</span>(CLKOP), <span class="variable">.LOCK</span>(LOCK));</span><br><span class="line">	</span><br><span class="line">	count8 counter1 (CLKOP, reset, directionR, count3t);</span><br><span class="line">	count32 counter2 (CLKOP, directionR, reset, count2t_o);</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> CLKOP )<span class="keyword">begin</span></span><br><span class="line">		directionR &lt;= direction;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// testbench.v</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1 ns / 1 ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> testbench;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">parameter</span> CLOCK_CYCLE = <span class="number">10</span>;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] count2;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] count3;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">reg</span> clk, reset, direction; </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> topcount topcount_inst(<span class="variable">.reset</span>(reset), <span class="variable">.direction</span>(direction), <span class="variable">.count3t</span>(count3), <span class="variable">.count2t</span>(count2));</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		clk = <span class="number">1&#x27;b1</span>;</span><br><span class="line">		reset = <span class="number">1&#x27;b0</span>;</span><br><span class="line">		direction = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">	<span class="comment">// 100MHz clock generation </span></span><br><span class="line">	<span class="keyword">always</span></span><br><span class="line">		<span class="variable">#(CLOCK_CYCLE/2.0)</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span>		</span><br><span class="line">		<span class="variable">#(10*CLOCK_CYCLE)</span>;</span><br><span class="line">		<span class="variable">#(0.3*CLOCK_CYCLE)</span> reset = <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="variable">#(10*CLOCK_CYCLE)</span> reset = <span class="number">1&#x27;b0</span>;	</span><br><span class="line">		</span><br><span class="line">		<span class="variable">#(500*CLOCK_CYCLE)</span> <span class="built_in">$finish</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h1>创建Project</h1>
<p>按软件引导设置projec名与位置。</p>
<p>注意事项：</p>
<blockquote>
<p>Project与其目录名只能为字母、数字、下划线的组合。</p>
</blockquote>
<p>project配置硬件信息：</p>
<blockquote>
<p>Family: MachXO3L<br>
Device: LCMXO3L-6900C<br>
Performance grade: 5<br>
Package type: CABGA256<br>
Operating conditions: Commercial</p>
</blockquote>
<p>在本教程中，选择使用<kbd>Synplify Pro</kbd>。</p>
<h2 id="File-List说明">File List说明</h2>
<p>创建完后，左侧的File List列出了各文件：</p>
<ul>
<li>
<p><code>Strategies</code>（策略）：<br>
策略是控制实现过程中各阶段（综合、映射、放置和布线等）的设置，<br>
其可控制优化面向速度还是面积，放置和布线的时长，以及许多其他因素。<br>
策略可以有创建多个，根据需要选择其中一个使用即可。<br>
双击策略文件可修改对应的设置。<br>
在本例中，修改<kbd>Synthesize Design &gt; Synplify Pro &gt; Number of Critical Path</kbd>为<code>10</code>.</p>
<blockquote>
<p>修改后的值以斜体显示以示区分。</p>
</blockquote>
</li>
<li>
<p><code>Implementation</code>（实现）：<br>
定义了项目的设计结构元素，包括源代码、约束文件和调试插入。<br>
源代码可以混合使用 VHDL、Verilog 和 EDIF。<br>
文件可以被引用或包含在实现中。<br>
实现之间可以共享引用文件。</p>
<ul>
<li><code>Input Files</code>
<ul>
<li>存放VHDL与Verilog文件。</li>
</ul>
</li>
<li><code>Synthesis Constraint Files</code></li>
<li><code>LPF Constraint Files</code>
<ul>
<li>存放引脚分配文件</li>
</ul>
</li>
<li><code>Debug</code>
<ul>
<li>存放Reveal Inserter与Reveal Analyzer生成的文件。（这两个工具用于在线查看FPGA信号）</li>
</ul>
</li>
<li><code>Script Files</code></li>
<li><code>Programming Files</code>
<ul>
<li>放置程序烧写配置文件(.xcf)</li>
</ul>
</li>
</ul>
</li>
</ul>
<blockquote>
<p>可以通过在列表中拖放文件名来调整文件顺序。</p>
</blockquote>
<h2 id="引脚分配">引脚分配</h2>
<p>创建一个新项目时，会自动生成一个引脚分配文件<kbd>.lpf</kbd>，并分配与Project相同的名称。<br>
其中包含了将该设计项目编程到FPGA上所需的所有引脚分配，<br>
对逻辑约束所做的所有更改都将保存在该文件中。</p>
<p>在本教程中，提供了一个名为pin_assignments.lpf的引脚分配文件，位置在：<br>
<kbd>diamond_install_directory/docs/tutorial/Diamond_tutorial</kbd><br>
右键点击LPF Constraint Files即可进行添加，<br>
添加完毕后右键点击该文件设置为<kbd>Active Preference File</kbd>。</p>
<h1>仿真</h1>
<h2 id="testbench选择">testbench选择</h2>
<p>在input Files文件夹下右键点击所需的testbench文件，选择<kbd>include for &gt; simulation</kbd>。</p>
<h2 id="创建一个IPexpress-Module">创建一个IPexpress Module</h2>
<p>Lattice提供了很多IP核以供使用，要使用本例程的testbench，需要引入一个IP核。</p>
<blockquote>
<p>根据选择的目标FPGA器件型号不同，会有两种不同的IP核菜单：<br>
<kbd>IPexpress</kbd>中每一个IP核会生成一个HDL文件用于例化，<br>
<kbd>Clarity</kbd>是可以将很多个IP核封装在一起，最终自动生成一个HDL文件用于例化。</p>
</blockquote>
<p>本教程中以创建一个PLL模块为例。</p>
<ol>
<li>点击顶栏的<code>Tool &gt; IPexpress</code>，</li>
<li>将弹出的窗口最大化（不然很多内容看不到）。在窗口的左侧面板中，选择<code>Module &gt; Architechture_modules &gt; PLL</code>。</li>
<li>在右侧配置面板中，填写File name和文件类型（Verilog或VHDL）</li>
<li>点击<kbd>Customize</kbd>，出现新弹窗。</li>
<li>本教程中，将PLL配置为<code>Frequency Mode</code>，<br>
配置<code>CLKI Frequency</code>为20；<br>
配置<code>CLKOP Desired Frequency</code>为80，<code>CLKOP Tolerance</code>为1.0；<br>
勾选<code>Provide PLL Lock signal</code>；</li>
<li>点击<kbd>Calculate</kbd></li>
<li>勾选<kbd>Import IPX to Diamond project</kbd></li>
<li>点击<kbd>Generate</kbd></li>
</ol>
<p>此时便会生成<kbd>.ipx</kbd>文件。</p>
<h2 id="仿真步骤">仿真步骤</h2>
<p>在Lattice设计流程中，需要进行三种仿真：</p>
<ul>
<li>Before synthesis (RTL)</li>
<li>Post-map, gate-level</li>
<li>Post-route, gate-level and timing</li>
</ul>
<p>以综合前仿真为例。</p>
<p>在仿真器方面，本教程使用 Windows 版 Diamond 随附的 Mentor® ModelSim® Lattice FPGA Edition 仿真器。</p>
<h2 id="进行仿真">进行仿真</h2>
<p>虽然可以直接启动仿真器，但最好还是创建一个仿真项目，<br>
以便从 Diamond 运行仿真器。</p>
<ol>
<li>选择顶栏<kbd>Tool &gt; Simulation Wizard</kbd>，出现弹窗。</li>
<li>点击Next，填入仿真项目的名字，勾选所使用的仿真器（Modelsim）。</li>
<li>点击Next，如果仿真项目的位置是默认的，其会告诉你尚未创建对应文件夹，点击Yes自动创建即可。</li>
<li>选择所做的仿真类型。</li>
<li>点击Next，其会自动将各源文件排序（编译顺序）。<br>
注意ModelSim 不会自动重新排列 VHDL 文件与SystemVerilog 包，因此需要手动将这些类型的源文件进行排序。<br>
在本教程中，typepackage.vhd应当最先编译，<br>
因此在源文件列表中，选择 typepackage.vhd，然后单击向上箭头，直到 typepackage.vhd 位于列表顶部。</li>
<li>点击Next，确认simulation top module 是testbench。</li>
<li>点击Next，确认<kbd>Run simulator</kbd>、<kbd>Add top-level signals to waveform display</kbd>、<kbd>Run simulation</kbd>被勾选。</li>
<li>点击Finish。会自动启动Modelsim并自动运行。<br>
模拟完成后，波形出现。这需要一些时间。<br>
如果看到 &quot;欢迎使用 ModelSim &quot;对话框，请选择对话框底部的 “不再显示”，<br>
然后单击 “关闭”。不要单击 “启动”。</li>
<li>查看 Diamond 窗口中的文件列表视图。在<code>Script Files</code>下，可以看到仿真项目文件夹即仿真文件<kbd>.spf</kbd>。</li>
</ol>
<p>双击<kbd>.spf</kbd>文件可以重新运行仿真。<br>
再次运行时可以直接点<kbd>Skip to end</kbd>跳到引导页面的最后。</p>
<h2 id="仿真结果">仿真结果</h2>
<p><img src="./Modelsim%E7%95%8C%E9%9D%A2.png" alt="Modelsim界面"></p>
<blockquote>
<ul>
<li>在波形窗口按住Ctrl键滑动鼠标滚轮可缩放。</li>
<li>在模块选择窗口点击模块，可看到各模块信号在信号选择窗口上显示。<br>
在信号选择窗口可直接将信号拖拽进信号监视窗口进行监视（需要重新运行）。</li>
<li>在顶栏<kbd>simulate &gt; Runtime Options</kbd>可设置若干选项：
<ul>
<li>在<kbd>default Radix</kbd>中可选择显示的进制，比如<kbd>Hexadecimal</kbd>是16进制；</li>
</ul>
</li>
</ul>
</blockquote>
<p>如果要重新运行，</p>
<ol>
<li>先点击<kbd>Simulate &gt; Restart</kbd>,在弹出的窗口选择对应选项，然后点击OK，</li>
<li>然后点击<kbd>Simulate &gt; Run &gt; Run -All</kbd>，然后会弹出<code>结束询问窗口</code>，切记点击<kbd>No</kbd>。</li>
<li>再次仿真结束后，会自动打开testbench的源文件，关闭即可。</li>
</ol>
<h1>检查器件资源</h1>
<p>Diamond 提供可视化工具，帮助了解和记录目标器件的物理资源和资源利用情况。<br>
综合后，您可以查看计算出的资源利用率。</p>
<p>要查看器件资源，在顶栏<kbd>Tools &gt; Device View</kbd>中可查看。</p>
<h1>Synthesis（综合）</h1>
<p>Diamond集成了两种综合工具：</p>
<ul>
<li>Synopsys Synplify Pro for Lattice</li>
<li>Lattice Synthesis Engine (LSE)</li>
</ul>
<p>注意LSE不适用于LatticeEC、LatticeECP、LatticeSC/M或LatticeXP。</p>
<p>本教程使用Synplify Pro for Lattice来综合在MachXO3L FPGA上的设计。</p>
<p>要更改合成工具，<br>
在 Diamond 主窗口中选择 <kbd>Project &gt; Active Implementation &gt; Select Synthesis Tool</kbd>。</p>
<p>综合设计并检查资源利用率：</p>
<ol>
<li>在<kbd>Process</kbd>视图中，双击<kbd>Systhesize Design</kbd>。<br>
完成后，检查<kbd>Process</kbd>中<kbd>Systhesize Design</kbd>旁边的图标。<br>
绿色复选标记表示成功；<br>
黄色三角形表示成功并带有警告；<br>
红色 X 表示失败。<br>
<img src="./Lattice_%E7%BB%BC%E5%90%88.png" alt="Lattice_综合"></li>
<li>单击 <kbd>Hierarchy—Post Synthesis Resources tab</kbd>选项卡，<br>
此视图显示设计各层次的逻辑资源数量。<br>
资源数据中，括号外的数据表示使用的总数，括号内的数据表示这一层级使用的数量。</li>
</ol>
<h1>设置时序与端口分配</h1>
<p>时序和端口分配对逻辑综合以及后端映射和布局布线程序进行约束，以满足设计要求。<br>
约束良好的设计有助于优化算法尽可能高效地工作。</p>
<ol>
<li>在<kbd>Process</kbd>视图中，双击<kbd>Translate Design</kbd>。</li>
<li>选择<kbd>Tool &gt; Spreadsheet View</kbd>，出现电子表格视图。<br>
电子表格视图是多个首选项编辑器之一，可用于为布局布线工具定义时序、I/O 和平面图约束。</li>
<li>单击电子表格视图工具栏上的<kbd>PERIOD/FREQUENCY Preference</kbd>，弹出窗口。</li>
<li>在弹出的窗口左侧有一排按钮（可能会很小），<br>
点击其<kbd>PERIOD/FREQUENCY Preference</kbd>按钮（绿色连续脉冲的样式），弹出相关窗口。</li>
<li>在窗口中选择/输入相关信息：
<ul>
<li>Type: FREQUENCY</li>
<li>Second Type: Net</li>
<li>Available Clock Nets: CLKOP</li>
<li>Frequency: 80<br>
选择完毕后点OK。</li>
</ul>
</li>
<li>此时当前窗口会切换到<kbd>Timeing Preferences</kbd>子页面（在窗口下方可看到各子页面选项），<br>
其中显示我们定义了<code>FREQUENCY</code>的相关信息，这些信息可直接在上面修改。</li>
<li>点击左侧按钮栏的<kbd>INPUT_SETUP/CLOCK_TO_OUT Preference</kbd>，出现对应窗口。</li>
<li>在窗口中选择/输入相关信息：
<ul>
<li>Type: INPUT_SETUP</li>
<li>Second Type: ALL ports</li>
<li>Clock Ports/Nets: clk</li>
<li>Time: 50</li>
<li>Hold time: 12<br>
选择完毕后点OK。</li>
</ul>
</li>
<li>此时<kbd>Timeing Preferences</kbd>子页面新增我们定义的<code>INPUT_SETUP</code>的相关信息。</li>
<li>右键点击上面提到的<code>INPUT_SETUP</code>，选择<kbd>New INPUT_SETUP</kbd>，弹出对应窗口。</li>
<li>在窗口中选择/输入相关信息：
<ul>
<li>Type: INPUT_SETUP</li>
<li>Second Type: Individual ports</li>
<li>Available Input Ports: reset</li>
<li>Clock Ports/Nets: clk</li>
<li>Time: 50<br>
选择完毕后点OK。</li>
</ul>
</li>
<li>此时<kbd>Timeing Preferences</kbd>子页面新增我们定义的<code>INPUT_SETUP</code>的相关信息。</li>
</ol>
<p><img src="./Timing_Preferences.jpg" alt="Timing_Preferences"></p>
<ol start="13">
<li>在主窗口下方点击<kbd>Port Assignments</kbd>子页面，<br>
其显示了<code>pin_assignments.lpf</code>文件中的端口配置以及每个端口的规格。<br>
如有需要可以在此进行更改。</li>
<li>保存该文件并关闭。</li>
<li>在左侧的<kbd>File View</kbd>窗口双击<code>LPF Constraint Files</code>下的<code>pin_assignments.lpf</code>，自动弹出其内关于时序与端口分配的内容。<br>
确认无误后关闭。</li>
<li>切换至左侧的<kbd>Process view</kbd>窗口，双击<kbd>Map Design</kbd>，运行逻辑综合、EDIF 转换和设计映射器的批处理程序。<br>
如果是第一次综合，会自动弹出报告界面，否则，在顶栏<kbd>View &gt; Reports<kbd>中打开报告界面。</li>
<li>报告界面的左侧是<code>Design Summary</code>选项栏，对应报告的各分项。<br>
如果对应项已正常生成报告，图标显示为绿色勾；<br>
如果报告不是最新版本，图标显示为橙色问号；<br>
某些报告分为多个部分，单击报告名称前的箭头可在列表中显示各部分。<br>
在报告窗口右键选择<kbd>Find in text</kbd>可按进行关键词查询。</li>
</ol>
<h2 id="直接编写lpf">直接编写lpf</h2>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line">// 指定信号与FPGA引脚的映射</span><br><span class="line">// 双引号不能省略</span><br><span class="line">LOCATE COMP &quot;signal_name&quot; SITE &quot;pin_name&quot;;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">// ***************以下内容未指定时使用默认标准******************</span><br><span class="line"></span><br><span class="line">// 指定引脚的电平标准</span><br><span class="line">// 电平标准可以是LVCMOS33 或 LVDS 或 SSTL15等</span><br><span class="line">IOBUF PORT &quot;signal_name&quot; IO_TYPE = 电平标准;</span><br><span class="line"></span><br><span class="line">// 指定引脚方向</span><br><span class="line">// 方向可以是INPUT, OUTPUT, 或 BIDIR(双向)</span><br><span class="line">IOBUF PORT &quot;signal_name&quot;  DRIVE=方向;</span><br><span class="line"></span><br><span class="line">// 将多个引脚分配为一个组</span><br><span class="line">// 比如如下是将data_bus[7:0] 映射到P1~P8上</span><br><span class="line">GROUP PORT &quot;data_bus&quot; SITE &quot;P1..P8&quot;;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">// 定义驱动电流和引脚上下拉状态。</span><br><span class="line">// 驱动强度，单位 mA，常见值如 2, 4, 8</span><br><span class="line">// 上下拉状态可以是 UP, DOWN, 或 NONE</span><br><span class="line">IOBUF PORT &quot;signal_name&quot; DRIVE=驱动电流 PULLMODE=上/下拉状态;</span><br><span class="line"></span><br><span class="line">// 将未使用的引脚设置为特定状态</span><br><span class="line">// 状态可以是FLOAT（悬空）, PULLUP（上拉）, 或 PULLDOWN（下拉）</span><br><span class="line">UNUSEDPIN 状态;</span><br><span class="line"></span><br><span class="line">// 输入时钟约束</span><br><span class="line">// 默认时钟信号为对称方波</span><br><span class="line">// 数值单位为MHz</span><br><span class="line">FREQUENCY PORT &quot;时钟信号&quot; 数值;</span><br><span class="line"></span><br><span class="line">// 输入信号约束，即输入信号必须在 指定时钟信号 的时钟沿到来之前 指定时间 内稳定</span><br><span class="line">// 偏移时间单位为ns</span><br><span class="line">INPUT PORT &quot;signal_name&quot; OFFSET=偏移时间 BEFORE &quot;时钟信号&quot;;</span><br><span class="line"></span><br><span class="line">// 输出信号约束，即输出信号 在 时钟信号 的时钟沿到来后 指定时间 内必须稳定</span><br><span class="line">// 偏移时间单位为ns</span><br><span class="line">OUTPUT PORT &quot;signal_name&quot; OFFSET=偏移时间 BEFORE &quot;时钟信号&quot;;</span><br><span class="line"></span><br><span class="line">//指定信号优先级，工具会确保高优先级信号的位置固定或延迟最小化</span><br><span class="line">// 优先级1（最高）到 5</span><br><span class="line">LOCATE COMP &quot;signal_name&quot; PRIORITY=优先级;</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<br>
<h1>布局与布线</h1>
<ol>
<li>在左侧的<kbd>Process view</kbd>窗口，双击<kbd>Place &amp; Route Design</kbd>，运行相关工具。下方信息窗口会显示过程相关信息。完成后，自动弹出报告界面。</li>
<li>在报告界面的左侧<code>Design Summary</code>选项栏查看<kbd>Process Reports &gt; Place &amp; Route</kbd>，正常执行时图标为绿色勾。</li>
<li>在左侧的<kbd>Process view</kbd>窗口，双击<kbd>Place &amp; Route Trace</kbd>，运行跟踪时序分析工具。</li>
<li>执行完成后，在<code>Design Summary</code>选项栏查看<kbd>Analysis Reports &gt; Place &amp; Route Trace</kbd>状态。</li>
<li>在左侧的<kbd>Process view</kbd>窗口，双击<kbd>I/O Timing Analysis</kbd>，运行时序分析。</li>
<li>执行完成后，在<code>Design Summary</code>选项栏查看<kbd>Analysis Reports &gt;I/O Timing<br>
Analysis</kbd>状态。</li>
<li>选择顶栏<kbd>Tools &gt; Physical View</kbd>，弹出对应窗口。<br>
物理视图提供设计的只读详细布局，包括开关盒和物理导线连接。</li>
<li>关于物理布局查看：
<ul>
<li>右键点击元件并选择<kbd>Show in &gt; Floorplan View</kbd>可查看在该元件在平面视图中对应的位置。</li>
<li>要在 &quot;平面图视图 &quot;和 &quot;物理视图 &quot;之间自动交叉探测，确保这两个视图都连接到 Diamond 主窗口，<br>
然后右键单击<kbd>Floorplan View</kbd>选项卡并选择<kbd>Split Tab Group</kbd>。<br>
当同时打开平面图视图和实物图视图时，在其中一个视图中选择的项目会自动在另一个视图中选择。自动交叉探测对于立即检查两个视图中的连接尤其有用。</li>
</ul>
</li>
</ol>
<h1>检查静态时序分析</h1>
<p>静态时序分析 (STA) 可以确定电路设计是否符合时序约束。<br>
与模拟相比，静态时序分析采用保守的门延迟和互连延迟建模，以反映不同芯片上的不同工作条件范围，从而提供完整的验证覆盖范围。</p>
<ol>
<li>选择顶栏<kbd>Tools &gt; Timing Analysis View</kbd>，弹出窗口。<br>
左上窗格显示布线后静态定时分析设置的摘要，如目标设备信息、首选项文件、性能等级和环境条件。<br>
左下窗格提供可用分析结果的索引。相关的时序首选项出现在每个分析部分。</li>
<li>在主窗口中点击<code>FREQUENCY NET &quot;CLKOP&quot;</code>(任选一个)。<br>
右上方的<kbd>Path table</kbd>包含源、目的地、加权松弛、到达、所需、数据延迟、路径、级别和其他详细信息。</li>
<li>选择<kbd>Path table</kbd>第一行，<br>
右下窗格中的三个选项卡将显示详细信息。</li>
<li>单击下面的<kbd>Detailed Path Tables</kbd>选项卡，在选项卡上方单击<kbd>Data Path Details</kbd>选项卡。<br>
该页面将识别数据路径延迟的每个组成部分，在路径延迟和组合或时钟到输出类型延迟之间交替进行。</li>
<li>单击下面的<kbd>Schematic Path View</kbd>选项卡，可查看数据通道时序路径示意图。</li>
<li>关闭时序分析窗口。</li>
<li>Diamond允许为时序分析指定峰峰值系统抖动。<br>
不使用时，默认值 0 将用于所有分析。<br>
系统抖动会影响设计中的所有时钟。<br>
要输入系统抖动值，<br>
请选择<kbd>Tools &gt; Spreadsheet View</kbd>。<br>
单击<kbd>Global Preferences</kbd>选项卡。<br>
双击<kbd>SYSTEM_JITTER(ns)</kbd>的值进行修改。</li>
</ol>
<h1>调整静态时序约束</h1>
<p>Lattice Diamond的时序分析可以在典型设计流程的四个阶段进行：</p>
<ul>
<li>综合后</li>
<li>网表转换到目标器件后的映射后</li>
<li>布局后</li>
<li>布线后</li>
</ul>
<p>每个阶段都能逐步提供更准确的延迟特性报告。<br>
综合阶段的时序分析由相应的综合工具执行：<br>
Synplify Pro 或 Precision。</p>
<p>默认情况下，时序分析引擎 TRACE 使用时序驱动的映射、布局和布线应用的时序约束。<br>
但也可以修改时序首选项，以管理独立于静态时序分析的实现工具的时序目标。<br>
为适应试验性静态定时分析循环，TPF 电子表格视图允许编辑定时首选项，以便与定时分析视图一起使用。<br>
这样就可以建立独立于 MPAR 所用约束的修改或附加时序首选项。</p>
<p>收紧偏好的时序目标并检查结果：</p>
<ol>
<li>选择顶栏<kbd>Tools &gt; Timing Analysis View</kbd>，弹出窗口。</li>
<li>点击窗口左侧工具栏的<kbd>Change timing preferences</kbd>按钮。<br>
弹出<code>Spreadsheet View – TPF</code>窗口。</li>
<li>点击窗口下方的<kbd>Timing Preferences</kbd>选项卡。</li>
<li>找到<kbd>INPUT SETUP &gt; ALLPORTS CLKPORT “clk” &gt; Time</kbd>，双击首选项值进行修改。<br>
在本例中修改为15.</li>
<li>切换回<code>Timing Analysis View</code>窗口，其左侧工具栏的<kbd>Update</kbd>此时在转动，点击该按钮。<br>
过一会儿，指示器停止旋转，新的分析结果就会出现。<br>
在<code>Timing Analysis View</code>的标题栏中，<code>&quot;Untitled&quot;</code>带星号，<br>
表示内存中的定时首选项已更改。<br>
点击顶栏<kbd>File &gt; Save Untitled As</kbd>将更改保存到文件（.tpf）中。<br>
<kbd>.tpf</kbd>文件将出现在<code>File List &gt; Analysis Files</code>中。<br>
通过这些<kbd>.tpf</kbd>文件，可以尝试不同的时序设置，而不会影响<kbd>.lpf</kbd>源文件。</li>
</ol>
<h1>能耗分析</h1>
<p>Diamond 软件中包含 Power Calculator，可估算给定设计的功耗。<br>
功率计算器使用电压、温度、工艺变化、气流、散热器、资源利用率、活动和频率等参数来计算器件的静态和动态功耗。</p>
<ol>
<li>
<p>选择顶栏<kbd>Tools &gt; Power Calculator</kbd>，弹出窗口。<br>
功率计算器在计算模式下打开。 功率计算器提供两种报告功耗的模式：</p>
<ul>
<li>Estimation Mode: 功耗计算器可根据提供的器件资源或模板估算功耗。通过该模式，可以在设计完成甚至开始之前估算设计的功耗。</li>
<li>Calculation Mode：Power Calculator 基于器件资源计算功耗，器件资源来自设计的<kbd>.ncd</kbd>文件，或来自贴片和布线后的外部文件，如值变化转储<kbd>.vcd</kbd>文件。该模式以实际器件利用率为基础，用于精确计算功耗。</li>
</ul>
<p>编辑白色单元格中的数据（如电压、频率、活动因子和热数据）不会改变模式。编辑蓝色单元格中的数据（如设计数据）会将计算模式更改为估算模式。</p>
</li>
<li>
<p>当修改完相关数据后，会自动计算得出能耗。保存报告文件为<kbd>.pcf</kbd>，<br>
其一般存放在<kbd>File List &gt; Analysis Files</kbd>。</p>
</li>
</ol>
<h1>烧写程序</h1>
<p>在左侧<kbd>Process &gt; Export Files</kbd>中可以设置要导出各种文件，（包括下载进FPGA的二进制文件<kbd>.bit</kbd>）<br>
双击<kbd>Export Files</kbd>或点击顶栏绿色的<kbd>Run</kbd>按钮执行导出。</p>
<h1>将二进制文件下载进FPGA</h1>
<ol>
<li>选择顶栏<kbd>Tools &gt; Programmer</kbd>，弹出窗口。</li>
<li>在窗口中选择<kbd>Create a new project from a JTAG scan</kbd></li>
<li>点击<kbd>Detect Cable</kbd><br>
线缆和端口框会自动更改，以显示与器件的连接。<br>
如果看到<code>Programmer: Multiple Cables Detected dialog box</code>，选择正确的端口并单击 “确定”。</li>
<li>点击OK。<br>
会在<code>File list-&gt;Programming Files</code>生成对应的<code>.xcf</code>文件。<br>
编程器扫描设备数据库，然后在 Diamond 中显示编程器视图。</li>
<li>在编程器窗口中，单击第一行的任意位置。</li>
<li>选择<kbd>Edit &gt; Device Properties</kbd>，弹出窗口。</li>
<li>根据需要的操作进行设置:
<ul>
<li><code>Access Mode</code>：
<ul>
<li>JTAG1532 Mode</li>
<li>Static RAM Cell Background Mode</li>
<li>Advanced Security Keys Programming</li>
<li><code>SPI Flash Background Programming</code>（对于将程序烧写进flash的操作，选择此项）</li>
<li>Slave SPI Interface Programming</li>
<li>Serial Mode<br>
根据Access Mode的不同，能执行的操作也不一样，当选择了SPI Flash Background Programming时：</li>
</ul>
</li>
<li>Operation：（下面仅显示部分常用操作）
<ul>
<li>SPI Flash Verify Only</li>
<li>SPI Flash Erase All</li>
<li><code>SPI Flash Erase,Program,Verify</code></li>
<li>Scan SPI Flash Device</li>
<li>SPI Flash Read and Save</li>
</ul>
</li>
<li>Programming File：（选择对应的二进制文件）<br>
<br><br>
<code>Programming Options</code>选择本项目生成的bit文件即可。<br>
<br><br>
对于<code>SPI Flash Options</code>：<br>
其各个参数需要根据使用的Flash芯片来选择，</li>
<li><code>Family</code>用于选择SPI协议类型</li>
<li><code>Vendor</code>用于选择flash芯片的厂家</li>
<li><code>Device</code>与<code>Package</code>用于选择flash芯片的具体型号与封装<br>
<br><br>
对于<code>SPI Programming</code>选项，一般保持默认即可，<br>
可勾选<code>Erase SPI Part on Programming error</code>，使得在烧写错误时擦除flash。<br>
<br><br>
点击OK<br>
<br></li>
</ul>
</li>
<li>点击编程器工具栏的绿色按钮<kbd>Program</kbd>执行下载。<br>
如果编程过程成功，将在编程器状态栏中看到绿色阴影的<code>PASS</code>。</li>
</ol>
<blockquote>
<p>如果重新生成了<code>.bit</code>文件，在烧写前最好重新选择此文件。</p>
</blockquote>
<h1>在线Debug</h1>
<p>使用<code>Reveal Inserter</code>可设置需跟踪的信号与捕捉触发条件。（Reveal core）<br>
使用<code>Reveal Analyzer</code>可进行在线监视<code>Reveal Inserter</code>设置好的信号。</p>
<h2 id="Reveal-Inserter">Reveal Inserter</h2>
<h3 id="设置待捕捉信号">设置待捕捉信号</h3>
<p>生成并添加一个Reveal core：</p>
<ol>
<li>
<p>选择顶栏<kbd>Tools &gt; Reveal Inserter</kbd>，点击主窗口下方的<kbd>Trace Signal Setup</kbd>选项卡。</p>
</li>
<li>
<p>在左侧的<code>Design Tree</code>面板中显示了程序中的各个模块，可以通过拖动将模块拉至右侧的<code>Trace Data</code>面板中。</p>
</li>
<li>
<p>右键点击被拖到右边面板的信号，选择<kbd>Rename Trace Bus</kbd>可进行重命名。</p>
</li>
</ol>
<p><img src="./Reveal_Inserter_Trace.png" alt="Reveal_Inserter_Trace"></p>
<h3 id="设置捕捉条件">设置捕捉条件</h3>
<ol>
<li>点击主窗口下方的<kbd>Trigger Signal Setup</kbd>选项卡。<br>
在<kbd>Trigger Unit</kbd>面板中出现一行，默认名称为 TU1。</li>
<li>点击<code>TU1</code>可进行重命名。</li>
<li>在左侧的<code>Design Tree</code>面板中拖动到<kbd>Trigger Unit</kbd>面板触发单元的<code>Signals(MSB:LSB)</code>中进行被捕捉信号的设置。并设置<code>捕捉操作符</code>、<code>进制</code>、<code>捕捉值</code>。</li>
<li>点击<kbd>Trigger Unit</kbd>下方的<code>Add</code>可添加捕捉单元。</li>
</ol>
<p><img src="./Reveal_Inserter_Trigger.png" alt="Reveal_Inserter_Trigger"></p>
<h3 id="检查、激活并保存配置">检查、激活并保存配置</h3>
<p><img src="./Reveal_Inserter_save.png" alt="Reveal_Inserter_save"></p>
<h2 id="在线捕捉波形">在线捕捉波形</h2>
<p>器件应当通过仿真器连接到计算机。</p>
<h3 id="创建新的Reveal-Logic-Analyzer项目">创建新的Reveal Logic Analyzer项目</h3>
<ol>
<li>点击顶栏<kbd>Tools &gt; Reveal Analyzer</kbd>，弹出窗口。</li>
<li>勾选<code>Create a new file</code>，输入项目名字</li>
<li>选择设备与电脑的连接方式，比如<code>HW-USBN-2B (FTDI)</code>，点击<kbd>Detect</kbd>，如果设备正常连接到电脑，则会列在<code>USB port</code>中。</li>
<li>点击<kbd>Scan</kbd>找到FPGA</li>
<li>在<code>RVL source</code>中，选择上一节生成的<kbd>.rvl</kbd>文件。</li>
<li>点击OK，弹出窗口。</li>
<li>在<kbd>Trigger Options</kbd>指定触发的相关参数；</li>
<li>在<kbd>Trigger Position</kbd>部分，可以指定相对于轨迹数据的触发位置。<br>
该标题中的数字显示当前位置。其内的选项含义为：
<ul>
<li><kbd>Pre-selected</kbd>：选择其中一个标准位置
<ul>
<li><code>Pre-Trigger</code>：距离采样起始位置 4/64 的位置。</li>
<li><code>Center-Trigger</code>：距离采样起始位置还有 32/64 的距离。</li>
<li><code>Post-Trigger</code>：距离采样起始位置还有 57/64 的距离。</li>
</ul>
</li>
<li><kbd>User-selected</kbd>：用滑块选择位置</li>
</ul>
</li>
</ol>
<h3 id="运行逻辑分析">运行逻辑分析</h3>
<ol>
<li>在<code>Reveal Analyzer</code>工具栏，点击绿色的<kbd>Run</kbd>按钮。<br>
该按钮会变成红色的<kbd>Stop</kbd>按钮，按钮旁边的状态栏会显示进度。<br>
Reveal Analyzer 首先为正确的触发条件配置所选模块，然后等待触发条件发生。触发发生后，数据将上传到计算机。<br>
生成的波形显示在<kbd>LA Waveform</kbd>选项卡中。<br>
触发表达式可以对下一个触发单元进行评估，并生成一个要捕获数据的触发器。</li>
<li>如果没有触发，可以点击<kbd>Manual Trigger</kbd>按钮以手动捕捉。</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/">http://example.com/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/Lattice-Diamond/">Lattice Diamond</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">VHDL_语句</div></div><div class="info-2"><div class="info-item-1">顺序描述语句  只能出现在进程或子程序中。   WAIT语句 断言语句 信号代入语句 变量赋值语句 IF语句 CASE语句 LOOP语句 NEXT语句 EXIT语句 过程调用语句 NULL语句（空处理操作，可以为所对应信号赋予一个空值，表示该驱动器被关闭）  WAIT语句 进程在仿真运行中总处于两种状态之一：执行或挂起。 进程状态的变化受等待语句的控制，当进程执行到等待语句时会被挂起， 并设置好再次执行的条件。 WAIT ON 1WAIT ON 信号列表   --信号列表可以是一个或者多个信号，以逗号分隔  信号列表中任一个信号发生变化，则进程继续执行。  以下两种写法是完全等价的： 123456789101112--ex1PROCESS(a,b) ISBEGIN    y &lt;= a AND b;END BPROCESS;--ex2PROCESSBEGIN    y &lt;= a AND b;    WAIT ON a,b;END PROCESS;  如果使用敏感量的形式（ex1），就不应再使用WAIT ON语句。  WAIT UNTIL 1WAIT UNTIL...</div></div></div></a><a class="pagination-related" href="/2024/04/21/matlab%E4%B8%8EC%E8%AF%AD%E8%A8%80%E7%BC%96%E7%A8%8B/" title="matlab与C语言编程"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">matlab与C语言编程</div></div><div class="info-2"><div class="info-item-1">...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-26</div><div class="info-item-2">FPGA_基本结构</div></div><div class="info-2"><div class="info-item-1">FPGA的基本结构 参考链接 参考了书籍《principles-and-structures-of-fpgas》  由上图可见，FPGA的各结构分为： 逻辑单元 基本组成逻辑结构BLE：  BLE组成为：    查找表LUT  大多数FPGA的LUT本质上都是RAM，其中存储着基于输入的输出真值表， 一个k输入的LUT可以存储2^k个可能的输出值，从而实现任意的k输入逻辑函数。    触发器FF   多路复用器MUX     在Xilinx的FPGA中，其与BLE功能类似的结构称为Slice。 有不同功能的Slice。 多个Slice和进位链、路由资源等构成可编辑逻辑块CLB， 有点类似于上面FPGA结构框图的logic Tile。  互联资源 用于实现各模块的互联。  开关单元(SB) 连接单元(CB) 布线通道   IO 基本结构 IOB...</div></div></div></a><a class="pagination-related" href="/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="VHDL_基本结构"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-16</div><div class="info-item-2">VHDL_基本结构</div></div><div class="info-2"><div class="info-item-1">VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计基本单元（Design Entity） 组成：  实体（Entity） 构造体（Architecture）  实体 1234ENTITY 实体名 IS[类属参数说明];   --加中括号表示可省略，下同[端口说明];END ENTITY 实体名;  类属性参数说明必须放在端口说明之前，用于指定参数； 端口说明是对基本设计单元与外部接口的描述，一般格式为：  1234PORT(    端口1,端口2，端口3，...,端口n: 方向类型 数据类型名;    端口a,端口2b，端口c，...,端口x: 方向类型 数据类型名;); 方向类型  IN OUT     ...</div></div></div></a><a class="pagination-related" href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="info-item-2">VHDL_数据类型与运算操作符</div></div><div class="info-2"><div class="info-item-1">客体   客体(Object)：可以赋值的对象。   不同的客体的物理意义不同，作用范围也不一样。 客体的分类：   信号(Signal) 变量  共享变量(Shared Variable) 局部变量(Variable)   常数变量(Constant) 文件(File)    客体的名字称为标识符。 注意VHDL的标识符并不区分大小写。 标识符可由大小写字母、数字、下划线组成。 标识符必须以字母开头，不能以下划线_结尾，不能出现连续多个的下划线。  变量  局部变量(Variable)：  局部变量只在构造体的进程或子程序语段中定义部分定义，作用域也仅限这语段中；    1VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式];  --中括号内容表示可省略  共享变量(Shared Variable)：  共享变量在构造体定义段定义，作用域为该构造体全局 由于构造体的各语段间是并行执行的，使用共享变量一定要注意时序问题    1SHARED VARIABLE 变量名: 数据类型 [取值范围] [:= 表达式]; ...</div></div></div></a><a class="pagination-related" href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-09</div><div class="info-item-2">VHDL_概述</div></div><div class="info-2"><div class="info-item-1">...</div></div></div></a><a class="pagination-related" href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="info-item-2">VHDL_语句</div></div><div class="info-2"><div class="info-item-1">顺序描述语句  只能出现在进程或子程序中。   WAIT语句 断言语句 信号代入语句 变量赋值语句 IF语句 CASE语句 LOOP语句 NEXT语句 EXIT语句 过程调用语句 NULL语句（空处理操作，可以为所对应信号赋予一个空值，表示该驱动器被关闭）  WAIT语句 进程在仿真运行中总处于两种状态之一：执行或挂起。 进程状态的变化受等待语句的控制，当进程执行到等待语句时会被挂起， 并设置好再次执行的条件。 WAIT ON 1WAIT ON 信号列表   --信号列表可以是一个或者多个信号，以逗号分隔  信号列表中任一个信号发生变化，则进程继续执行。  以下两种写法是完全等价的： 123456789101112--ex1PROCESS(a,b) ISBEGIN    y &lt;= a AND b;END BPROCESS;--ex2PROCESSBEGIN    y &lt;= a AND b;    WAIT ON a,b;END PROCESS;  如果使用敏感量的形式（ex1），就不应再使用WAIT ON语句。  WAIT UNTIL 1WAIT UNTIL...</div></div></div></a><a class="pagination-related" href="/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" title="VHDL_构造体的描述方式"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="info-item-2">VHDL_构造体的描述方式</div></div><div class="info-2"><div class="info-item-1">VHDL对硬件系统可用三种方式进行描述：  行为描述 RTL描述（数据流描述） 结构体描述  后两者可以进行逻辑综合，而行为描述很多时候只能用于系统仿真。 构造体的行为描述方式 行为描述方式程序中大量采用算术运算、关系运算、惯性延迟、传输延时等难以进行逻辑综合的VHDL语句。 构造体的并行处理段中的代入语句 前面提到构造体的并行处理段中，会包含各种子结构。 其实这也可以包含单纯的代入语句。 在构造体的并行处理段中，代入语句通常为： 1信号 &lt;= 信号表达式; 代入语句的右式RHS中的信号称为敏感量。 当任一敏感量发生变化时，代入语句便会被触发。 1234567891011121314151617181920--信号表达式可以只是单纯的信号运算式a &lt;= b NOR (c AND d);--可以后跟AFTER表示代入语句被触发后延时一段时间再执行代入a &lt;= b AFTER 5 ns;--可以设定条件触发信号代入a &lt;= 表达式1 WHEN 布尔判断式1 ELSE     表达式2 WHEN 布尔判断式2 ELSE     表达式3 WHEN 布尔判断式3...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">官方例程源码结构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">创建Project</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#File-List%E8%AF%B4%E6%98%8E"><span class="toc-number">2.1.</span> <span class="toc-text">File List说明</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BC%95%E8%84%9A%E5%88%86%E9%85%8D"><span class="toc-number">2.2.</span> <span class="toc-text">引脚分配</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">仿真</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#testbench%E9%80%89%E6%8B%A9"><span class="toc-number">3.1.</span> <span class="toc-text">testbench选择</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E4%B8%80%E4%B8%AAIPexpress-Module"><span class="toc-number">3.2.</span> <span class="toc-text">创建一个IPexpress Module</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%AD%A5%E9%AA%A4"><span class="toc-number">3.3.</span> <span class="toc-text">仿真步骤</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BF%9B%E8%A1%8C%E4%BB%BF%E7%9C%9F"><span class="toc-number">3.4.</span> <span class="toc-text">进行仿真</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="toc-number">3.5.</span> <span class="toc-text">仿真结果</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">检查器件资源</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">Synthesis（综合）</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">6.</span> <span class="toc-text">设置时序与端口分配</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%9B%B4%E6%8E%A5%E7%BC%96%E5%86%99lpf"><span class="toc-number">6.1.</span> <span class="toc-text">直接编写lpf</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">7.</span> <span class="toc-text">布局与布线</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">8.</span> <span class="toc-text">检查静态时序分析</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">9.</span> <span class="toc-text">调整静态时序约束</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">10.</span> <span class="toc-text">能耗分析</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">11.</span> <span class="toc-text">烧写程序</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">12.</span> <span class="toc-text">将二进制文件下载进FPGA</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">13.</span> <span class="toc-text">在线Debug</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Reveal-Inserter"><span class="toc-number">13.1.</span> <span class="toc-text">Reveal Inserter</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E7%BD%AE%E5%BE%85%E6%8D%95%E6%8D%89%E4%BF%A1%E5%8F%B7"><span class="toc-number">13.1.1.</span> <span class="toc-text">设置待捕捉信号</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%BE%E7%BD%AE%E6%8D%95%E6%8D%89%E6%9D%A1%E4%BB%B6"><span class="toc-number">13.1.2.</span> <span class="toc-text">设置捕捉条件</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A3%80%E6%9F%A5%E3%80%81%E6%BF%80%E6%B4%BB%E5%B9%B6%E4%BF%9D%E5%AD%98%E9%85%8D%E7%BD%AE"><span class="toc-number">13.1.3.</span> <span class="toc-text">检查、激活并保存配置</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9C%A8%E7%BA%BF%E6%8D%95%E6%8D%89%E6%B3%A2%E5%BD%A2"><span class="toc-number">13.2.</span> <span class="toc-text">在线捕捉波形</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E6%96%B0%E7%9A%84Reveal-Logic-Analyzer%E9%A1%B9%E7%9B%AE"><span class="toc-number">13.2.1.</span> <span class="toc-text">创建新的Reveal Logic Analyzer项目</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BF%90%E8%A1%8C%E9%80%BB%E8%BE%91%E5%88%86%E6%9E%90"><span class="toc-number">13.2.2.</span> <span class="toc-text">运行逻辑分析</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA_基本结构"/></a><div class="content"><a class="title" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构">FPGA_基本结构</a><time datetime="2024-12-26T01:33:15.000Z" title="发表于 2024-12-26 09:33:15">2024-12-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_C2000计算加速"/></a><div class="content"><a class="title" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速">TI_DSP_C2000计算加速</a><time datetime="2024-12-24T02:33:24.000Z" title="发表于 2024-12-24 10:33:24">2024-12-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>