{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756481033822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756481033822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 29 16:23:53 2025 " "Processing started: Fri Aug 29 16:23:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756481033822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481033822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_feed -c audio_feed " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_feed -c audio_feed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481033822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756481034470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756481034471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nnew_fir_transposed.sv 1 1 " "Found 1 design units, including 1 entities, in source file nnew_fir_transposed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_fir_transposed_flat " "Found entity 1: new_fir_transposed_flat" {  } { { "nnew_fir_transposed.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/nnew_fir_transposed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/audio_feed.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/audio_feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed " "Found entity 1: audio_feed" {  } { { "audio_feed/synthesis/audio_feed.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/audio_feed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audio_feed/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audio_feed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_irq_mapper " "Found entity 1: audio_feed_irq_mapper" {  } { { "audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1 " "Found entity 1: audio_feed_mm_interconnect_1" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_rsp_mux " "Found entity 1: audio_feed_mm_interconnect_1_rsp_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038561 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_rsp_demux " "Found entity 1: audio_feed_mm_interconnect_1_rsp_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_cmd_mux " "Found entity 1: audio_feed_mm_interconnect_1_cmd_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_cmd_demux " "Found entity 1: audio_feed_mm_interconnect_1_cmd_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038566 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_router_001_default_decode " "Found entity 1: audio_feed_mm_interconnect_1_router_001_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038569 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_1_router_001 " "Found entity 2: audio_feed_mm_interconnect_1_router_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_1_router_default_decode " "Found entity 1: audio_feed_mm_interconnect_1_router_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038570 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_1_router " "Found entity 2: audio_feed_mm_interconnect_1_router" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0 " "Found entity 1: audio_feed_mm_interconnect_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_007" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_mux_001 " "Found entity 1: audio_feed_mm_interconnect_0_rsp_mux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_mux " "Found entity 1: audio_feed_mm_interconnect_0_rsp_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_demux_001 " "Found entity 1: audio_feed_mm_interconnect_0_rsp_demux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_rsp_demux " "Found entity 1: audio_feed_mm_interconnect_0_rsp_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_mux_003 " "Found entity 1: audio_feed_mm_interconnect_0_cmd_mux_003" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_mux " "Found entity 1: audio_feed_mm_interconnect_0_cmd_mux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_demux_001 " "Found entity 1: audio_feed_mm_interconnect_0_cmd_demux_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_cmd_demux " "Found entity 1: audio_feed_mm_interconnect_0_cmd_demux" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038596 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038596 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038596 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038596 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audio_feed/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_009_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_009_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038604 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_009 " "Found entity 2: audio_feed_mm_interconnect_0_router_009" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_005_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_005_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038605 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_005 " "Found entity 2: audio_feed_mm_interconnect_0_router_005" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_002_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_002_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038606 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_002 " "Found entity 2: audio_feed_mm_interconnect_0_router_002" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_001_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_001_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038607 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router_001 " "Found entity 2: audio_feed_mm_interconnect_0_router_001" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audio_feed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audio_feed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audio_feed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1756481038607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_mm_interconnect_0_router_default_decode " "Found entity 1: audio_feed_mm_interconnect_0_router_default_decode" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038608 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_mm_interconnect_0_router " "Found entity 2: audio_feed_mm_interconnect_0_router" {  } { { "audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_timer " "Found entity 1: audio_feed_timer" {  } { { "audio_feed/synthesis/submodules/audio_feed_timer.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sysid_qsys " "Found entity 1: audio_feed_sysid_qsys" {  } { { "audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sw " "Found entity 1: audio_feed_sw" {  } { { "audio_feed/synthesis/submodules/audio_feed_sw.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "audio_feed/synthesis/submodules/SEG7_IF.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sdram_input_efifo_module " "Found entity 1: audio_feed_sdram_input_efifo_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038613 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_sdram " "Found entity 2: audio_feed_sdram" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038613 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_feed_sdram_test_component.v(236) " "Verilog HDL warning at audio_feed_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756481038614 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_feed_sdram_test_component.v(237) " "Verilog HDL warning at audio_feed_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1756481038614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_sdram_test_component_ram_module " "Found entity 1: audio_feed_sdram_test_component_ram_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038614 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_sdram_test_component " "Found entity 2: audio_feed_sdram_test_component" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_pll " "Found entity 1: audio_feed_pll" {  } { { "audio_feed/synthesis/submodules/audio_feed_pll.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_pio_led " "Found entity 1: audio_feed_pio_led" {  } { { "audio_feed/synthesis/submodules/audio_feed_pio_led.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_onchip_memory2 " "Found entity 1: audio_feed_onchip_memory2" {  } { { "audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0 " "Found entity 1: audio_feed_nios2_gen2_0" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: audio_feed_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: audio_feed_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_feed_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: audio_feed_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_feed_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: audio_feed_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_feed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: audio_feed_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "6 audio_feed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: audio_feed_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "7 audio_feed_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: audio_feed_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "8 audio_feed_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: audio_feed_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "9 audio_feed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: audio_feed_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "10 audio_feed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: audio_feed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "11 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "12 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "13 audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: audio_feed_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "14 audio_feed_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: audio_feed_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "15 audio_feed_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: audio_feed_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "16 audio_feed_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: audio_feed_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "17 audio_feed_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: audio_feed_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "18 audio_feed_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: audio_feed_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "19 audio_feed_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: audio_feed_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "20 audio_feed_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: audio_feed_nios2_gen2_0_cpu_nios2_oci" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""} { "Info" "ISGN_ENTITY_NAME" "21 audio_feed_nios2_gen2_0_cpu " "Found entity 21: audio_feed_nios2_gen2_0_cpu" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_nios2_gen2_0_cpu_test_bench " "Found entity 1: audio_feed_nios2_gen2_0_cpu_test_bench" {  } { { "audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_key.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_key " "Found entity 1: audio_feed_key" {  } { { "audio_feed/synthesis/submodules/audio_feed_key.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_jtag_uart_sim_scfifo_w " "Found entity 1: audio_feed_jtag_uart_sim_scfifo_w" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_feed_jtag_uart_scfifo_w " "Found entity 2: audio_feed_jtag_uart_scfifo_w" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_feed_jtag_uart_sim_scfifo_r " "Found entity 3: audio_feed_jtag_uart_sim_scfifo_r" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""} { "Info" "ISGN_ENTITY_NAME" "4 audio_feed_jtag_uart_scfifo_r " "Found entity 4: audio_feed_jtag_uart_scfifo_r" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""} { "Info" "ISGN_ENTITY_NAME" "5 audio_feed_jtag_uart " "Found entity 5: audio_feed_jtag_uart" {  } { { "audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_init_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_init_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_init_audio " "Found entity 1: audio_feed_init_audio" {  } { { "audio_feed/synthesis/submodules/audio_feed_init_audio.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_init_audio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_i2c_sda " "Found entity 1: audio_feed_i2c_sda" {  } { { "audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_i2c_scl " "Found entity 1: audio_feed_i2c_scl" {  } { { "audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_final_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_final_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_final_audio " "Found entity 1: audio_feed_final_audio" {  } { { "audio_feed/synthesis/submodules/audio_feed_final_audio.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_final_audio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1756481038640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1756481038640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file audio_feed/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "audio_feed/synthesis/submodules/AUDIO_ADC.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038640 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "audio_feed/synthesis/submodules/AUDIO_DAC.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038640 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "audio_feed/synthesis/submodules/audio_fifo.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038640 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "audio_feed/synthesis/submodules/AUDIO_IF.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_feed/synthesis/submodules/audio_feed_altpll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_feed_altpll_audio " "Found entity 1: audio_feed_altpll_audio" {  } { { "audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_altpll_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_sdram.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_sdram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sdram " "Found entity 1: audio_sdram" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_transposed.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_transposed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_transposed " "Found entity 1: fir_transposed" {  } { { "fir_transposed.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/fir_transposed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038644 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "distortion.sv(19) " "Verilog HDL information at distortion.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "distortion.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/distortion.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1756481038644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distortion.sv 1 1 " "Found 1 design units, including 1 entities, in source file distortion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 distortion_ce " "Found entity 1: distortion_ce" {  } { { "distortion.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/distortion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_tick.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_tick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clk_tick.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/clk_tick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/fir.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clk_div.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_ce " "Found entity 1: filter_ce" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756481038648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038648 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_18432 audio_sdram.sv(370) " "Verilog HDL Implicit Net warning at audio_sdram.sv(370): created implicit net for \"clk_18432\"" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 370 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756481038648 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(318) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(318): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1756481038657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(328) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(328): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1756481038657 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(338) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(338): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1756481038658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "audio_feed_sdram.v(682) " "Verilog HDL or VHDL warning at audio_feed_sdram.v(682): conditional expression evaluates to a constant" {  } { { "audio_feed/synthesis/submodules/audio_feed_sdram.v" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_feed/synthesis/submodules/audio_feed_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1756481038658 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(14) " "Verilog HDL Parameter Declaration warning at filter.sv(14): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038681 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(15) " "Verilog HDL Parameter Declaration warning at filter.sv(15): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(16) " "Verilog HDL Parameter Declaration warning at filter.sv(16): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(17) " "Verilog HDL Parameter Declaration warning at filter.sv(17): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(18) " "Verilog HDL Parameter Declaration warning at filter.sv(18): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(19) " "Verilog HDL Parameter Declaration warning at filter.sv(19): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(20) " "Verilog HDL Parameter Declaration warning at filter.sv(20): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(21) " "Verilog HDL Parameter Declaration warning at filter.sv(21): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(22) " "Verilog HDL Parameter Declaration warning at filter.sv(22): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(23) " "Verilog HDL Parameter Declaration warning at filter.sv(23): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(24) " "Verilog HDL Parameter Declaration warning at filter.sv(24): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(25) " "Verilog HDL Parameter Declaration warning at filter.sv(25): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(26) " "Verilog HDL Parameter Declaration warning at filter.sv(26): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(27) " "Verilog HDL Parameter Declaration warning at filter.sv(27): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(28) " "Verilog HDL Parameter Declaration warning at filter.sv(28): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(29) " "Verilog HDL Parameter Declaration warning at filter.sv(29): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(30) " "Verilog HDL Parameter Declaration warning at filter.sv(30): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(31) " "Verilog HDL Parameter Declaration warning at filter.sv(31): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(32) " "Verilog HDL Parameter Declaration warning at filter.sv(32): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(33) " "Verilog HDL Parameter Declaration warning at filter.sv(33): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(34) " "Verilog HDL Parameter Declaration warning at filter.sv(34): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(35) " "Verilog HDL Parameter Declaration warning at filter.sv(35): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(36) " "Verilog HDL Parameter Declaration warning at filter.sv(36): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(37) " "Verilog HDL Parameter Declaration warning at filter.sv(37): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(38) " "Verilog HDL Parameter Declaration warning at filter.sv(38): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(39) " "Verilog HDL Parameter Declaration warning at filter.sv(39): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(40) " "Verilog HDL Parameter Declaration warning at filter.sv(40): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(41) " "Verilog HDL Parameter Declaration warning at filter.sv(41): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(42) " "Verilog HDL Parameter Declaration warning at filter.sv(42): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(43) " "Verilog HDL Parameter Declaration warning at filter.sv(43): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(44) " "Verilog HDL Parameter Declaration warning at filter.sv(44): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter_ce filter.sv(45) " "Verilog HDL Parameter Declaration warning at filter.sv(45): Parameter Declaration in module \"filter_ce\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "filter.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/filter.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1756481038682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_sdram " "Elaborating entity \"audio_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756481038703 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "taps audio_sdram.sv(221) " "Verilog HDL or VHDL warning at audio_sdram.sv(221): object \"taps\" assigned a value but never read" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756481038704 "|audio_sdram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff audio_sdram.sv(231) " "Verilog HDL or VHDL warning at audio_sdram.sv(231): object \"coeff\" assigned a value but never read" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756481038704 "|audio_sdram"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match audio_sdram.sv(329) " "SystemVerilog error at audio_sdram.sv(329): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 329 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038705 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "coeffs_flat audio_sdram.sv(329) " "SystemVerilog error at audio_sdram.sv(329): can't pass value from actual to formal input \"coeffs_flat\" with incompatible type" {  } { { "audio_sdram.sv" "" { Text "C:/repos/fpga_dsp/audio_sdram/audio_sdram.sv" 329 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1756481038705 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756481038705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/repos/fpga_dsp/audio_sdram/output_files/audio_feed.map.smsg " "Generated suppressed messages file C:/repos/fpga_dsp/audio_sdram/output_files/audio_feed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481038750 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756481039798 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 29 16:23:59 2025 " "Processing ended: Fri Aug 29 16:23:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756481039798 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756481039798 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756481039798 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756481039798 ""}
