Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 1AA959CF1C
	for <lists+linux-kernel@lfdr.de>; Mon, 26 Aug 2019 14:10:19 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731825AbfHZMJQ (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 26 Aug 2019 08:09:16 -0400
Received: from esa3.microchip.iphmx.com ([68.232.153.233]:21588 "EHLO
        esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1731768AbfHZMJJ (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 26 Aug 2019 08:09:09 -0400
Received-SPF: Pass (esa3.microchip.iphmx.com: domain of
  Tudor.Ambarus@microchip.com designates 198.175.253.82 as
  permitted sender) identity=mailfrom;
  client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="Tudor.Ambarus@microchip.com";
  x-conformance=spf_only; x-record-type="v=spf1";
  x-record-text="v=spf1 mx a:ushub1.microchip.com
  a:smtpout.microchip.com a:mx1.microchip.iphmx.com
  a:mx2.microchip.iphmx.com include:servers.mcsv.net
  include:mktomail.com include:spf.protection.outlook.com ~all"
Received-SPF: None (esa3.microchip.iphmx.com: no sender
  authenticity information available from domain of
  postmaster@email.microchip.com) identity=helo;
  client-ip=198.175.253.82; receiver=esa3.microchip.iphmx.com;
  envelope-from="Tudor.Ambarus@microchip.com";
  x-sender="postmaster@email.microchip.com";
  x-conformance=spf_only
Authentication-Results: esa3.microchip.iphmx.com; spf=Pass smtp.mailfrom=Tudor.Ambarus@microchip.com; spf=None smtp.helo=postmaster@email.microchip.com; dkim=pass (signature verified) header.i=@microchiptechnology.onmicrosoft.com; dmarc=pass (p=none dis=none) d=microchip.com
IronPort-SDR: W0a+qKpf3vHAKvcpC/5g5tlxMN46h+CqdlFzJ85mLm4PD0cjw58ezpx9S7JQHkP5Z2mf23U0nY
 Ty1DCj/q5dA6vaqJGz7hCg+h8u4j1EmFgZVrV4SkPq6Y/NYAYZP/MeJRjDXNu86Ccw/bh8fRYD
 4sKG3SuUTTLT23cA4MIZj4tfQ1xuklLcurjBq7tBoP7rygliSvWevT/sNx9fZ52rKY3iUag/N4
 YgqhlqsT5vtmfyVYwhReqvAin4eIBAvq+BQtT58hViqHpHcAMOROsUQb/VPedo/wBbOHGpGiFW
 jiM=
X-IronPort-AV: E=Sophos;i="5.64,433,1559545200"; 
   d="scan'208";a="46588888"
Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82])
  by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 26 Aug 2019 05:09:08 -0700
Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by
 chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.1713.5; Mon, 26 Aug 2019 05:09:08 -0700
Received: from NAM02-BL2-obe.outbound.protection.outlook.com (10.10.215.89) by
 email.microchip.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.1713.5 via Frontend
 Transport; Mon, 26 Aug 2019 05:09:06 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=Pa7+HYQpqMr3CHw2g9FV7fFo0xfmBC3XBfeCAq7tW/A281oMOAkqebbUiOkqEbOB8hq6l8IBE8ZPxaBactpLI+zGWwanlQ5bq0g6wXqzJpnAIQGtvTwcqYsjA6j3/MZaxwHo6Nb3mI17bAHMbBQuLPMqQ3YpvIHzdjs1TJ5GGUMwzZFTwaEcsv6GjrgEisDXEApxbPT64hDAJlT9kyTAfzoswDti0dMVCg61+TSQ0aKGK4wETcKrEfFBdUABszCrrIQwlhv/OKwCLx8NfEJYBh+ACw4bJeOUD/fEOV7LDxMD3IEJNLDD2UJKa+Kj259s2u7lcINYtyr09LpU29Cl3A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=JhggPw0udEUtOkV0O7Isc3yHH71wedI3XwOmfNLo+5A=;
 b=Qvn4eGikSt72CYJNdTQssslsplAbGJ+Z9+cq3S8IGXC6oTGxckJ+0ndKtMKHpsu8dZBdxP5ioDBh/F7CAUAUIMnneWjtNt0Lp+cSWnYi1XVgj4JOWp3HWkvEJVeIoW+z67HKleVtuFIBsz0ipKEZvjKByF1po/KV9gat0gGWnqbwJ6e7Z9cZnBHikVxaIGvaNCb06UIxoH4fX1jPYzS0Ty10DHeLwZIHlK6yENWM8TLxVtSDv8glM7o7spfURTJbB42offhXBsbJqurwGvFgm1sXktcq0xZUUTnIo/XglZvUij25DMrLJQEdl0v8YwsYaxJtGH2s7rSWA0Jw/QgaaA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=microchip.com; dmarc=pass action=none
 header.from=microchip.com; dkim=pass header.d=microchip.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=microchiptechnology.onmicrosoft.com;
 s=selector2-microchiptechnology-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=JhggPw0udEUtOkV0O7Isc3yHH71wedI3XwOmfNLo+5A=;
 b=uYxSMqXK9Gdvc0POrU9VOrNnHXQXVouTlJLSSaE9O6/4l4zdbcSXUisonwf4seLW2C8HyzWtpNe0/gYU3/FvQmIfNdq0N/diDPeH1fHjfjhd4SVnQc01/FRavZx9Gs6rErzDJyXCbDTbiRhlGhRYBIerqhyBo0jf4cepXkIhoDc=
Received: from MN2PR11MB4448.namprd11.prod.outlook.com (52.135.39.157) by
 MN2PR11MB3678.namprd11.prod.outlook.com (20.178.252.94) with Microsoft SMTP
 Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2199.21; Mon, 26 Aug 2019 12:09:07 +0000
Received: from MN2PR11MB4448.namprd11.prod.outlook.com
 ([fe80::70c3:e929:4da2:60a5]) by MN2PR11MB4448.namprd11.prod.outlook.com
 ([fe80::70c3:e929:4da2:60a5%7]) with mapi id 15.20.2199.021; Mon, 26 Aug 2019
 12:09:07 +0000
From:   <Tudor.Ambarus@microchip.com>
To:     <boris.brezillon@collabora.com>, <marek.vasut@gmail.com>,
        <vigneshr@ti.com>, <miquel.raynal@bootlin.com>, <richard@nod.at>,
        <linux-mtd@lists.infradead.org>, <linux-kernel@vger.kernel.org>
CC:     <boris.brezillon@bootlin.com>, <Tudor.Ambarus@microchip.com>
Subject: [RESEND PATCH v3 16/20] mtd: spi-nor: Add the SPI_NOR_XSR_RDY flag
Thread-Topic: [RESEND PATCH v3 16/20] mtd: spi-nor: Add the SPI_NOR_XSR_RDY
 flag
Thread-Index: AQHVXAcM/ZWa5nusDk2eFvW+kEyFdA==
Date:   Mon, 26 Aug 2019 12:09:02 +0000
Message-ID: <20190826120821.16351-17-tudor.ambarus@microchip.com>
References: <20190826120821.16351-1-tudor.ambarus@microchip.com>
In-Reply-To: <20190826120821.16351-1-tudor.ambarus@microchip.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-clientproxiedby: VI1PR09CA0046.eurprd09.prod.outlook.com
 (2603:10a6:802:28::14) To MN2PR11MB4448.namprd11.prod.outlook.com
 (2603:10b6:208:193::29)
x-ms-exchange-messagesentrepresentingtype: 1
x-mailer: git-send-email 2.9.5
x-originating-ip: [94.177.32.156]
x-ms-publictraffictype: Email
x-ms-office365-filtering-correlation-id: 4e67c631-0694-43c1-3416-08d72a1e2ec7
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600166)(711020)(4605104)(1401327)(2017052603328)(7193020);SRVR:MN2PR11MB3678;
x-ms-traffictypediagnostic: MN2PR11MB3678:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <MN2PR11MB3678FDDBC387826B5A6D51B2F0A10@MN2PR11MB3678.namprd11.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:8882;
x-forefront-prvs: 01415BB535
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(376002)(396003)(366004)(346002)(39860400002)(136003)(189003)(199004)(186003)(86362001)(305945005)(2906002)(7736002)(2201001)(6486002)(6436002)(6116002)(3846002)(66556008)(66946007)(66476007)(2501003)(66446008)(64756008)(5660300002)(71190400001)(14444005)(256004)(71200400001)(1076003)(6506007)(386003)(14454004)(107886003)(316002)(99286004)(76176011)(110136005)(54906003)(52116002)(6666004)(2616005)(476003)(486006)(53936002)(66066001)(8676002)(8936002)(81166006)(6512007)(4326008)(25786009)(36756003)(478600001)(81156014)(102836004)(50226002)(446003)(11346002)(26005);DIR:OUT;SFP:1101;SCL:1;SRVR:MN2PR11MB3678;H:MN2PR11MB4448.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;MX:1;A:1;
received-spf: None (protection.outlook.com: microchip.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: qsklD+P7nLCKN3mLMk5xcNeyHrte5QVQa+UJxe40HgzLNMZ/kHTVF1LxlEeoP1ff2cI/0ts3YqhlFoGzaT/CsIz9jw1htijwx2DG/IVoQgOyFaaZXWPJy6qFeKSPtjZS1a2nAK/eqZNPu5Xrvy/iaG57sQhgzEYfRE0wLkkG3fcLQU/nn5rkcQoGnASzPOfaYvfj36JTsNpG110G1v3pd4LJjLC+v8vk0hCu6280+5ZVnP8fU0JNtDA0MN4gYgNf6ccNuB8hdMTmlQZ/XiZum8gGl5ILNSVDAXPg8LoeKzIRiTZwglXM6VwstrM1NxJq0aogLRHy9IsQYSD+yC+XmD3CMVZZlbpSNK2TdTBFWETvEJHYU4qsBGHsvlcGNaUiCWW8wppn1HKyzfDJdSGt5xYqNKKuNrJScO4/4VoY92I=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 4e67c631-0694-43c1-3416-08d72a1e2ec7
X-MS-Exchange-CrossTenant-originalarrivaltime: 26 Aug 2019 12:09:02.0575
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: Fs+tNooJm9CXAhV/Svd7tpXac5A7b2n63IZjl6SrifiiHyR0XB8UuLjV4kdGDFMxMg4XBNlCjWYhEiojhlIO13WQXJHQGPiJj/k1hx6Jze4=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR11MB3678
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Boris Brezillon <boris.brezillon@bootlin.com>

S3AN flashes use a specific opcode to read the status register.
We currently use the SPI_S3AN flag to decide whether this specific
SR read opcode should be used, but SPI_S3AN is about to disappear, so
let's add a new flag.

Note that we use the same bit as SPI_S3AN implies SPI_NOR_XSR_RDY and
vice versa.

Signed-off-by: Boris Brezillon <boris.brezillon@bootlin.com>
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
v3: no changes

 drivers/mtd/spi-nor/spi-nor.c | 10 +++++++++-
 1 file changed, 9 insertions(+), 1 deletion(-)

diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c
index edf1c8badac9..2699e999d21a 100644
--- a/drivers/mtd/spi-nor/spi-nor.c
+++ b/drivers/mtd/spi-nor/spi-nor.c
@@ -211,6 +211,14 @@ struct flash_info {
 					 * bit. Must be used with
 					 * SPI_NOR_HAS_LOCK.
 					 */
+#define SPI_NOR_XSR_RDY		BIT(10)	/*
+					 * S3AN flashes have specific opcode to
+					 * read the status register.
+					 * Flags SPI_NOR_XSR_RDY and SPI_S3AN
+					 * use the same bit as one implies the
+					 * other, but we will get rid of
+					 * SPI_S3AN soon.
+					 */
 #define	SPI_S3AN		BIT(10)	/*
 					 * Xilinx Spartan 3AN In-System Flash
 					 * (MFR cannot be used for probing
@@ -4798,7 +4806,7 @@ int spi_nor_scan(struct spi_nor *nor, const char *nam=
e,
 	 * spi_nor_wait_till_ready(). Xilinx S3AN share MFR
 	 * with Atmel spi-nor
 	 */
-	if (info->flags & SPI_S3AN)
+	if (info->flags & SPI_NOR_XSR_RDY)
 		nor->flags |=3D  SNOR_F_READY_XSR_RDY;
=20
 	if (info->flags & SPI_NOR_HAS_LOCK)
--=20
2.9.5

