Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 30 17:05:57 2024
| Host         : DESKTOP-JPBOQSB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gradation_hdmi_control_sets_placed.rpt
| Design       : gradation_hdmi
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           16 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              64 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |       Enable Signal       |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  gradation/syncgen/pckgen/PCK |                           | RST_IBUF                                                                   |                1 |              2 |         2.00 |
|  gradation/syncgen/pckgen/PCK |                           | rgb2dvi/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  gradation/syncgen/pckgen/PCK |                           | rgb2dvi/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              5 |         5.00 |
|  gradation/syncgen/pckgen/PCK |                           | gradation/syncgen/HCNT[9]_i_1_n_0                                          |                4 |             10 |         2.50 |
|  gradation/syncgen/pckgen/PCK |                           | rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |         3.33 |
|  gradation/syncgen/pckgen/PCK | gradation/syncgen/hcntend | RST_IBUF                                                                   |                6 |             10 |         1.67 |
|  gradation/syncgen/pckgen/PCK |                           | gradation/syncgen/SR[0]                                                    |                5 |             12 |         2.40 |
|  gradation/syncgen/pckgen/PCK |                           | rgb2dvi/DataEncoders[0].DataEncoder/SR[0]                                  |               12 |             32 |         2.67 |
|  gradation/syncgen/pckgen/PCK |                           |                                                                            |               16 |             76 |         4.75 |
+-------------------------------+---------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


