\hypertarget{union_t_c_c___d_r_v_c_t_r_l___type}{}\section{T\+C\+C\+\_\+\+D\+R\+V\+C\+T\+R\+L\+\_\+\+Type Union Reference}
\label{union_t_c_c___d_r_v_c_t_r_l___type}\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}


{\ttfamily \#include $<$tcc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad38a51fbf1eab30a371b2b2da3e03d06}{NRE0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad3efe23c17aeef7b38934f4ca28c3e60}{NRE1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0b2d765a8cdaede04dee1b7556dc35ad}{NRE2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ac8c550ce41433c1da406dbd8cf01fd13}{NRE3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a40ad723486b72a57c6dd258a563eaa06}{NRE4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_af051de4f669851eba056f561152634de}{NRE5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ab60ecba4ce4739ba62a53ad147a02ea1}{NRE6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_accf70060c1f3ab7724f4a65c324644ec}{NRE7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_acfe951224efe83f269fb5f2e05f29e34}{NRV0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a6d81389d1e04abb812e5991a01d68240}{NRV1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a3e9968c748d605a1a7323dbf4fe356b6}{NRV2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a065e514c6886ac6a8f452d4ef3beccf9}{NRV3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_abefa6034990ea1728d052ca1f903524a}{NRV4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_aead3afcbde567f4e61d9e08c8d0d7df9}{NRV5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_affe95ab491ca8b2f04815dddb88cc403}{NRV6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a34a88e58825bf35e446a13d6a5f9fa7f}{NRV7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0893ec3a701f1ef29fce7c50ecaea2fb}{INVEN0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a473094427c4b7817e6dcf5ef830a0159}{INVEN1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0d421c9a895f43cb6e7be382d4441e32}{INVEN2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ae40693c69aedfa8f0e3a1f9397f29363}{INVEN3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ac48c6ead5c14637324b140b48be53848}{INVEN4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9e3270819fff3140c1fc5464b96b5eef}{INVEN5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9e5e4f9d55c07afe79c82e21c4b97cff}{INVEN6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9b6e897424eb4d78eacf2e7f20f60338}{INVEN7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad975093a69b12fb1a23db785b113c8a4}{FILTERVAL0}}:4\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a549f2a11e6ea81c28d84d8e8f988b2c6}{FILTERVAL1}}:4\\
\} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ae2035cfb70b0e4512a26b34f991e3f89}{bit}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a40dc1fd6cf669e1a842d586720ff752d}{NRE}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a39ee2b3e225f4dc938dc6772a110158a}{NRV}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ab2921717d6caa72634add5aef59d6c75}{INVEN}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:8\\
\} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a715ebc55469cfbd66cef100ae4c76f61}{vec}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a6b91636401516a477989a336376d7b40}{reg}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad38a51fbf1eab30a371b2b2da3e03d06}{NRE0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad3efe23c17aeef7b38934f4ca28c3e60}{NRE1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0b2d765a8cdaede04dee1b7556dc35ad}{NRE2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ac8c550ce41433c1da406dbd8cf01fd13}{NRE3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a40ad723486b72a57c6dd258a563eaa06}{NRE4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_af051de4f669851eba056f561152634de}{NRE5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ab60ecba4ce4739ba62a53ad147a02ea1}{NRE6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_accf70060c1f3ab7724f4a65c324644ec}{NRE7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_acfe951224efe83f269fb5f2e05f29e34}{NRV0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a6d81389d1e04abb812e5991a01d68240}{NRV1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a3e9968c748d605a1a7323dbf4fe356b6}{NRV2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a065e514c6886ac6a8f452d4ef3beccf9}{NRV3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_abefa6034990ea1728d052ca1f903524a}{NRV4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_aead3afcbde567f4e61d9e08c8d0d7df9}{NRV5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_affe95ab491ca8b2f04815dddb88cc403}{NRV6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a34a88e58825bf35e446a13d6a5f9fa7f}{NRV7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0893ec3a701f1ef29fce7c50ecaea2fb}{INVEN0}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a473094427c4b7817e6dcf5ef830a0159}{INVEN1}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a0d421c9a895f43cb6e7be382d4441e32}{INVEN2}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ae40693c69aedfa8f0e3a1f9397f29363}{INVEN3}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ac48c6ead5c14637324b140b48be53848}{INVEN4}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9e3270819fff3140c1fc5464b96b5eef}{INVEN5}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9e5e4f9d55c07afe79c82e21c4b97cff}{INVEN6}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a9b6e897424eb4d78eacf2e7f20f60338}{INVEN7}}:1\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ad975093a69b12fb1a23db785b113c8a4}{FILTERVAL0}}:4\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a549f2a11e6ea81c28d84d8e8f988b2c6}{FILTERVAL1}}:4\\
\} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_aee1fab66572e720a38da50a188ab529f}{bit}}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a40dc1fd6cf669e1a842d586720ff752d}{NRE}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a39ee2b3e225f4dc938dc6772a110158a}{NRV}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_ab2921717d6caa72634add5aef59d6c75}{INVEN}}:8\\
\>uint32\_t \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:8\\
\} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type_a184eddefacfd3a76fe0f364194e01e2d}{vec}}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_t_c_c___d_r_v_c_t_r_l___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 24..31 Reserved \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_aee1fab66572e720a38da50a188ab529f}\label{union_t_c_c___d_r_v_c_t_r_l___type_aee1fab66572e720a38da50a188ab529f}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ae2035cfb70b0e4512a26b34f991e3f89}\label{union_t_c_c___d_r_v_c_t_r_l___type_ae2035cfb70b0e4512a26b34f991e3f89}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ad975093a69b12fb1a23db785b113c8a4}\label{union_t_c_c___d_r_v_c_t_r_l___type_ad975093a69b12fb1a23db785b113c8a4}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!FILTERVAL0@{FILTERVAL0}}
\index{FILTERVAL0@{FILTERVAL0}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{FILTERVAL0}{FILTERVAL0}}
{\footnotesize\ttfamily uint32\+\_\+t F\+I\+L\+T\+E\+R\+V\+A\+L0}

bit\+: 24..27 Non-\/\+Recoverable Fault Input 0 Filter Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a549f2a11e6ea81c28d84d8e8f988b2c6}\label{union_t_c_c___d_r_v_c_t_r_l___type_a549f2a11e6ea81c28d84d8e8f988b2c6}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!FILTERVAL1@{FILTERVAL1}}
\index{FILTERVAL1@{FILTERVAL1}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{FILTERVAL1}{FILTERVAL1}}
{\footnotesize\ttfamily uint32\+\_\+t F\+I\+L\+T\+E\+R\+V\+A\+L1}

bit\+: 28..31 Non-\/\+Recoverable Fault Input 1 Filter Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ab2921717d6caa72634add5aef59d6c75}\label{union_t_c_c___d_r_v_c_t_r_l___type_ab2921717d6caa72634add5aef59d6c75}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN@{INVEN}}
\index{INVEN@{INVEN}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN}{INVEN}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+EN}

bit\+: 16..23 Output Waveform x Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a0893ec3a701f1ef29fce7c50ecaea2fb}\label{union_t_c_c___d_r_v_c_t_r_l___type_a0893ec3a701f1ef29fce7c50ecaea2fb}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN0@{INVEN0}}
\index{INVEN0@{INVEN0}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN0}{INVEN0}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N0}

bit\+: 16 Output Waveform 0 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a473094427c4b7817e6dcf5ef830a0159}\label{union_t_c_c___d_r_v_c_t_r_l___type_a473094427c4b7817e6dcf5ef830a0159}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN1@{INVEN1}}
\index{INVEN1@{INVEN1}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN1}{INVEN1}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N1}

bit\+: 17 Output Waveform 1 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a0d421c9a895f43cb6e7be382d4441e32}\label{union_t_c_c___d_r_v_c_t_r_l___type_a0d421c9a895f43cb6e7be382d4441e32}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN2@{INVEN2}}
\index{INVEN2@{INVEN2}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN2}{INVEN2}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N2}

bit\+: 18 Output Waveform 2 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ae40693c69aedfa8f0e3a1f9397f29363}\label{union_t_c_c___d_r_v_c_t_r_l___type_ae40693c69aedfa8f0e3a1f9397f29363}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN3@{INVEN3}}
\index{INVEN3@{INVEN3}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN3}{INVEN3}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N3}

bit\+: 19 Output Waveform 3 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ac48c6ead5c14637324b140b48be53848}\label{union_t_c_c___d_r_v_c_t_r_l___type_ac48c6ead5c14637324b140b48be53848}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN4@{INVEN4}}
\index{INVEN4@{INVEN4}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN4}{INVEN4}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N4}

bit\+: 20 Output Waveform 4 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a9e3270819fff3140c1fc5464b96b5eef}\label{union_t_c_c___d_r_v_c_t_r_l___type_a9e3270819fff3140c1fc5464b96b5eef}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN5@{INVEN5}}
\index{INVEN5@{INVEN5}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN5}{INVEN5}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N5}

bit\+: 21 Output Waveform 5 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a9e5e4f9d55c07afe79c82e21c4b97cff}\label{union_t_c_c___d_r_v_c_t_r_l___type_a9e5e4f9d55c07afe79c82e21c4b97cff}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN6@{INVEN6}}
\index{INVEN6@{INVEN6}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN6}{INVEN6}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N6}

bit\+: 22 Output Waveform 6 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a9b6e897424eb4d78eacf2e7f20f60338}\label{union_t_c_c___d_r_v_c_t_r_l___type_a9b6e897424eb4d78eacf2e7f20f60338}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!INVEN7@{INVEN7}}
\index{INVEN7@{INVEN7}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{INVEN7}{INVEN7}}
{\footnotesize\ttfamily uint32\+\_\+t I\+N\+V\+E\+N7}

bit\+: 23 Output Waveform 7 Inversion \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a40dc1fd6cf669e1a842d586720ff752d}\label{union_t_c_c___d_r_v_c_t_r_l___type_a40dc1fd6cf669e1a842d586720ff752d}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE@{NRE}}
\index{NRE@{NRE}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE}{NRE}}
{\footnotesize\ttfamily uint32\+\_\+t N\+RE}

bit\+: 0.. 7 Non-\/\+Recoverable State x Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ad38a51fbf1eab30a371b2b2da3e03d06}\label{union_t_c_c___d_r_v_c_t_r_l___type_ad38a51fbf1eab30a371b2b2da3e03d06}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE0@{NRE0}}
\index{NRE0@{NRE0}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE0}{NRE0}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E0}

bit\+: 0 Non-\/\+Recoverable State 0 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ad3efe23c17aeef7b38934f4ca28c3e60}\label{union_t_c_c___d_r_v_c_t_r_l___type_ad3efe23c17aeef7b38934f4ca28c3e60}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE1@{NRE1}}
\index{NRE1@{NRE1}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE1}{NRE1}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E1}

bit\+: 1 Non-\/\+Recoverable State 1 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a0b2d765a8cdaede04dee1b7556dc35ad}\label{union_t_c_c___d_r_v_c_t_r_l___type_a0b2d765a8cdaede04dee1b7556dc35ad}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE2@{NRE2}}
\index{NRE2@{NRE2}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE2}{NRE2}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E2}

bit\+: 2 Non-\/\+Recoverable State 2 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ac8c550ce41433c1da406dbd8cf01fd13}\label{union_t_c_c___d_r_v_c_t_r_l___type_ac8c550ce41433c1da406dbd8cf01fd13}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE3@{NRE3}}
\index{NRE3@{NRE3}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE3}{NRE3}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E3}

bit\+: 3 Non-\/\+Recoverable State 3 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a40ad723486b72a57c6dd258a563eaa06}\label{union_t_c_c___d_r_v_c_t_r_l___type_a40ad723486b72a57c6dd258a563eaa06}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE4@{NRE4}}
\index{NRE4@{NRE4}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE4}{NRE4}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E4}

bit\+: 4 Non-\/\+Recoverable State 4 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_af051de4f669851eba056f561152634de}\label{union_t_c_c___d_r_v_c_t_r_l___type_af051de4f669851eba056f561152634de}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE5@{NRE5}}
\index{NRE5@{NRE5}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE5}{NRE5}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E5}

bit\+: 5 Non-\/\+Recoverable State 5 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_ab60ecba4ce4739ba62a53ad147a02ea1}\label{union_t_c_c___d_r_v_c_t_r_l___type_ab60ecba4ce4739ba62a53ad147a02ea1}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE6@{NRE6}}
\index{NRE6@{NRE6}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE6}{NRE6}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E6}

bit\+: 6 Non-\/\+Recoverable State 6 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_accf70060c1f3ab7724f4a65c324644ec}\label{union_t_c_c___d_r_v_c_t_r_l___type_accf70060c1f3ab7724f4a65c324644ec}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRE7@{NRE7}}
\index{NRE7@{NRE7}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRE7}{NRE7}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+E7}

bit\+: 7 Non-\/\+Recoverable State 7 Output Enable \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a39ee2b3e225f4dc938dc6772a110158a}\label{union_t_c_c___d_r_v_c_t_r_l___type_a39ee2b3e225f4dc938dc6772a110158a}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV@{NRV}}
\index{NRV@{NRV}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV}{NRV}}
{\footnotesize\ttfamily uint32\+\_\+t N\+RV}

bit\+: 8..15 Non-\/\+Recoverable State x Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_acfe951224efe83f269fb5f2e05f29e34}\label{union_t_c_c___d_r_v_c_t_r_l___type_acfe951224efe83f269fb5f2e05f29e34}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV0@{NRV0}}
\index{NRV0@{NRV0}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV0}{NRV0}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V0}

bit\+: 8 Non-\/\+Recoverable State 0 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a6d81389d1e04abb812e5991a01d68240}\label{union_t_c_c___d_r_v_c_t_r_l___type_a6d81389d1e04abb812e5991a01d68240}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV1@{NRV1}}
\index{NRV1@{NRV1}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV1}{NRV1}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V1}

bit\+: 9 Non-\/\+Recoverable State 1 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a3e9968c748d605a1a7323dbf4fe356b6}\label{union_t_c_c___d_r_v_c_t_r_l___type_a3e9968c748d605a1a7323dbf4fe356b6}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV2@{NRV2}}
\index{NRV2@{NRV2}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV2}{NRV2}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V2}

bit\+: 10 Non-\/\+Recoverable State 2 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a065e514c6886ac6a8f452d4ef3beccf9}\label{union_t_c_c___d_r_v_c_t_r_l___type_a065e514c6886ac6a8f452d4ef3beccf9}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV3@{NRV3}}
\index{NRV3@{NRV3}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV3}{NRV3}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V3}

bit\+: 11 Non-\/\+Recoverable State 3 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_abefa6034990ea1728d052ca1f903524a}\label{union_t_c_c___d_r_v_c_t_r_l___type_abefa6034990ea1728d052ca1f903524a}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV4@{NRV4}}
\index{NRV4@{NRV4}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV4}{NRV4}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V4}

bit\+: 12 Non-\/\+Recoverable State 4 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_aead3afcbde567f4e61d9e08c8d0d7df9}\label{union_t_c_c___d_r_v_c_t_r_l___type_aead3afcbde567f4e61d9e08c8d0d7df9}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV5@{NRV5}}
\index{NRV5@{NRV5}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV5}{NRV5}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V5}

bit\+: 13 Non-\/\+Recoverable State 5 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_affe95ab491ca8b2f04815dddb88cc403}\label{union_t_c_c___d_r_v_c_t_r_l___type_affe95ab491ca8b2f04815dddb88cc403}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV6@{NRV6}}
\index{NRV6@{NRV6}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV6}{NRV6}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V6}

bit\+: 14 Non-\/\+Recoverable State 6 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a34a88e58825bf35e446a13d6a5f9fa7f}\label{union_t_c_c___d_r_v_c_t_r_l___type_a34a88e58825bf35e446a13d6a5f9fa7f}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!NRV7@{NRV7}}
\index{NRV7@{NRV7}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{NRV7}{NRV7}}
{\footnotesize\ttfamily uint32\+\_\+t N\+R\+V7}

bit\+: 15 Non-\/\+Recoverable State 7 Output Value \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a6b91636401516a477989a336376d7b40}\label{union_t_c_c___d_r_v_c_t_r_l___type_a6b91636401516a477989a336376d7b40}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a715ebc55469cfbd66cef100ae4c76f61}\label{union_t_c_c___d_r_v_c_t_r_l___type_a715ebc55469cfbd66cef100ae4c76f61}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!vec@{vec}}
\index{vec@{vec}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{vec}{vec}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily struct \{ ... \}   vec}

Structure used for vec access \mbox{\Hypertarget{union_t_c_c___d_r_v_c_t_r_l___type_a184eddefacfd3a76fe0f364194e01e2d}\label{union_t_c_c___d_r_v_c_t_r_l___type_a184eddefacfd3a76fe0f364194e01e2d}} 
\index{TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}!vec@{vec}}
\index{vec@{vec}!TCC\_DRVCTRL\_Type@{TCC\_DRVCTRL\_Type}}
\subsubsection{\texorpdfstring{vec}{vec}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily struct \{ ... \}   vec}

Structure used for vec access 

The documentation for this union was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{tcc_8h}{tcc.\+h}}\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{tcc__lighting_8h}{tcc\+\_\+lighting.\+h}}\end{DoxyCompactItemize}
