10:30:22 INFO  : Registering command handlers for SDK TCF services
10:30:24 INFO  : Launching XSCT server: xsct -n -interactive /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/temp_xsdb_launch_script.tcl
10:30:27 INFO  : XSCT server has started successfully.
10:30:36 INFO  : Successfully done setting XSCT server connection channel  
10:30:36 INFO  : Successfully done setting SDK workspace  
10:30:36 INFO  : Processing command line option -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
12:06:53 INFO  : Launching XSCT server: xsct -n -interactive /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/temp_xsdb_launch_script.tcl
12:06:55 INFO  : XSCT server has started successfully.
12:06:59 INFO  : Successfully done setting XSCT server connection channel  
12:06:59 INFO  : Successfully done setting SDK workspace  
12:07:00 INFO  : Registering command handlers for SDK TCF services
12:07:01 INFO  : Processing command line option -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
12:07:01 INFO  : Checking for hwspec changes in the project design_uart_wrapper_hw_platform_0.
12:07:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713848507000,  Project:1713842662000
12:07:01 INFO  : The hardware specification for project 'design_uart_wrapper_hw_platform_0' is different from /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
12:07:01 INFO  : Copied contents of /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf into /design_uart_wrapper_hw_platform_0/system.hdf.
12:07:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:07:02 INFO  : Clearing existing target manager status.
12:07:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:07:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:53:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713858437000,  Project:1713848507000
14:53:39 INFO  : Project design_uart_wrapper_hw_platform_0's source hardware specification located at /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:53:42 INFO  : Copied contents of /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf into /design_uart_wrapper_hw_platform_0/system.hdf.
14:53:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:53:44 INFO  : 
14:53:45 INFO  : Updating hardware inferred compiler options for uart_app.
14:53:45 INFO  : Clearing existing target manager status.
14:53:45 INFO  : Closing and re-opening the MSS file of ther project uart_app_bsp
14:53:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:53:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:59:18 INFO  : Successfully generated /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/src/lscript.ld.
14:59:18 INFO  : Applying linker script to all configurations of project uart_app.
14:59:18 INFO  : Setting rebuild state to true for all configurations of project uart_app.
15:00:30 INFO  : Inferring section assignments and sizes from elf file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/Debug/uart_app.elf
15:00:52 INFO  : Successfully generated /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/uart_app/src/lscript.ld.
15:00:52 INFO  : Applying linker script to all configurations of project uart_app.
15:00:52 INFO  : Setting rebuild state to true for all configurations of project uart_app.
08:36:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713872373000,  Project:1713858437000
08:36:43 INFO  : Project design_uart_wrapper_hw_platform_0's source hardware specification located at /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:37:04 INFO  : Project design_uart_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
08:37:33 INFO  : Registering command handlers for SDK TCF services
08:37:33 INFO  : Launching XSCT server: xsct -n -interactive /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/temp_xsdb_launch_script.tcl
08:37:36 INFO  : XSCT server has started successfully.
08:37:39 INFO  : Successfully done setting XSCT server connection channel  
08:37:39 INFO  : Successfully done setting SDK workspace  
08:37:39 INFO  : Processing command line option -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
16:51:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713951997000,  Project:1713872373000
16:51:39 INFO  : Project design_uart_wrapper_hw_platform_1's source hardware specification located at /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:51:44 INFO  : Copied contents of /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf into /design_uart_wrapper_hw_platform_1/system.hdf.
16:51:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:51:44 INFO  : Clearing existing target manager status.
16:51:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:51:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:21:18 INFO  : Registering command handlers for SDK TCF services
17:21:19 INFO  : Launching XSCT server: xsct -n -interactive /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/temp_xsdb_launch_script.tcl
17:21:22 INFO  : XSCT server has started successfully.
17:21:22 INFO  : Successfully done setting XSCT server connection channel  
17:21:28 INFO  : Successfully done setting SDK workspace  
17:21:28 INFO  : Processing command line option -hwspec /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
17:21:28 INFO  : Checking for hwspec changes in the project design_uart_wrapper_hw_platform_1.
17:21:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713953716000,  Project:1713951997000
17:21:31 INFO  : The hardware specification for project 'design_uart_wrapper_hw_platform_1' is different from /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf.
17:21:31 INFO  : Copied contents of /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf into /design_uart_wrapper_hw_platform_1/system.hdf.
17:21:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:21:31 INFO  : Clearing existing target manager status.
17:21:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:21:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:52:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1713955645000,  Project:1713953716000
17:52:15 INFO  : Project design_uart_wrapper_hw_platform_1's source hardware specification located at /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:52:24 INFO  : Copied contents of /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sdk/design_uart_wrapper.hdf into /design_uart_wrapper_hw_platform_1/system.hdf.
17:52:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:24 INFO  : Clearing existing target manager status.
17:52:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:52:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
