TimeQuest Timing Analyzer report for top
Wed Aug  9 14:35:09 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Wed Aug  9 14:35:08 2017 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 47.35 MHz ; 47.35 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -0.280 ; -0.280          ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.401 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 16.765 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.185 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 4.072 ; 0.000                          ;
+----------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.280 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.584     ; 6.908      ;
; 1.405  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.231     ; 5.576      ;
; 1.727  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.231     ; 5.254      ;
; 1.792  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.231     ; 5.189      ;
; 1.935  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.231     ; 5.046      ;
; 2.047  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.933      ;
; 2.120  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.860      ;
; 2.259  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.721      ;
; 2.427  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.553      ;
; 2.510  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.472      ;
; 2.587  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.393      ;
; 2.595  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.385      ;
; 2.618  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.364      ;
; 4.057  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.007      ; 0.968      ;
; 9.909  ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.997      ;
; 10.191 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.715      ;
; 10.332 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 9.569      ;
; 10.373 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.533      ;
; 10.837 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.973      ; 7.154      ;
; 11.119 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.973      ; 6.872      ;
; 11.260 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.968      ; 6.726      ;
; 11.301 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.973      ; 6.690      ;
; 11.574 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.363      ;
; 11.818 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.119      ;
; 11.871 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 8.066      ;
; 12.012 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 7.920      ;
; 12.053 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 7.884      ;
; 12.116 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 7.821      ;
; 12.257 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 7.675      ;
; 12.297 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 7.640      ;
; 13.871 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.073      ;
; 14.040 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.904      ;
; 14.054 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.890      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.064 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.248     ; 2.706      ;
; 14.085 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.859      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.211 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.247     ; 2.560      ;
; 14.223 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.721      ;
; 14.231 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.713      ;
; 14.232 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.712      ;
; 14.265 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.673      ;
; 14.268 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.676      ;
; 14.295 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.649      ;
; 14.391 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.553      ;
; 14.393 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.551      ;
; 14.400 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.544      ;
; 14.401 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.543      ;
; 14.401 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.543      ;
; 14.407 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.446     ; 5.165      ;
; 14.413 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.526      ;
; 14.428 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.516      ;
; 14.448 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.490      ;
; 14.464 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.480      ;
; 14.469 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.474      ;
; 14.481 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.463      ;
; 14.554 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.390      ;
; 14.562 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.382      ;
; 14.572 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.372      ;
; 14.581 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.363      ;
; 14.583 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_3_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.356      ;
; 14.585 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_2_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.354      ;
; 14.596 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.348      ;
; 14.596 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.343      ;
; 14.611 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.327      ;
; 14.621 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.317      ;
; 14.636 ; ram_top:ram_top1|counter[11]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 5.300      ;
; 14.641 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_4_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.302      ;
; 14.652 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.291      ;
; 14.689 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.249      ;
; 14.697 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.247      ;
; 14.712 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.232      ;
; 14.756 ; ram_top:ram_top1|counter[29]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.188      ;
; 14.761 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.align_reads                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.180      ;
; 14.763 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_2_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.176      ;
; 14.766 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_3_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.173      ;
; 14.768 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_2_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.171      ;
; 14.773 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.166      ;
; 14.774 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.165      ;
; 14.787 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.151      ;
; 14.801 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 5.137      ;
; 14.816 ; ram_top:ram_top1|counter[28]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.128      ;
; 14.819 ; ram_top:ram_top1|counter[14]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.123      ;
; 14.824 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_4_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.119      ;
; 14.825 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.118      ;
; 14.829 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.114      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                     ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                    ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:ram_top1|state.test                                                                                                                                                                                                         ; ram_top:ram_top1|state.test                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|frequency[7]                                                                                                                                                                                                               ; pll:pll1|frequency[7]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|frequency[8]                                                                                                                                                                                                               ; pll:pll1|frequency[8]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[8]                                                                                                                                                                                                                       ; pll:pll1|M[8]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[7]                                                                                                                                                                                                                       ; pll:pll1|M[7]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[4]                                                                                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[3]                                                                                                                                                                                                                       ; pll:pll1|M[3]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[1]                                                                                                                                                                                                                       ; pll:pll1|M[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[0]                                                                                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C_low                                                                                                                                                                                                           ; pll:pll1|state.hold_C_low                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                      ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C_high                                                                                                                                                                                                          ; pll:pll1|state.hold_C_high                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.wait_button                                                                                                                                                                                                          ; pll:pll1|state.wait_button                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.hold_frequency                                                                                                                                                                                                       ; pll:pll1|state.hold_frequency                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|frequency[0]                                                                                                                                                                                                               ; pll:pll1|frequency[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|frequency[4]                                                                                                                                                                                                               ; pll:pll1|frequency[4]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|frequency[3]                                                                                                                                                                                                               ; pll:pll1|frequency[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|frequency[1]                                                                                                                                                                                                               ; pll:pll1|frequency[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.hold_config                                                                                                                                                                                                          ; pll:pll1|state.hold_config                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.hold_M                                                                                                                                                                                                               ; pll:pll1|state.hold_M                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.hold_N                                                                                                                                                                                                               ; pll:pll1|state.hold_N                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                         ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                         ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.488 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.869      ;
; 0.501 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.882      ;
; 0.505 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.886      ;
; 0.511 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 1.298      ;
; 0.512 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.893      ;
; 0.513 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.894      ;
; 0.527 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.908      ;
; 0.528 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[1]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.909      ;
; 0.529 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.910      ;
; 0.532 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.913      ;
; 0.543 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[7]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.924      ;
; 0.545 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[6]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.926      ;
; 0.548 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.929      ;
; 0.548 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.213      ;
; 0.553 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.821      ;
; 0.557 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 1.344      ;
; 0.559 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 1.344      ;
; 0.560 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.222      ;
; 0.560 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.225      ;
; 0.561 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 1.348      ;
; 0.566 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 1.351      ;
; 0.566 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.565      ; 1.353      ;
; 0.567 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.229      ;
; 0.568 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.563      ; 1.353      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.765 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.143      ;
; 16.765 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 3.143      ;
; 16.939 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 2.967      ;
; 16.939 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 2.967      ;
; 16.939 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 2.967      ;
; 16.939 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 2.967      ;
; 16.939 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 2.967      ;
; 16.989 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.918      ;
; 16.989 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.918      ;
; 16.989 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 2.918      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.388 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.555      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.389 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.390 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.552      ;
; 17.407 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.535      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 17.422 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.521      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.070 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.866      ;
; 18.346 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.591      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
; 18.347 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 1.590      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.185 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.452      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.187 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.455      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 1.466 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.732      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.090 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.365      ;
; 2.099 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.373      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.117 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.391      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.122 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.395      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.123 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.397      ;
; 2.424 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.710      ;
; 2.424 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.710      ;
; 2.424 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 2.710      ;
; 2.458 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.743      ;
; 2.458 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.743      ;
; 2.458 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.743      ;
; 2.458 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.743      ;
; 2.458 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.743      ;
; 2.657 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.945      ;
; 2.657 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.945      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.878 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.98 MHz ; 51.98 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.190 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.353 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.083 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.085 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.054 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.190  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.544     ; 6.313      ;
; 1.756  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 5.062      ;
; 2.043  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.775      ;
; 2.121  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.697      ;
; 2.243  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.575      ;
; 2.348  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.469      ;
; 2.390  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.427      ;
; 2.555  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.262      ;
; 2.706  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.111      ;
; 2.770  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.228     ; 4.049      ;
; 2.822  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 3.995      ;
; 2.848  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 3.969      ;
; 2.851  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.228     ; 3.968      ;
; 4.125  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.010     ; 0.884      ;
; 10.734 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 9.186      ;
; 11.006 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 8.914      ;
; 11.149 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.702      ; 6.572      ;
; 11.151 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.764      ;
; 11.168 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 8.752      ;
; 11.409 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.702      ; 6.312      ;
; 11.545 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.697      ; 6.171      ;
; 11.573 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.702      ; 6.148      ;
; 12.269 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.678      ;
; 12.491 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.456      ;
; 12.541 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.406      ;
; 12.686 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.256      ;
; 12.703 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.244      ;
; 12.763 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.184      ;
; 12.908 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.034      ;
; 12.925 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.022      ;
; 14.442 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.510      ;
; 14.584 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.368      ;
; 14.604 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.348      ;
; 14.621 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.331      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.698 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.839     ; 2.482      ;
; 14.723 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.229      ;
; 14.731 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.221      ;
; 14.752 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.193      ;
; 14.763 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.189      ;
; 14.783 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.169      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.808 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.838     ; 2.373      ;
; 14.814 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.138      ;
; 14.868 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.084      ;
; 14.876 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.076      ;
; 14.879 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.073      ;
; 14.884 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.068      ;
; 14.887 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.065      ;
; 14.896 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 4.727      ;
; 14.902 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.050      ;
; 14.918 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 5.029      ;
; 14.931 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 5.014      ;
; 14.959 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.993      ;
; 14.961 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.990      ;
; 14.970 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.982      ;
; 14.992 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.960      ;
; 15.029 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.923      ;
; 15.040 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.912      ;
; 15.047 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.905      ;
; 15.051 ; ram_top:ram_top1|counter[11]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.894      ;
; 15.058 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.894      ;
; 15.068 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.877      ;
; 15.069 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_3_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.878      ;
; 15.071 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_2_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.876      ;
; 15.076 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.869      ;
; 15.097 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.850      ;
; 15.114 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_4_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.837      ;
; 15.137 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.815      ;
; 15.140 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.811      ;
; 15.148 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.804      ;
; 15.156 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.789      ;
; 15.216 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.731      ;
; 15.224 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.723      ;
; 15.226 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.align_reads                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.723      ;
; 15.229 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.716      ;
; 15.232 ; ram_top:ram_top1|counter[10]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.713      ;
; 15.241 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_2_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.706      ;
; 15.241 ; ram_top:ram_top1|counter[29]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.711      ;
; 15.246 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.699      ;
; 15.246 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_3_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.701      ;
; 15.247 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_2_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.700      ;
; 15.261 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.690      ;
; 15.267 ; ram_top:ram_top1|counter[12]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 4.678      ;
; 15.269 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.682      ;
; 15.292 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.write_4_uart                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.659      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_button                                                                                                                                                                                                          ; pll:pll1|state.wait_button                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_frequency                                                                                                                                                                                                       ; pll:pll1|state.hold_frequency                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                    ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.test                                                                                                                                                                                                         ; ram_top:ram_top1|state.test                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|frequency[7]                                                                                                                                                                                                               ; pll:pll1|frequency[7]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|frequency[8]                                                                                                                                                                                                               ; pll:pll1|frequency[8]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[8]                                                                                                                                                                                                                       ; pll:pll1|M[8]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[7]                                                                                                                                                                                                                       ; pll:pll1|M[7]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[4]                                                                                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[3]                                                                                                                                                                                                                       ; pll:pll1|M[3]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|frequency[1]                                                                                                                                                                                                               ; pll:pll1|frequency[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_config                                                                                                                                                                                                          ; pll:pll1|state.hold_config                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[1]                                                                                                                                                                                                                       ; pll:pll1|M[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[0]                                                                                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_M                                                                                                                                                                                                               ; pll:pll1|state.hold_M                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C_low                                                                                                                                                                                                           ; pll:pll1|state.hold_C_low                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                      ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C_high                                                                                                                                                                                                          ; pll:pll1|state.hold_C_high                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_N                                                                                                                                                                                                               ; pll:pll1|state.hold_N                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                     ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[0]                                                                                                                                                                                                               ; pll:pll1|frequency[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[4]                                                                                                                                                                                                               ; pll:pll1|frequency[4]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|frequency[3]                                                                                                                                                                                                               ; pll:pll1|frequency[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                         ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                         ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.459 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.804      ;
; 0.468 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.812      ;
; 0.469 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.813      ;
; 0.476 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.821      ;
; 0.478 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.823      ;
; 0.488 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.833      ;
; 0.489 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[1]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.834      ;
; 0.491 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.835      ;
; 0.493 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.837      ;
; 0.500 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[7]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.844      ;
; 0.502 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[6]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.846      ;
; 0.506 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 0.850      ;
; 0.508 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.752      ;
; 0.510 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.215      ;
; 0.523 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.120      ;
; 0.524 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[8]                                                                            ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.768      ;
; 0.525 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.122      ;
; 0.529 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.233      ;
; 0.532 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.129      ;
; 0.532 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.129      ;
; 0.533 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.238      ;
; 0.537 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.242      ;
; 0.537 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.134      ;
; 0.539 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 1.136      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.083 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.839      ;
; 17.083 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.839      ;
; 17.263 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.657      ;
; 17.263 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.657      ;
; 17.263 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.657      ;
; 17.263 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.657      ;
; 17.263 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.657      ;
; 17.306 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.614      ;
; 17.306 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.614      ;
; 17.306 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.614      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.648 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.305      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.649 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.303      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.656 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.297      ;
; 17.671 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.282      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 17.679 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.275      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.270 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.677      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 1.427      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
; 18.519 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.428      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.085 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.329      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.087 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.332      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.344 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.589      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.920 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.172      ;
; 1.932 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.183      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.944 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.195      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.951 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.201      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 1.952 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.204      ;
; 2.247 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.507      ;
; 2.247 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.507      ;
; 2.247 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.507      ;
; 2.276 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.535      ;
; 2.276 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.535      ;
; 2.276 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.535      ;
; 2.276 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.535      ;
; 2.276 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.535      ;
; 2.437 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.699      ;
; 2.437 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 2.699      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.951 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 2.902 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.180 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 18.281 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.562 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.391 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.902  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.054      ; 3.358      ;
; 3.572  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.868      ;
; 3.740  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.700      ;
; 3.740  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.700      ;
; 3.818  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.622      ;
; 3.859  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.580      ;
; 3.866  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.573      ;
; 3.934  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.505      ;
; 4.018  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.421      ;
; 4.041  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.399      ;
; 4.090  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.349      ;
; 4.097  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.234      ; 2.343      ;
; 4.098  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.233      ; 2.341      ;
; 4.921  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.351      ; 0.437      ;
; 12.528 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.591      ; 4.070      ;
; 12.658 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.591      ; 3.940      ;
; 12.738 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.588      ; 3.857      ;
; 12.765 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                           ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.591      ; 3.833      ;
; 14.671 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.273      ;
; 14.801 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.143      ;
; 14.881 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.060      ;
; 14.908 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.036      ;
; 15.590 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.375      ;
; 15.629 ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                         ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.549      ;
; 15.704 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.261      ;
; 15.745 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.220      ;
; 15.828 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.134      ;
; 15.848 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.117      ;
; 15.859 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.106      ;
; 15.945 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.017      ;
; 15.962 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.003      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.869 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.787     ; 1.351      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 16.935 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.786     ; 1.286      ;
; 17.034 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.940      ;
; 17.121 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.853      ;
; 17.125 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.849      ;
; 17.173 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.801      ;
; 17.183 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.791      ;
; 17.184 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.790      ;
; 17.212 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.762      ;
; 17.223 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.751      ;
; 17.260 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.714      ;
; 17.266 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.698      ;
; 17.270 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.704      ;
; 17.270 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.704      ;
; 17.274 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.700      ;
; 17.275 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.699      ;
; 17.304 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.662      ;
; 17.314 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.660      ;
; 17.322 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.652      ;
; 17.323 ; ram_top:ram_top1|counter[23]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.651      ;
; 17.326 ; ram_top:ram_top1|counter[20]                                                                                                                                                         ; ram_top:ram_top1|state.wait_4_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.648      ;
; 17.335 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.637      ;
; 17.353 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.611      ;
; 17.355 ; ram_top:ram_top1|counter[11]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.609      ;
; 17.361 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.613      ;
; 17.361 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.finish_state                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.613      ;
; 17.362 ; ram_top:ram_top1|counter[25]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.612      ;
; 17.377 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.785     ; 0.845      ;
; 17.386 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.785     ; 0.836      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[1]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[3]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[4]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[5]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[9]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[10]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[11]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[12]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[13]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|latch_errors                                                                                                                                                        ; ram_top:ram_top1|error_counter_2[14]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 2.479      ;
; 17.388 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_3_uart                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.578      ;
; 17.389 ; ram_top:ram_top1|counter[27]                                                                                                                                                         ; ram_top:ram_top1|state.write_2_uart                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.577      ;
; 17.391 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.785     ; 0.831      ;
; 17.391 ; ram_top:ram_top1|counter[26]                                                                                                                                                         ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.575      ;
; 17.391 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 2.767      ;
; 17.409 ; ram_top:ram_top1|counter[24]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.565      ;
; 17.409 ; ram_top:ram_top1|counter[22]                                                                                                                                                         ; ram_top:ram_top1|state.cycle_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.565      ;
; 17.409 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                               ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 2.749      ;
; 17.415 ; ram_top:ram_top1|counter[21]                                                                                                                                                         ; ram_top:ram_top1|reset_counter                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.549      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_3_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|frequency[0]                                                                                                                                                                                                               ; pll:pll1|frequency[0]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|frequency[3]                                                                                                                                                                                                               ; pll:pll1|frequency[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C1_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.hold_C_low                                                                                                                                                                                                           ; pll:pll1|state.hold_C_low                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                      ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.hold_C_high                                                                                                                                                                                                          ; pll:pll1|state.hold_C_high                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                     ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_button                                                                                                                                                                                                          ; pll:pll1|state.wait_button                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_frequency                                                                                                                                                                                                       ; pll:pll1|state.hold_frequency                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                    ; ram_top:ram_top1|state.wait_freq                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.test                                                                                                                                                                                                         ; ram_top:ram_top1|state.test                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_align                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                   ; ram_top:ram_top1|state.wait_write                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                 ; ram_top:ram_top1|state.finish_state                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_2_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                  ; ram_top:ram_top1|state.wait_1_uart                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|frequency[7]                                                                                                                                                                                                               ; pll:pll1|frequency[7]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|frequency[8]                                                                                                                                                                                                               ; pll:pll1|frequency[8]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[8]                                                                                                                                                                                                                       ; pll:pll1|M[8]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[7]                                                                                                                                                                                                                       ; pll:pll1|M[7]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|frequency[4]                                                                                                                                                                                                               ; pll:pll1|frequency[4]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[4]                                                                                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[3]                                                                                                                                                                                                                       ; pll:pll1|M[3]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|frequency[1]                                                                                                                                                                                                               ; pll:pll1|frequency[1]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_config                                                                                                                                                                                                          ; pll:pll1|state.hold_config                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[1]                                                                                                                                                                                                                       ; pll:pll1|M[1]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[0]                                                                                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_config                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_M                                                                                                                                                                                                               ; pll:pll1|state.hold_M                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_M                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C2_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                         ; pll:pll1|state.hold_C2_high                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                    ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                          ; pll:pll1|state.hold_C1_low                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                     ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.hold_N                                                                                                                                                                                                               ; pll:pll1|state.hold_N                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                          ; pll:pll1|state.wait_busy_N                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                         ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                         ; ram_top:ram_top1|counter[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.199 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.388      ;
; 0.204 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.393      ;
; 0.206 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.395      ;
; 0.206 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.395      ;
; 0.207 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.396      ;
; 0.213 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.402      ;
; 0.214 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[1]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.403      ;
; 0.215 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.404      ;
; 0.217 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 0.406      ;
; 0.219 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 0.618      ;
; 0.234 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.631      ;
; 0.235 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.632      ;
; 0.236 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.633      ;
; 0.236 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.567      ;
; 0.237 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 0.636      ;
; 0.237 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[7]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 0.425      ;
; 0.238 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 0.637      ;
; 0.238 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[6]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 0.426      ;
; 0.240 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 0.428      ;
; 0.241 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 0.640      ;
; 0.242 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.573      ;
; 0.242 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.573      ;
; 0.243 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.295      ; 0.642      ;
; 0.243 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[8]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.574      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                        ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.281 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.664      ;
; 18.281 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.664      ;
; 18.374 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.374 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.374 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.374 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.374 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.570      ;
; 18.407 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.537      ;
; 18.407 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.537      ;
; 18.407 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.537      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.622 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.344      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.625 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.342      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.629 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.338      ;
; 18.631 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.335      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 18.641 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.326      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.023 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.943      ;
; 19.180 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
; 19.181 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.785      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.562 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.688      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[13]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[14]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[12]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[11]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.563 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.690      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[18]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[19]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[28]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[29]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[27]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[26]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[25]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[24]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[23]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[22]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[21]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[20]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[17]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[16]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; ram_top:ram_top1|reset_counter ; ram_top:ram_top1|counter[15]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.822      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.010 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.139      ;
; 1.016 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.143      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.017 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.145      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.018 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.146      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.022 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.150      ;
; 1.169 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.304      ;
; 1.189 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.324      ;
; 1.189 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.324      ;
; 1.189 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.324      ;
; 1.189 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.324      ;
; 1.189 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.324      ;
; 1.280 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.416      ;
; 1.280 ; ram_top:ram_top1|reset~reg0    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.416      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.390 ns




+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.280 ; 0.180 ; 16.765   ; 0.562   ; 4.054               ;
;  CLOCK_50        ; -0.280 ; 0.180 ; 16.765   ; 0.562   ; 4.054               ;
; Design-wide TNS  ; -0.28  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; -0.280 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5452     ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5452     ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 83       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 83       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 174   ; 174  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+--------------------------------+----------+------+---------------+
; Target                         ; Clock    ; Type ; Status        ;
+--------------------------------+----------+------+---------------+
; CLOCK_50                       ; CLOCK_50 ; Base ; Constrained   ;
; ram_top:ram_top1|freq_latch[0] ;          ; Base ; Unconstrained ;
+--------------------------------+----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                     ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                            ; Comment                                                                               ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; HEX0[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[3]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[4]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[8]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[9]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[3]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[4]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[8]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[9]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                                     ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                                            ; Comment                                                                               ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+
; HEX0[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]                                                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD                                               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[3]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[4]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[8]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_1[9]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[3]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[4]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[8]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|error_address_2[9]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 14:35:07 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 1 assignments for entity "altsyncram_md81" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_md81 -tag quartusii was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(4): clk_fast could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 4
    Info (332050): create_generated_clock -name clk_fast -source [get_ports {CLOCK_50}] -divide_by 40 -multiply_by 480  [get_ports clk_fast] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 4
Warning (332174): Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 5
Critical Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 5
    Info (332050): create_generated_clock -name clk_slow_even -source [get_ports {clk_fast}] -divide_by 2  [get_ports clk_slow_even] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 5
Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 6
Critical Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 6
    Info (332050): create_generated_clock -name clk_slow_odd -source [get_ports {clk_slow_even}] -divide_by 1  -phase 180 [get_ports clk_slow_odd] File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 6
Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/num_failures/top.sdc Line: 6
Warning (332060): Node: ram_top:ram_top1|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|freq_latch[7] is being clocked by ram_top:ram_top1|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.280              -0.280 CLOCK_50 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.765               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.185               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.072               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.878 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ram_top:ram_top1|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|freq_latch[7] is being clocked by ram_top:ram_top1|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.190               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.083               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.085               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.054               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.951 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ram_top:ram_top1|freq_latch[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|freq_latch[7] is being clocked by ram_top:ram_top1|freq_latch[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 2.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.902               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.281               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.391               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.390 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 1160 megabytes
    Info: Processing ended: Wed Aug  9 14:35:09 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


