m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/joaod/Documents/GitHub/VHDL-Project-1/simulation/modelsim
Eandlogic
Z1 w1712616278
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd
Z5 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd
l0
L5
V>d_z2IWah^ZR;c4^zC;==0
!s100 1`T<F2`4QT0FRQjZlaT672
Z6 OV;C;10.5b;63
31
Z7 !s110 1712617895
!i10b 1
Z8 !s108 1712617895.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd|
Z10 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abehavior
R2
R3
DEx4 work 8 andlogic 0 22 >d_z2IWah^ZR;c4^zC;==0
l17
L15
VjaH7=OT>G;5h`F3JF>lOi2
!s100 l?jd?Tz6XZY[2YLg6M=8M0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Enmaisum
Z13 w1712616288
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z15 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd
Z16 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd
l0
L6
VBe6:^k3ZKbQ@^9XIA<b3l3
!s100 MUcDmfb26A5QBMkBheJoz0
R6
31
Z17 !s110 1712617894
!i10b 1
Z18 !s108 1712617894.000000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd|
Z20 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 7 nmaisum 0 22 Be6:^k3ZKbQ@^9XIA<b3l3
l17
L15
VZ440HA61EkVoi@gQTHf690
!s100 TT]<mkhC;oODWRl?fITEf3
R6
31
R17
!i10b 1
R18
R19
R20
!i113 1
R11
R12
Enmenosum
Z21 w1712616292
R14
R2
R3
R0
Z22 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd
Z23 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd
l0
L6
VJ^[`<O=XzEh^]CdOa^bhA2
!s100 EWZiEbP<HO51Ak]d=G80?0
R6
31
R17
!i10b 1
R18
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd|
Z25 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 8 nmenosum 0 22 J^[`<O=XzEh^]CdOa^bhA2
l17
L15
VcDMT7T3NgbHM6R>k?[Fa=0
!s100 5E1FaC_flZSD<Q8be;cUR0
R6
31
R17
!i10b 1
R18
R24
R25
!i113 1
R11
R12
Enota
Z26 w1712616267
R14
R2
R3
R0
Z27 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd
Z28 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd
l0
L6
V76H6W1SblddL=fm@S0fQ:0
!s100 oWSEbdRU2Wfzaof34MYkX2
R6
31
R17
!i10b 1
R18
Z29 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd|
Z30 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd|
!i113 1
R11
R12
Acomportamento
R14
R2
R3
DEx4 work 4 nota 0 22 76H6W1SblddL=fm@S0fQ:0
l19
L17
V]jfd<=zI2MiYL8o0YGVQB2
!s100 nz:cfQ6i;o@H@bH@_V::H0
R6
31
R17
!i10b 1
R18
R29
R30
!i113 1
R11
R12
Enotb
Z31 w1712616263
R14
R2
R3
R0
Z32 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd
Z33 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd
l0
L6
Vk:gKV6DCC]bz29@ZgHPIY3
!s100 HB7i_<`:U2hl@5Fkzjjgd3
R6
31
R17
!i10b 1
R18
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd|
Z35 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd|
!i113 1
R11
R12
Acomportamento
R14
R2
R3
DEx4 work 4 notb 0 22 k:gKV6DCC]bz29@ZgHPIY3
l19
L17
VKEYW;26fj`OCeWf5@J_YZ1
!s100 0P<W22Omc@NVZA@Co;lQb0
R6
31
R17
!i10b 1
R18
R34
R35
!i113 1
R11
R12
Eorlogic
Z36 w1712616272
R2
R3
R0
Z37 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd
Z38 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd
l0
L5
V?6gW7U=BVL]gImC6k8?9i2
!s100 K^]<;LjKac0YF5[B6ID502
R6
31
R17
!i10b 1
R18
Z39 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd|
Z40 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd|
!i113 1
R11
R12
Abehavior
R2
R3
DEx4 work 7 orlogic 0 22 ?6gW7U=BVL]gImC6k8?9i2
l17
L15
VPc7BbX5S=j2Q:em31jfmG3
!s100 Pm0NhFmSO]m[SRJ^MJkOZ2
R6
31
R17
!i10b 1
R18
R39
R40
!i113 1
R11
R12
Esd
Z41 w1712617330
R2
R3
R0
Z42 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd
Z43 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd
l0
L28
V4_XWZni:XH@WgSezhN;_f3
!s100 >;9NE>no^<2QQcYoH7;Gc1
R6
31
R17
!i10b 1
R18
Z44 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd|
Z45 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd|
!i113 1
R11
R12
Acomportamento
R2
R3
DEx4 work 2 sd 0 22 4_XWZni:XH@WgSezhN;_f3
l144
L39
VIOJ>n2o[F;NNBanTnD:1D1
!s100 GjX8_6:g0MK=DL2_hNFnN0
R6
31
R17
!i10b 1
R18
R44
R45
!i113 1
R11
R12
Eshiftleft
Z46 w1712616255
R14
R2
R3
R0
Z47 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd
Z48 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd
l0
L6
V:R1ObazW@CN;fOP7QUITg3
!s100 ]gz;`;_G?C2YK6D^hXa1R3
R6
31
R17
!i10b 1
R18
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd|
Z50 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 9 shiftleft 0 22 :R1ObazW@CN;fOP7QUITg3
l17
L15
VB5Nezb_64B3Th;DCb?FIM0
!s100 6zec1@CR^gSf<7O?QCJH62
R6
31
R17
!i10b 1
R18
R49
R50
!i113 1
R11
R12
Eshiftright
Z51 w1712526866
R14
R2
R3
R0
Z52 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd
Z53 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd
l0
L6
V`^BW>4JMf3_<iNdcR<1mA2
!s100 mU1UQf@geDMM<c4Z`=zLQ0
R6
31
R17
!i10b 1
R18
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd|
Z55 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 10 shiftright 0 22 `^BW>4JMf3_<iNdcR<1mA2
l17
L15
VAOmMN:IYzUBb_h<PzKdGN2
!s100 F[VofHonVSZ5jiA_F6dBF1
R6
31
R17
!i10b 1
R18
R54
R55
!i113 1
R11
R12
Esoma
Z56 w1712616243
R14
R2
R3
R0
Z57 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd
Z58 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd
l0
L6
V7fjL;^bl@gFUeE^F7O0d`3
!s100 fROk]mK6G1l?gBNSKTnMX1
R6
31
R17
!i10b 1
R18
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd|
Z60 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 4 soma 0 22 7fjL;^bl@gFUeE^F7O0d`3
l18
L16
Vj1Ej?;8ABbdIjDjIhPM@80
!s100 RJ5IETNOBVcUW;V4KzHUO1
R6
31
R17
!i10b 1
R18
R59
R60
!i113 1
R11
R12
Esubtracao
Z61 w1712616235
R14
R2
R3
R0
Z62 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd
Z63 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd
l0
L6
VYc>VV>k[MR=IM^B9EA1;V2
!s100 ZZT?g9NBkWCiISde1Fm8a1
R6
31
R17
!i10b 1
R18
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd|
Z65 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd|
!i113 1
R11
R12
Abehavior
R14
R2
R3
DEx4 work 9 subtracao 0 22 Yc>VV>k[MR=IM^B9EA1;V2
l18
L16
VjMf^A7Po`4B:WV]QIK28b1
!s100 ]dKXkii;mR9WjWK;PcQBM3
R6
31
R17
!i10b 1
R18
R64
R65
!i113 1
R11
R12
Etestbench
Z66 w1712617839
R14
R2
R3
R0
Z67 8C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd
Z68 FC:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd
l0
L29
V0DLd7OmQz5he?ceOV6^cU1
!s100 9`>=RC>neT_45PZgW__MM3
R6
31
R17
!i10b 1
R18
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd|
Z70 !s107 C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd|
!i113 1
R11
R12
Atest
R14
R2
R3
DEx4 work 9 testbench 0 22 0DLd7OmQz5he?ceOV6^cU1
l46
L32
V0gSZ?P_B4o]z:ol^h1:ej1
!s100 _Ne<]Wo]4<Ri<6=;7?01m3
R6
31
R17
!i10b 1
R18
R69
R70
!i113 1
R11
R12
