library IEEE;
use IEEE.std_logic_1164.all;

entity mux51 is
	generic(N : integer);
	port( A : in std_logic_vector(N-1 downto 0);
		  B : in std_logic_vector(N-1 downto 0);
		  C : in std_logic_vector(N-1 downto 0);
		  D : in std_logic_vector(N-1 downto 0);
                  E : in std_logic_vector(N-1 downto 0);
		  S : in std_logic_vector(2 downto 0);
		  Z : out std_logic_vector(N-1 downto 0));
end mux51;

architecture bhv of mux41 is
begin
	process(A, B, C, D, S)
	begin
		case S is
			when "000" => Z <= A;
			when "001" => Z <= B;
			when "010" => Z <= C;
			when "011" => Z <= D;
                        when "100" => Z <= E;
			when others => Z <= (others => '0');
		end case;
	end process;
end bhv;
