============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Mon Nov 17 20:42:51 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
RUN-1002 : start command "import_db FPGA_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.116866.
RUN-1001 : Database version number 46116.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1171/452 useful/useless nets, 927/315 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.117710s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (104.8%)

RUN-1004 : used memory is 137 MB, reserved memory is 105 MB, peak memory is 148 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          816
  #and                215
  #nand                 0
  #or                 174
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |383    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 28 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1920/1 useful/useless nets, 1699/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 283 (4.00), #lev = 9 (2.93)
SYN-3001 : Mapper mapped 942 instances into 298 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 294 LUT to BLE ...
SYN-4008 : Packed 294 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1554 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1400 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 307/509 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  541   out of   8640    6.26%
#reg                  370   out of   8640    4.28%
#le                   550
  #lut only           180   out of    550   32.73%
  #reg only             9   out of    550    1.64%
  #lut&reg            361   out of    550   65.64%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |550   |541   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.755362s wall, 3.531250s user + 0.359375s system = 3.890625s CPU (103.6%)

RUN-1004 : used memory is 154 MB, reserved memory is 120 MB, peak memory is 179 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 146 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 78 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1017 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 276 slices, 14 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4540, tnet num: 1015, tinst num: 372, tnode num: 5549, tedge num: 7725.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.194515s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184221
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 165673, overlap = 72
PHY-3002 : Step(2): len = 157605, overlap = 72
PHY-3002 : Step(3): len = 146736, overlap = 72
PHY-3002 : Step(4): len = 138830, overlap = 72
PHY-3002 : Step(5): len = 128610, overlap = 72
PHY-3002 : Step(6): len = 121348, overlap = 72
PHY-3002 : Step(7): len = 113355, overlap = 72
PHY-3002 : Step(8): len = 106680, overlap = 72
PHY-3002 : Step(9): len = 99749.6, overlap = 72
PHY-3002 : Step(10): len = 94022.1, overlap = 72
PHY-3002 : Step(11): len = 88018.5, overlap = 72
PHY-3002 : Step(12): len = 82735.8, overlap = 65.25
PHY-3002 : Step(13): len = 77498.9, overlap = 69.75
PHY-3002 : Step(14): len = 72897.2, overlap = 69.75
PHY-3002 : Step(15): len = 68515.1, overlap = 69.75
PHY-3002 : Step(16): len = 64307.4, overlap = 69.75
PHY-3002 : Step(17): len = 60600.6, overlap = 69.75
PHY-3002 : Step(18): len = 56690.7, overlap = 67.5
PHY-3002 : Step(19): len = 53425.4, overlap = 68.25
PHY-3002 : Step(20): len = 50118.4, overlap = 68.5
PHY-3002 : Step(21): len = 47383.1, overlap = 68.75
PHY-3002 : Step(22): len = 44681.5, overlap = 72.25
PHY-3002 : Step(23): len = 42302, overlap = 76
PHY-3002 : Step(24): len = 39808.8, overlap = 77.25
PHY-3002 : Step(25): len = 37655.8, overlap = 77.25
PHY-3002 : Step(26): len = 35440, overlap = 78.5
PHY-3002 : Step(27): len = 33522.6, overlap = 79.75
PHY-3002 : Step(28): len = 31474.7, overlap = 81.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.05402e-07
PHY-3002 : Step(29): len = 31397.4, overlap = 81
PHY-3002 : Step(30): len = 33543.1, overlap = 74.25
PHY-3002 : Step(31): len = 32984.1, overlap = 74.5
PHY-3002 : Step(32): len = 33002.6, overlap = 72.25
PHY-3002 : Step(33): len = 32808.8, overlap = 70
PHY-3002 : Step(34): len = 32714.1, overlap = 63.5
PHY-3002 : Step(35): len = 32340.5, overlap = 64.25
PHY-3002 : Step(36): len = 31539.8, overlap = 65.25
PHY-3002 : Step(37): len = 31171.1, overlap = 74
PHY-3002 : Step(38): len = 30803.5, overlap = 78.5
PHY-3002 : Step(39): len = 30467.9, overlap = 78.5
PHY-3002 : Step(40): len = 30030.4, overlap = 79
PHY-3002 : Step(41): len = 29584.8, overlap = 77
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8108e-06
PHY-3002 : Step(42): len = 30265.8, overlap = 77.25
PHY-3002 : Step(43): len = 30170.9, overlap = 77.25
PHY-3002 : Step(44): len = 30315.6, overlap = 77.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.62161e-06
PHY-3002 : Step(45): len = 31917.3, overlap = 70.75
PHY-3002 : Step(46): len = 32484.6, overlap = 73
PHY-3002 : Step(47): len = 33192.1, overlap = 73
PHY-3002 : Step(48): len = 33384.7, overlap = 69
PHY-3002 : Step(49): len = 32916.4, overlap = 69.25
PHY-3002 : Step(50): len = 32562.5, overlap = 73.75
PHY-3002 : Step(51): len = 32484.6, overlap = 73.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.24322e-06
PHY-3002 : Step(52): len = 33552.6, overlap = 62.5
PHY-3002 : Step(53): len = 33880, overlap = 62.5
PHY-3002 : Step(54): len = 34344, overlap = 59.75
PHY-3002 : Step(55): len = 34586, overlap = 57
PHY-3002 : Step(56): len = 34589.8, overlap = 49.5
PHY-3002 : Step(57): len = 34545.9, overlap = 51
PHY-3002 : Step(58): len = 34282.4, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.44864e-05
PHY-3002 : Step(59): len = 34877.7, overlap = 47.75
PHY-3002 : Step(60): len = 35093.6, overlap = 47.25
PHY-3002 : Step(61): len = 35162, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031237s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (150.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.40135e-07
PHY-3002 : Step(62): len = 37173.1, overlap = 16.75
PHY-3002 : Step(63): len = 36991.1, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28027e-06
PHY-3002 : Step(64): len = 36890.3, overlap = 19.25
PHY-3002 : Step(65): len = 36890.3, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.56054e-06
PHY-3002 : Step(66): len = 36854.4, overlap = 19
PHY-3002 : Step(67): len = 36854.4, overlap = 19
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.74745e-06
PHY-3002 : Step(68): len = 36875.6, overlap = 34.75
PHY-3002 : Step(69): len = 36956.3, overlap = 34.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.49491e-06
PHY-3002 : Step(70): len = 36920.2, overlap = 34.5
PHY-3002 : Step(71): len = 36919.1, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.58208e-06
PHY-3002 : Step(72): len = 37057.6, overlap = 33.75
PHY-3002 : Step(73): len = 37667.5, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.31642e-05
PHY-3002 : Step(74): len = 37642.8, overlap = 31
PHY-3002 : Step(75): len = 37753.5, overlap = 31.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.81129e-05
PHY-3002 : Step(76): len = 37864, overlap = 30.5
PHY-3002 : Step(77): len = 38593.5, overlap = 26.75
PHY-3002 : Step(78): len = 38856, overlap = 27.25
PHY-3002 : Step(79): len = 39256.1, overlap = 27.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.62257e-05
PHY-3002 : Step(80): len = 39299.2, overlap = 28
PHY-3002 : Step(81): len = 39467, overlap = 27.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.65559e-05
PHY-3002 : Step(82): len = 39655.5, overlap = 27.25
PHY-3002 : Step(83): len = 40355.9, overlap = 27.25
PHY-3002 : Step(84): len = 40770.3, overlap = 26.75
PHY-3002 : Step(85): len = 41214.4, overlap = 23.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000133112
PHY-3002 : Step(86): len = 41287.6, overlap = 23.75
PHY-3002 : Step(87): len = 41899.1, overlap = 23
PHY-3002 : Step(88): len = 42118.3, overlap = 20.75
PHY-3002 : Step(89): len = 42299.7, overlap = 20.75
PHY-3002 : Step(90): len = 42233.6, overlap = 21.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000266224
PHY-3002 : Step(91): len = 42482.7, overlap = 20.25
PHY-3002 : Step(92): len = 42861.4, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.209643s wall, 0.187500s user + 0.265625s system = 0.453125s CPU (216.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961667
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000206274
PHY-3002 : Step(93): len = 42792.2, overlap = 9.5
PHY-3002 : Step(94): len = 41989.9, overlap = 16.25
PHY-3002 : Step(95): len = 41883.9, overlap = 17
PHY-3002 : Step(96): len = 41948.9, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000412549
PHY-3002 : Step(97): len = 42300, overlap = 13.75
PHY-3002 : Step(98): len = 42503.7, overlap = 12.75
PHY-3002 : Step(99): len = 42572.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000825098
PHY-3002 : Step(100): len = 42634, overlap = 12.75
PHY-3002 : Step(101): len = 42694.5, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010463s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (149.3%)

PHY-3001 : Legalized: Len = 43272.9, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 4, deltaY = 0.
PHY-3001 : Final: Len = 43392.9, Over = 0
RUN-1003 : finish command "place" in  4.935915s wall, 5.875000s user + 6.875000s system = 12.750000s CPU (258.3%)

RUN-1004 : used memory is 169 MB, reserved memory is 133 MB, peak memory is 185 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 398 to 315
PHY-1001 : Pin misalignment score is improved from 315 to 307
PHY-1001 : Pin misalignment score is improved from 307 to 306
PHY-1001 : Pin misalignment score is improved from 306 to 306
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 138 mslices, 138 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1017 nets
RUN-1001 : 573 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128896, over cnt = 37(0%), over = 46, worst = 2
PHY-1002 : len = 129120, over cnt = 22(0%), over = 28, worst = 2
PHY-1002 : len = 129040, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 118944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.435644s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (104.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 242 to 62
PHY-1001 : End pin swap;  0.062080s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.7%)

PHY-1001 : End global routing;  1.249462s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (101.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166549s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 203288, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 5.124034s wall, 4.781250s user + 1.250000s system = 6.031250s CPU (117.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 202304, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.160212s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (107.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 202104, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.026721s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (58.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 202136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 202136
PHY-1001 : End DR Iter 3; 0.019864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.647314s wall, 11.125000s user + 1.546875s system = 12.671875s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.187820s wall, 12.609375s user + 1.609375s system = 14.218750s CPU (107.8%)

RUN-1004 : used memory is 240 MB, reserved memory is 211 MB, peak memory is 416 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  541   out of   8640    6.26%
#reg                  370   out of   8640    4.28%
#le                   550
  #lut only           180   out of    550   32.73%
  #reg only             9   out of    550    1.64%
  #lut&reg            361   out of    550   65.64%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4540, tnet num: 1015, tinst num: 372, tnode num: 5549, tedge num: 7725.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1015 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1017, pip num: 11934
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1016 valid insts, and 31424 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  3.421176s wall, 20.796875s user + 0.734375s system = 21.531250s CPU (629.4%)

RUN-1004 : used memory is 420 MB, reserved memory is 386 MB, peak memory is 491 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: literal value truncated to fit in 12 bits in zaklad.v(394)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1166/452 useful/useless nets, 926/315 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.099081s wall, 1.109375s user + 0.171875s system = 1.281250s CPU (116.6%)

RUN-1004 : used memory is 223 MB, reserved memory is 193 MB, peak memory is 491 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          816
  #and                215
  #nand                 0
  #or                 174
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |383    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1906/1 useful/useless nets, 1689/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (4.00), #lev = 10 (2.98)
SYN-3001 : Mapper mapped 936 instances into 292 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 130 adder to BLE ...
SYN-4008 : Packed 130 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1554 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1400 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 96 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/501 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  530   out of   8640    6.13%
#reg                  370   out of   8640    4.28%
#le                   539
  #lut only           169   out of    539   31.35%
  #reg only             9   out of    539    1.67%
  #lut&reg            361   out of    539   66.98%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |539   |530   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.920945s wall, 3.750000s user + 0.593750s system = 4.343750s CPU (110.8%)

RUN-1004 : used memory is 238 MB, reserved memory is 206 MB, peak memory is 491 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 148 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1005 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 367 instances, 271 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4497, tnet num: 1003, tinst num: 367, tnode num: 5507, tedge num: 7652.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1003 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153459s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (122.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 172405
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(102): len = 147855, overlap = 72
PHY-3002 : Step(103): len = 139495, overlap = 72
PHY-3002 : Step(104): len = 123745, overlap = 72
PHY-3002 : Step(105): len = 116254, overlap = 72
PHY-3002 : Step(106): len = 102977, overlap = 72
PHY-3002 : Step(107): len = 96850, overlap = 72
PHY-3002 : Step(108): len = 89025.4, overlap = 72
PHY-3002 : Step(109): len = 84370.9, overlap = 72
PHY-3002 : Step(110): len = 78016.5, overlap = 72
PHY-3002 : Step(111): len = 74056.7, overlap = 72
PHY-3002 : Step(112): len = 69089.3, overlap = 65.25
PHY-3002 : Step(113): len = 65702, overlap = 65.25
PHY-3002 : Step(114): len = 61529.9, overlap = 65.25
PHY-3002 : Step(115): len = 58641.7, overlap = 65.25
PHY-3002 : Step(116): len = 55166.7, overlap = 67.5
PHY-3002 : Step(117): len = 52722.2, overlap = 69.75
PHY-3002 : Step(118): len = 49856.7, overlap = 69.75
PHY-3002 : Step(119): len = 47836, overlap = 70.25
PHY-3002 : Step(120): len = 45543, overlap = 70.25
PHY-3002 : Step(121): len = 43880.1, overlap = 70.75
PHY-3002 : Step(122): len = 41836.7, overlap = 73.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56355e-06
PHY-3002 : Step(123): len = 41871.2, overlap = 66.75
PHY-3002 : Step(124): len = 41014.3, overlap = 51.5
PHY-3002 : Step(125): len = 39750.3, overlap = 51.75
PHY-3002 : Step(126): len = 38974.7, overlap = 49.5
PHY-3002 : Step(127): len = 37147.4, overlap = 50.75
PHY-3002 : Step(128): len = 36123.3, overlap = 51
PHY-3002 : Step(129): len = 35049, overlap = 56
PHY-3002 : Step(130): len = 34278.2, overlap = 59.25
PHY-3002 : Step(131): len = 33125.7, overlap = 59.75
PHY-3002 : Step(132): len = 32701.1, overlap = 67
PHY-3002 : Step(133): len = 32426.6, overlap = 64.75
PHY-3002 : Step(134): len = 32194, overlap = 69
PHY-3002 : Step(135): len = 31734.5, overlap = 70.5
PHY-3002 : Step(136): len = 31502.6, overlap = 70.5
PHY-3002 : Step(137): len = 30742.3, overlap = 70
PHY-3002 : Step(138): len = 30635.4, overlap = 74.25
PHY-3002 : Step(139): len = 30647.6, overlap = 76.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12711e-06
PHY-3002 : Step(140): len = 31487.9, overlap = 74.75
PHY-3002 : Step(141): len = 31577, overlap = 74.75
PHY-3002 : Step(142): len = 31825.2, overlap = 77.25
PHY-3002 : Step(143): len = 31825.2, overlap = 77.25
PHY-3002 : Step(144): len = 31786.9, overlap = 70.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25422e-06
PHY-3002 : Step(145): len = 33248.8, overlap = 57
PHY-3002 : Step(146): len = 33266.9, overlap = 56.75
PHY-3002 : Step(147): len = 33282.6, overlap = 56.5
PHY-3002 : Step(148): len = 33448.8, overlap = 49.25
PHY-3002 : Step(149): len = 33618.6, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006743s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.1572e-07
PHY-3002 : Step(150): len = 36129.7, overlap = 20.25
PHY-3002 : Step(151): len = 35994.1, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03144e-06
PHY-3002 : Step(152): len = 35980.2, overlap = 21.5
PHY-3002 : Step(153): len = 35968.3, overlap = 21.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.8897e-06
PHY-3002 : Step(154): len = 35984.1, overlap = 32.5
PHY-3002 : Step(155): len = 36380.8, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77939e-06
PHY-3002 : Step(156): len = 36352.9, overlap = 32.25
PHY-3002 : Step(157): len = 36626.3, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15588e-05
PHY-3002 : Step(158): len = 36612.4, overlap = 30.5
PHY-3002 : Step(159): len = 37472.9, overlap = 29.25
PHY-3002 : Step(160): len = 37472.9, overlap = 29.25
PHY-3002 : Step(161): len = 37410.6, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31176e-05
PHY-3002 : Step(162): len = 37463.7, overlap = 29.25
PHY-3002 : Step(163): len = 38119.8, overlap = 28.5
PHY-3002 : Step(164): len = 38420.2, overlap = 27.25
PHY-3002 : Step(165): len = 38573.1, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.62351e-05
PHY-3002 : Step(166): len = 38699.4, overlap = 25
PHY-3002 : Step(167): len = 38840.6, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.8887e-05
PHY-3002 : Step(168): len = 39361.6, overlap = 24.25
PHY-3002 : Step(169): len = 39813.7, overlap = 21.75
PHY-3002 : Step(170): len = 40458.5, overlap = 21.75
PHY-3002 : Step(171): len = 40652.7, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.107890s wall, 0.062500s user + 0.171875s system = 0.234375s CPU (217.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194031
PHY-3002 : Step(172): len = 41393.7, overlap = 11.5
PHY-3002 : Step(173): len = 40732.4, overlap = 16.75
PHY-3002 : Step(174): len = 40697.5, overlap = 16.25
PHY-3002 : Step(175): len = 40588.5, overlap = 17.75
PHY-3002 : Step(176): len = 40588.1, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388063
PHY-3002 : Step(177): len = 40780.3, overlap = 17.5
PHY-3002 : Step(178): len = 40911.6, overlap = 17.5
PHY-3002 : Step(179): len = 41029.7, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000776126
PHY-3002 : Step(180): len = 41123.6, overlap = 16.5
PHY-3002 : Step(181): len = 41307.5, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009883s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42339, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 42540, Over = 0
RUN-1003 : finish command "place" in  3.295389s wall, 4.156250s user + 4.328125s system = 8.484375s CPU (257.5%)

RUN-1004 : used memory is 240 MB, reserved memory is 205 MB, peak memory is 491 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 384 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 289
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 369 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1005 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 294 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 127952, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 128128, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 128160, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 128152, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 127128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.573563s wall, 0.609375s user + 0.140625s system = 0.750000s CPU (130.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 222 to 57
PHY-1001 : End pin swap;  0.077361s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.8%)

PHY-1001 : End global routing;  1.714305s wall, 1.687500s user + 0.250000s system = 1.937500s CPU (113.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.235539s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 197376, over cnt = 75(0%), over = 75, worst = 1
PHY-1001 : End Routed; 4.681616s wall, 4.531250s user + 1.187500s system = 5.718750s CPU (122.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 196472, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.184171s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (127.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 196288, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.069382s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (135.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 196256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.023705s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (263.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 196288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 196288
PHY-1001 : End DR Iter 4; 0.019640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.096823s wall, 6.968750s user + 1.484375s system = 8.453125s CPU (119.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.052301s wall, 8.890625s user + 1.750000s system = 10.640625s CPU (117.5%)

RUN-1004 : used memory is 268 MB, reserved memory is 237 MB, peak memory is 491 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  530   out of   8640    6.13%
#reg                  370   out of   8640    4.28%
#le                   539
  #lut only           169   out of    539   31.35%
  #reg only             9   out of    539    1.67%
  #lut&reg            361   out of    539   66.98%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4497, tnet num: 1003, tinst num: 367, tnode num: 5507, tedge num: 7652.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1003 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 369
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1005, pip num: 11701
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1041 valid insts, and 30930 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  3.111384s wall, 19.796875s user + 0.531250s system = 20.328125s CPU (653.3%)

RUN-1004 : used memory is 439 MB, reserved memory is 405 MB, peak memory is 509 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(66)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(8)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(8)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(37)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(37)
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 282 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1164/452 useful/useless nets, 926/315 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.053465s wall, 1.109375s user + 0.140625s system = 1.250000s CPU (118.7%)

RUN-1004 : used memory is 239 MB, reserved memory is 207 MB, peak memory is 509 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          816
  #and                215
  #nand                 0
  #or                 174
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                19
  #FADD                 0
  #DFF                383
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             21

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |433    |383    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 26 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 26 instances into 7 LUTs, name keeping = 14%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1902/1 useful/useless nets, 1687/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (4.00), #lev = 10 (2.98)
SYN-3001 : Mapper mapped 936 instances into 292 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 370 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 34 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 298 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (298 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1554 nodes)...
SYN-4004 : #2: Packed 284 SEQ (1400 nodes)...
SYN-4004 : #3: Packed 285 SEQ (736 nodes)...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 96 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/500 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   537
  #lut only           167   out of    537   31.10%
  #reg only             9   out of    537    1.68%
  #lut&reg            361   out of    537   67.23%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |537   |528   |370   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.526111s wall, 3.437500s user + 0.234375s system = 3.671875s CPU (104.1%)

RUN-1004 : used memory is 250 MB, reserved memory is 219 MB, peak memory is 509 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 148 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 368 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 292 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 366 instances, 270 slices, 14 macros(103 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4491, tnet num: 1000, tinst num: 366, tnode num: 5501, tedge num: 7641.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.155428s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (110.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166552
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(182): len = 144063, overlap = 72
PHY-3002 : Step(183): len = 135424, overlap = 72
PHY-3002 : Step(184): len = 125402, overlap = 72
PHY-3002 : Step(185): len = 118494, overlap = 72
PHY-3002 : Step(186): len = 109846, overlap = 72
PHY-3002 : Step(187): len = 103831, overlap = 72
PHY-3002 : Step(188): len = 96378.4, overlap = 72
PHY-3002 : Step(189): len = 90940.7, overlap = 72
PHY-3002 : Step(190): len = 84973.1, overlap = 72
PHY-3002 : Step(191): len = 80516.7, overlap = 72
PHY-3002 : Step(192): len = 74596.7, overlap = 65.25
PHY-3002 : Step(193): len = 70518.4, overlap = 65.25
PHY-3002 : Step(194): len = 65379.9, overlap = 67.5
PHY-3002 : Step(195): len = 61867.2, overlap = 69.75
PHY-3002 : Step(196): len = 57845.1, overlap = 69.75
PHY-3002 : Step(197): len = 54915.5, overlap = 70
PHY-3002 : Step(198): len = 51574.4, overlap = 69.75
PHY-3002 : Step(199): len = 49006.3, overlap = 67.5
PHY-3002 : Step(200): len = 46304.9, overlap = 68.25
PHY-3002 : Step(201): len = 44272.9, overlap = 68.25
PHY-3002 : Step(202): len = 42158.7, overlap = 73.25
PHY-3002 : Step(203): len = 40542.3, overlap = 73.25
PHY-3002 : Step(204): len = 38902, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80781e-06
PHY-3002 : Step(205): len = 38686.5, overlap = 70.75
PHY-3002 : Step(206): len = 38668.1, overlap = 69.25
PHY-3002 : Step(207): len = 38537.8, overlap = 62.25
PHY-3002 : Step(208): len = 38255.9, overlap = 60
PHY-3002 : Step(209): len = 37881.3, overlap = 57.75
PHY-3002 : Step(210): len = 37318.2, overlap = 57.5
PHY-3002 : Step(211): len = 36384.5, overlap = 56
PHY-3002 : Step(212): len = 35108.8, overlap = 58.5
PHY-3002 : Step(213): len = 34085, overlap = 56.5
PHY-3002 : Step(214): len = 33180.4, overlap = 56.75
PHY-3002 : Step(215): len = 32379.8, overlap = 59.5
PHY-3002 : Step(216): len = 31931.2, overlap = 66.25
PHY-3002 : Step(217): len = 31702.9, overlap = 69
PHY-3002 : Step(218): len = 31505.9, overlap = 71
PHY-3002 : Step(219): len = 31310.7, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.61561e-06
PHY-3002 : Step(220): len = 32588.7, overlap = 67.25
PHY-3002 : Step(221): len = 32863.2, overlap = 67.75
PHY-3002 : Step(222): len = 32664.4, overlap = 69.75
PHY-3002 : Step(223): len = 32450.9, overlap = 74.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.23122e-06
PHY-3002 : Step(224): len = 33318.2, overlap = 63
PHY-3002 : Step(225): len = 34067, overlap = 56.25
PHY-3002 : Step(226): len = 34399.6, overlap = 56.25
PHY-3002 : Step(227): len = 34349.5, overlap = 57.75
PHY-3002 : Step(228): len = 33967.6, overlap = 55
PHY-3002 : Step(229): len = 33895.2, overlap = 61.5
PHY-3002 : Step(230): len = 33903.7, overlap = 59.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.44624e-05
PHY-3002 : Step(231): len = 34615.6, overlap = 43.5
PHY-3002 : Step(232): len = 34918.9, overlap = 41.25
PHY-3002 : Step(233): len = 34945.4, overlap = 40.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.56187e-05
PHY-3002 : Step(234): len = 35292.4, overlap = 42.75
PHY-3002 : Step(235): len = 35670.8, overlap = 42.5
PHY-3002 : Step(236): len = 35788.3, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048423s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (161.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.01358e-07
PHY-3002 : Step(237): len = 37133.9, overlap = 16.5
PHY-3002 : Step(238): len = 36871, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.40272e-06
PHY-3002 : Step(239): len = 36871.9, overlap = 18.5
PHY-3002 : Step(240): len = 36795, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.80543e-06
PHY-3002 : Step(241): len = 36823.8, overlap = 18
PHY-3002 : Step(242): len = 36863.6, overlap = 18
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.32093e-06
PHY-3002 : Step(243): len = 36806.4, overlap = 31.5
PHY-3002 : Step(244): len = 36806.4, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.32824e-06
PHY-3002 : Step(245): len = 36932.6, overlap = 31.5
PHY-3002 : Step(246): len = 37555.7, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.26565e-05
PHY-3002 : Step(247): len = 37678.9, overlap = 28
PHY-3002 : Step(248): len = 37902, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.5313e-05
PHY-3002 : Step(249): len = 38140.6, overlap = 27.75
PHY-3002 : Step(250): len = 38310.7, overlap = 25.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.80754e-05
PHY-3002 : Step(251): len = 38547.1, overlap = 25.75
PHY-3002 : Step(252): len = 38956.5, overlap = 24.5
PHY-3002 : Step(253): len = 39535.8, overlap = 23.5
PHY-3002 : Step(254): len = 40032.9, overlap = 21.5
PHY-3002 : Step(255): len = 40135.1, overlap = 21.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.61509e-05
PHY-3002 : Step(256): len = 40345.1, overlap = 21
PHY-3002 : Step(257): len = 40518.4, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.097317s wall, 0.062500s user + 0.187500s system = 0.250000s CPU (256.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221855
PHY-3002 : Step(258): len = 43197.8, overlap = 14
PHY-3002 : Step(259): len = 42090.3, overlap = 15
PHY-3002 : Step(260): len = 42175.6, overlap = 15.25
PHY-3002 : Step(261): len = 42064.1, overlap = 17.75
PHY-3002 : Step(262): len = 42031.2, overlap = 17.75
PHY-3002 : Step(263): len = 41981.8, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443709
PHY-3002 : Step(264): len = 42124.3, overlap = 18.25
PHY-3002 : Step(265): len = 42287, overlap = 18
PHY-3002 : Step(266): len = 42379.3, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000887418
PHY-3002 : Step(267): len = 42552.6, overlap = 15.75
PHY-3002 : Step(268): len = 42730.8, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010198s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (153.2%)

PHY-3001 : Legalized: Len = 43399.2, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 43478, Over = 0
RUN-1003 : finish command "place" in  3.691046s wall, 4.578125s user + 5.890625s system = 10.468750s CPU (283.6%)

RUN-1004 : used memory is 268 MB, reserved memory is 237 MB, peak memory is 509 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 385 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 288
PHY-1001 : Pin misalignment score is improved from 288 to 288
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 368 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1002 nets
RUN-1001 : 574 nets have 2 pins
RUN-1001 : 292 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 124448, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 124640, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 124608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 124608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 123776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.462698s wall, 0.437500s user + 0.171875s system = 0.609375s CPU (131.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 210 to 58
PHY-1001 : End pin swap;  0.059570s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.7%)

PHY-1001 : End global routing;  1.336634s wall, 1.343750s user + 0.218750s system = 1.562500s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.239531s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (110.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 196312, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End Routed; 6.420134s wall, 5.781250s user + 1.671875s system = 7.453125s CPU (116.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 194864, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.086082s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (108.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 194912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.027933s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (111.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 194928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 194928
PHY-1001 : End DR Iter 3; 0.016519s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.712655s wall, 7.968750s user + 1.828125s system = 9.796875s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.269477s wall, 9.562500s user + 2.062500s system = 11.625000s CPU (113.2%)

RUN-1004 : used memory is 289 MB, reserved memory is 258 MB, peak memory is 509 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  528   out of   8640    6.11%
#reg                  370   out of   8640    4.28%
#le                   537
  #lut only           167   out of    537   31.10%
  #reg only             9   out of    537    1.68%
  #lut&reg            361   out of    537   67.23%
#dsp                    0   out of      3    0.00%
#bram                  32   out of     48   66.67%
  #bram9k              32
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4491, tnet num: 1000, tinst num: 366, tnode num: 5501, tedge num: 7641.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1000 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 368
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1002, pip num: 11954
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1057 valid insts, and 31340 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000010101100000000000000000 -bin FPGA.bin" in  3.368748s wall, 22.062500s user + 0.500000s system = 22.562500s CPU (669.8%)

RUN-1004 : used memory is 449 MB, reserved memory is 415 MB, peak memory is 520 MB
