{"metadata":{"roleHeading":"Operator","title":"!=(_:_:)","modules":[{"relatedModules":["Swift"],"name":"VHDLParsing"}],"extendedModule":"Swift","symbolKind":"op","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"!="},{"kind":"text","text":" "},{"kind":"text","text":"("},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":", "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"externalID":"s:SQsE2neoiySbx_xtFZ::SYNTHESIZED::s:11VHDLParsing10HexLiteralO","role":"symbol"},"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"type":"text","text":"Inherited from "},{"type":"codeVoice","code":"Equatable.!=(_:_:)"},{"type":"text","text":"."}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral\/Equatable-Implementations"]]},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral\/!=(_:_:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"lhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"rhs","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}]}]}],"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/hexliteral\/!=(_:_:)"]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/HexLiteral/!=(_:_:)":{"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral\/!=(_:_:)","kind":"symbol","url":"\/documentation\/vhdlparsing\/hexliteral\/!=(_:_:)","abstract":[],"type":"topic","title":"!=(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/HexLiteral":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/hexliteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","abstract":[{"text":"All of the possible values for a single hexadecimal digit (4 bits).","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexLiteral"}],"type":"topic","title":"HexLiteral","navigatorTitle":[{"kind":"identifier","text":"HexLiteral"}]},"doc://VHDLParsing/documentation/VHDLParsing/HexLiteral/Equatable-Implementations":{"title":"Equatable Implementations","type":"topic","abstract":[],"kind":"article","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral\/Equatable-Implementations","url":"\/documentation\/vhdlparsing\/hexliteral\/equatable-implementations","role":"collectionGroup"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}