// Seed: 385242699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  output uwire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_26 = id_18 != -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd40
) (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    input wire module_1,
    output uwire _id_4,
    output wor id_5,
    output wor id_6,
    output uwire id_7
    , id_13,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11
);
  tri id_14 = 1;
  assign id_0 = 1'h0;
  logic [id_3 : id_4] id_15;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_15,
      id_15,
      id_14,
      id_13,
      id_13,
      id_13,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14
  );
  wire id_16 = id_13;
  assign id_11 = 1;
endmodule
