#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 12 15:48:47 2025
# Process ID: 7552
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2
# Command line: vivado -log bd_v2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_v2_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3422.798 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_v2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/ip/v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top bd_v2_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_processing_system7_0_0/bd_v2_processing_system7_0_0.dcp' for cell 'bd_v2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_rst_ps7_0_50M_0/bd_v2_rst_ps7_0_50M_0.dcp' for cell 'bd_v2_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_shell_top_0_0/bd_v2_shell_top_0_0.dcp' for cell 'bd_v2_i/shell_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_xbar_1/bd_v2_xbar_1.dcp' for cell 'bd_v2_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_pc_1/bd_v2_auto_pc_1.dcp' for cell 'bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0.dcp' for cell 'bd_v2_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1.dcp' for cell 'bd_v2_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2.dcp' for cell 'bd_v2_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_xbar_4/bd_v2_xbar_4.dcp' for cell 'bd_v2_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_pc_0/bd_v2_auto_pc_0.dcp' for cell 'bd_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1748.531 ; gain = 0.000 ; free physical = 7217 ; free virtual = 17410
INFO: [Netlist 29-17] Analyzing 2585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_processing_system7_0_0/bd_v2_processing_system7_0_0.xdc] for cell 'bd_v2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_processing_system7_0_0/bd_v2_processing_system7_0_0.xdc] for cell 'bd_v2_i/processing_system7_0/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_rst_ps7_0_50M_0/bd_v2_rst_ps7_0_50M_0_board.xdc] for cell 'bd_v2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_rst_ps7_0_50M_0/bd_v2_rst_ps7_0_50M_0_board.xdc] for cell 'bd_v2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_rst_ps7_0_50M_0/bd_v2_rst_ps7_0_50M_0.xdc] for cell 'bd_v2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_rst_ps7_0_50M_0/bd_v2_rst_ps7_0_50M_0.xdc] for cell 'bd_v2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/z020_scrub.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/z020_scrub.xdc]
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_0/bd_v2_auto_us_0_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_1/bd_v2_auto_us_1_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_v2/ip/bd_v2_auto_us_2/bd_v2_auto_us_2_clocks.xdc] for cell 'bd_v2_i/axi_interconnect_0/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 45 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2167.324 ; gain = 0.000 ; free physical = 7088 ; free virtual = 17282
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2167.324 ; gain = 849.941 ; free physical = 7088 ; free virtual = 17283
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2167.324 ; gain = 0.000 ; free physical = 7045 ; free virtual = 17241

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 99a9ef8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2631.855 ; gain = 464.531 ; free physical = 6571 ; free virtual = 16782

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 99a9ef8f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 99a9ef8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476
Phase 1 Initialization | Checksum: 99a9ef8f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 99a9ef8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 99a9ef8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476
Phase 2 Timer Update And Timing Data Collection | Checksum: 99a9ef8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 24 inverters resulting in an inversion of 239 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16103ea1e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476
Retarget | Checksum: 16103ea1e
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 80 inverter(s) to 85 load pin(s).
Phase 4 Constant propagation | Checksum: 105804d4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476
Constant propagation | Checksum: 105804d4d
INFO: [Opt 31-389] Phase Constant propagation created 1423 cells and removed 3779 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 173f9b505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2941.629 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16476
Sweep | Checksum: 173f9b505
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 340 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 173f9b505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16476
BUFG optimization | Checksum: 173f9b505
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_v2_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 173f9b505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16476
Shift Register Optimization | Checksum: 173f9b505
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1561ff57f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16476
Post Processing Netlist | Checksum: 1561ff57f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a124f665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16475

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2973.645 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16475
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a124f665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16475
Phase 9 Finalization | Checksum: 1a124f665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16475
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              46  |             132  |                                             27  |
|  Constant propagation         |            1423  |            3779  |                                             27  |
|  Sweep                        |               0  |             340  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a124f665

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2973.645 ; gain = 32.016 ; free physical = 6264 ; free virtual = 16475
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.645 ; gain = 0.000 ; free physical = 6264 ; free virtual = 16475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: fef7cb0d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16264
Ending Power Optimization Task | Checksum: fef7cb0d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3281.449 ; gain = 307.805 ; free physical = 6047 ; free virtual = 16264

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fef7cb0d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16264

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16264
Ending Netlist Obfuscation Task | Checksum: 1c3e5112f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6047 ; free virtual = 16264
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.449 ; gain = 1114.125 ; free physical = 6047 ; free virtual = 16264
INFO: [runtcl-4] Executing : report_drc -file bd_v2_wrapper_drc_opted.rpt -pb bd_v2_wrapper_drc_opted.pb -rpx bd_v2_wrapper_drc_opted.rpx
Command: report_drc -file bd_v2_wrapper_drc_opted.rpt -pb bd_v2_wrapper_drc_opted.pb -rpx bd_v2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6037 ; free virtual = 16256
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6037 ; free virtual = 16256
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6037 ; free virtual = 16260
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6036 ; free virtual = 16259
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6036 ; free virtual = 16259
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6036 ; free virtual = 16260
Write Physdb Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6036 ; free virtual = 16260
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6020 ; free virtual = 16249
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c67d94f8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6020 ; free virtual = 16249
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6020 ; free virtual = 16249

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 04fef896

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6011 ; free virtual = 16241

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 426cabf8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6001 ; free virtual = 16233

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 426cabf8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6001 ; free virtual = 16233
Phase 1 Placer Initialization | Checksum: 426cabf8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6001 ; free virtual = 16233

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4e7744b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6025 ; free virtual = 16257

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 89cb42e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6024 ; free virtual = 16256

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 89cb42e7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6024 ; free virtual = 16256

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10d60ef1d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6042 ; free virtual = 16275

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 134 LUTNM shape to break, 4628 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 40, two critical 94, total 134, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2350 nets or LUTs. Breaked 134 LUTs, combined 2216 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6040 ; free virtual = 16274

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          134  |           2216  |                  2350  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          134  |           2216  |                  2350  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b8ec333c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:27 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6040 ; free virtual = 16274
Phase 2.4 Global Placement Core | Checksum: 192b70bd4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6039 ; free virtual = 16273
Phase 2 Global Placement | Checksum: 192b70bd4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6039 ; free virtual = 16273

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a4b1771

Time (s): cpu = 00:01:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6039 ; free virtual = 16273

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 140c515fe

Time (s): cpu = 00:01:25 ; elapsed = 00:00:32 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6038 ; free virtual = 16273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a1233e37

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6037 ; free virtual = 16272

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 159571574

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6036 ; free virtual = 16271

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 190358542

Time (s): cpu = 00:01:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6031 ; free virtual = 16267

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1209a0f3a

Time (s): cpu = 00:01:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6031 ; free virtual = 16267

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d0c097f7

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6031 ; free virtual = 16267

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17d3cc59b

Time (s): cpu = 00:01:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6030 ; free virtual = 16266

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15b8e5bae

Time (s): cpu = 00:01:59 ; elapsed = 00:00:50 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6020 ; free virtual = 16256
Phase 3 Detail Placement | Checksum: 15b8e5bae

Time (s): cpu = 00:02:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 6020 ; free virtual = 16256

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abc26d94

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.042 | TNS=-180.976 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b677d29b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5988 ; free virtual = 16225
INFO: [Place 46-33] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U89/shell_top_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[0]_rep[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b677d29b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5987 ; free virtual = 16225
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abc26d94

Time (s): cpu = 00:02:16 ; elapsed = 00:00:56 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5987 ; free virtual = 16225

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.924. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10f9b4eb3

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223

Time (s): cpu = 00:02:35 ; elapsed = 00:01:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
Phase 4.1 Post Commit Optimization | Checksum: 10f9b4eb3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10f9b4eb3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                4x4|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10f9b4eb3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
Phase 4.3 Placer Reporting | Checksum: 10f9b4eb3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223

Time (s): cpu = 00:02:36 ; elapsed = 00:01:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10cdd76f9

Time (s): cpu = 00:02:37 ; elapsed = 00:01:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
Ending Placer Task | Checksum: 8f7f5f3c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
97 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:39 ; elapsed = 00:01:09 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5984 ; free virtual = 16223
INFO: [runtcl-4] Executing : report_io -file bd_v2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5972 ; free virtual = 16210
INFO: [runtcl-4] Executing : report_utilization -file bd_v2_wrapper_utilization_placed.rpt -pb bd_v2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_v2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5954 ; free virtual = 16193
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5942 ; free virtual = 16192
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5887 ; free virtual = 16180
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5887 ; free virtual = 16180
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5886 ; free virtual = 16181
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5879 ; free virtual = 16178
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5879 ; free virtual = 16179
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5879 ; free virtual = 16179
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5908 ; free virtual = 16163
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 10.99s |  WALL: 2.92s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5908 ; free virtual = 16163

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.924 | TNS=-142.031 |
Phase 1 Physical Synthesis Initialization | Checksum: 21b258b08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5918 ; free virtual = 16173
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.924 | TNS=-142.031 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21b258b08

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5918 ; free virtual = 16174

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.924 | TNS=-142.031 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_3_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__369_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_i_5_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.913 | TNS=-141.976 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_i_3_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.867 | TNS=-141.746 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_i_4_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.866 | TNS=-141.741 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_7_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-141.586 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_7_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__331_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.807 | TNS=-141.453 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__368_i_3_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__314_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__313_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__312_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.803 | TNS=-141.437 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_6[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.802 | TNS=-141.433 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_22__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Replicated 4 times.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.773 | TNS=-141.016 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_6[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.766 | TNS=-140.989 |
INFO: [Physopt 32-663] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5.  Re-placed instance bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[5]
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.760 | TNS=-140.962 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/PCIN__0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_2__0_n_15655.  Re-placed instance bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_2__0
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_2__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.757 | TNS=-140.929 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.749 | TNS=-140.851 |
INFO: [Physopt 32-663] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655.  Re-placed instance bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.746 | TNS=-140.842 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/buff0_reg[7]_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__386_i_1__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__367_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__313_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__312_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.726 | TNS=-140.382 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_2__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.720 | TNS=-140.317 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.719 | TNS=-140.315 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_4[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.719 | TNS=-140.297 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[14]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__389_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_i_7_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__379_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__342_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][10]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.713 | TNS=-140.249 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_i_6__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.710 | TNS=-140.184 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_6_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.707 | TNS=-140.178 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_6[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.700 | TNS=-140.152 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_1__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__369_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_4__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.694 | TNS=-140.127 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__340_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][10]_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.693 | TNS=-140.111 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_i_7__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.686 | TNS=-139.975 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_21__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.679 | TNS=-139.961 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_3[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.678 | TNS=-139.959 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__386_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__385_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__384_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__384_i_8_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.671 | TNS=-136.424 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__387_i_5__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.671 | TNS=-136.403 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__333_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.662 | TNS=-136.351 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_3__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.657 | TNS=-136.341 |
INFO: [Physopt 32-663] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_3__0_n_15655.  Re-placed instance bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_3__0
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__378_i_3__0_n_15655. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.653 | TNS=-136.333 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_5. Critical path length was reduced through logic transformation on cell bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_15_comp.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.653 | TNS=-136.313 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][1]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][2]_5[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-136.083 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__341_n_15659. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][10]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][11]_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.643 | TNS=-136.040 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__377_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__341_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__340_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][10]_8[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.640 | TNS=-136.031 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__368_i_3__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__323_n_15660. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__322_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/tmp_product__321_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_7[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_6[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.637 | TNS=-136.022 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][5]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.636 | TNS=-135.994 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][10]_5[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.629 | TNS=-135.966 |
INFO: [Physopt 32-81] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-135.960 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_7_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_22__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-135.960 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5922 ; free virtual = 16178
Phase 3 Critical Path Optimization | Checksum: 21b258b08

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5922 ; free virtual = 16178

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-135.960 |
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0_reg[11]_i_1_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_7_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__331_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_22__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/D[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/buff0[11]_i_5_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/PCIN[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__388_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__387_i_2_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__378_n_15661. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__377_i_7_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__332_n_15662. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][7]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/zext_ln142_loc_channel_U/U_shell_top_fifo_w32_d2_S_ShiftReg/SRL_SIG_reg[1][8]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[7]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/tmp_product__311_i_22__0_n_15655. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/ap_CS_fsm_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U4/P0_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_v2_i/shell_top_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_pp0_stage5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.628 | TNS=-135.960 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
Phase 4 Critical Path Optimization | Checksum: 21b258b08

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.628 | TNS=-135.960 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.296  |          6.071  |            5  |              0  |                    39  |           0  |           2  |  00:00:08  |
|  Total          |          0.296  |          6.071  |            5  |              0  |                    39  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
Ending Physical Synthesis Task | Checksum: 1e9a39c38

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5924 ; free virtual = 16180
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5919 ; free virtual = 16181
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5857 ; free virtual = 16166
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5857 ; free virtual = 16166
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5853 ; free virtual = 16162
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5853 ; free virtual = 16168
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5853 ; free virtual = 16168
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5853 ; free virtual = 16168
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c603b362 ConstDB: 0 ShapeSum: a8ad3cae RouteDB: 0
Post Restoration Checksum: NetGraph: b2cd04ea | NumContArr: 8684e8b6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2bea3e2da

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5844 ; free virtual = 16121

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2bea3e2da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5844 ; free virtual = 16121

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2bea3e2da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3281.449 ; gain = 0.000 ; free physical = 5844 ; free virtual = 16121
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 222b6b425

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 3316.555 ; gain = 35.105 ; free physical = 5781 ; free virtual = 16059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.530 | TNS=-111.556| WHS=-0.239 | THS=-381.828|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 45633
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 45633
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1624d9ecc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5718 ; free virtual = 15997

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1624d9ecc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5718 ; free virtual = 15997

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 22ee58514

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5722 ; free virtual = 16000
Phase 3 Initial Routing | Checksum: 22ee58514

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5722 ; free virtual = 16000
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                    |
+====================+===================+========================================================================+
| clk_fpga_0         | clk_fpga_0        | bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/raddr_reg[2]/D |
| clk_fpga_0         | clk_fpga_0        | bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/raddr_reg[1]/D |
| clk_fpga_0         | clk_fpga_0        | bd_v2_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/raddr_reg[0]/D |
+--------------------+-------------------+------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8130
 Number of Nodes with overlaps = 2672
 Number of Nodes with overlaps = 834
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.950 | TNS=-1083.303| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21fc2fd03

Time (s): cpu = 00:02:09 ; elapsed = 00:01:03 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5736 ; free virtual = 16017

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1085
 Number of Nodes with overlaps = 454
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.869 | TNS=-1143.188| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ef982a86

Time (s): cpu = 00:02:36 ; elapsed = 00:01:16 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5737 ; free virtual = 16018

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1247
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.668 | TNS=-1162.827| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 3089dc944

Time (s): cpu = 00:03:01 ; elapsed = 00:01:29 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5737 ; free virtual = 16018

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1320
Phase 4.4 Global Iteration 3 | Checksum: 2b325fa54

Time (s): cpu = 00:03:03 ; elapsed = 00:01:30 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5738 ; free virtual = 16019
Phase 4 Rip-up And Reroute | Checksum: 2b325fa54

Time (s): cpu = 00:03:03 ; elapsed = 00:01:30 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5738 ; free virtual = 16019

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2839122a0

Time (s): cpu = 00:03:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3380.555 ; gain = 99.105 ; free physical = 5738 ; free virtual = 16019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.637 | TNS=-1109.091| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2dc11e134

Time (s): cpu = 00:03:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2dc11e134

Time (s): cpu = 00:03:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911
Phase 5 Delay and Skew Optimization | Checksum: 2dc11e134

Time (s): cpu = 00:03:11 ; elapsed = 00:01:32 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b85927d8

Time (s): cpu = 00:03:15 ; elapsed = 00:01:34 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.602 | TNS=-916.762| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 30ec8aea3

Time (s): cpu = 00:03:15 ; elapsed = 00:01:34 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911
Phase 6 Post Hold Fix | Checksum: 30ec8aea3

Time (s): cpu = 00:03:15 ; elapsed = 00:01:34 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.1781 %
  Global Horizontal Routing Utilization  = 19.7553 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y98 -> INT_R_X41Y98
   INT_R_X41Y96 -> INT_R_X41Y96
   INT_L_X60Y92 -> INT_L_X60Y92
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y96 -> INT_R_X31Y96
   INT_R_X27Y95 -> INT_R_X27Y95
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y105 -> INT_R_X39Y105
   INT_R_X39Y102 -> INT_R_X39Y102
   INT_R_X33Y98 -> INT_R_X33Y98
   INT_R_X41Y97 -> INT_R_X41Y97
   INT_L_X32Y93 -> INT_L_X32Y93

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 30ec8aea3

Time (s): cpu = 00:03:16 ; elapsed = 00:01:34 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 30ec8aea3

Time (s): cpu = 00:03:16 ; elapsed = 00:01:34 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15911

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25fa5499f

Time (s): cpu = 00:03:19 ; elapsed = 00:01:35 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5629 ; free virtual = 15910

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.602 | TNS=-916.762| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25fa5499f

Time (s): cpu = 00:03:22 ; elapsed = 00:01:36 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5630 ; free virtual = 15911
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1bcbb3274

Time (s): cpu = 00:03:23 ; elapsed = 00:01:37 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5631 ; free virtual = 15913
Ending Routing Task | Checksum: 1bcbb3274

Time (s): cpu = 00:03:24 ; elapsed = 00:01:38 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5633 ; free virtual = 15914

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
388 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:27 ; elapsed = 00:01:40 . Memory (MB): peak = 3463.555 ; gain = 182.105 ; free physical = 5633 ; free virtual = 15915
INFO: [runtcl-4] Executing : report_drc -file bd_v2_wrapper_drc_routed.rpt -pb bd_v2_wrapper_drc_routed.pb -rpx bd_v2_wrapper_drc_routed.rpx
Command: report_drc -file bd_v2_wrapper_drc_routed.rpt -pb bd_v2_wrapper_drc_routed.pb -rpx bd_v2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_v2_wrapper_methodology_drc_routed.rpt -pb bd_v2_wrapper_methodology_drc_routed.pb -rpx bd_v2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_v2_wrapper_methodology_drc_routed.rpt -pb bd_v2_wrapper_methodology_drc_routed.pb -rpx bd_v2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3503.574 ; gain = 0.000 ; free physical = 5631 ; free virtual = 15913
INFO: [runtcl-4] Executing : report_power -file bd_v2_wrapper_power_routed.rpt -pb bd_v2_wrapper_power_summary_routed.pb -rpx bd_v2_wrapper_power_routed.rpx
Command: report_power -file bd_v2_wrapper_power_routed.rpt -pb bd_v2_wrapper_power_summary_routed.pb -rpx bd_v2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
398 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3519.582 ; gain = 16.008 ; free physical = 5615 ; free virtual = 15910
INFO: [runtcl-4] Executing : report_route_status -file bd_v2_wrapper_route_status.rpt -pb bd_v2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_v2_wrapper_timing_summary_routed.rpt -pb bd_v2_wrapper_timing_summary_routed.pb -rpx bd_v2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_v2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_v2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_v2_wrapper_bus_skew_routed.rpt -pb bd_v2_wrapper_bus_skew_routed.pb -rpx bd_v2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5584 ; free virtual = 15888
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5547 ; free virtual = 15896
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5547 ; free virtual = 15896
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5547 ; free virtual = 15905
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5540 ; free virtual = 15903
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5540 ; free virtual = 15904
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3519.582 ; gain = 0.000 ; free physical = 5540 ; free virtual = 15904
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 12 15:52:54 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 12 15:53:04 2025
# Process ID: 77830
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2
# Command line: vivado -log bd_v2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_v2_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_v2_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3413.143 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_v2_wrapper.tcl -notrace
Command: open_checkpoint bd_v2_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1317.418 ; gain = 0.000 ; free physical = 7437 ; free virtual = 17761
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1681.816 ; gain = 0.000 ; free physical = 7068 ; free virtual = 17392
INFO: [Netlist 29-17] Analyzing 2268 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1796.410 ; gain = 5.000 ; free physical = 6958 ; free virtual = 17283
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2455.480 ; gain = 0.000 ; free physical = 6388 ; free virtual = 16713
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2455.480 ; gain = 0.000 ; free physical = 6388 ; free virtual = 16713
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2492.551 ; gain = 37.070 ; free physical = 6358 ; free virtual = 16682
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.551 ; gain = 0.000 ; free physical = 6358 ; free virtual = 16682
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2507.551 ; gain = 15.000 ; free physical = 6344 ; free virtual = 16668
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2507.551 ; gain = 52.070 ; free physical = 6344 ; free virtual = 16668
Restored from archive | CPU: 1.650000 secs | Memory: 55.771400 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2507.551 ; gain = 55.039 ; free physical = 6344 ; free virtual = 16668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2507.551 ; gain = 0.000 ; free physical = 6344 ; free virtual = 16668
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2515.551 ; gain = 1198.133 ; free physical = 6344 ; free virtual = 16668
Command: write_bitstream -force bd_v2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bd_v2_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_v2_wrapper.bit...
Creating bitstream...
Writing bitstream ./bd_v2_wrapper.ebc...
Creating essential bits data...
This design has 5550326 essential bits out of 25697632 total (21.60%).
Creating bitstream...
Writing bitstream ./bd_v2_wrapper.ebd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 3634.297 ; gain = 1118.746 ; free physical = 5294 ; free virtual = 15679
INFO: [Common 17-206] Exiting Vivado at Mon May 12 15:54:00 2025...
