// Seed: 78900057
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3 = id_3 && id_1 + 1'b0;
endmodule
