{
  "name": "ostd::irq::level::InterruptLevel::current",
  "span": "ostd/src/irq/level.rs:36:5: 36:29",
  "mir": "fn ostd::irq::level::InterruptLevel::current() -> irq::level::InterruptLevel {\n    let mut _0: irq::level::InterruptLevel;\n    let  _1: u8;\n    let mut _2: &cpu::local::cell::CpuLocalCell<u8>;\n    let  _3: u8;\n    let mut _4: bool;\n    let  _5: cpu::PrivilegeLevel;\n    let mut _6: u8;\n    let mut _7: cpu::PrivilegeLevel;\n    let  _8: !;\n    let mut _9: core::fmt::Arguments<'_>;\n    debug raw_level => _1;\n    debug level => _3;\n    debug cpu_priv_at_irq => _5;\n    bb0: {\n        StorageLive(_2);\n        _2 = {alloc863: &cpu::local::cell::CpuLocalCell<u8>};\n        _1 = cpu::local::cell::CpuLocalCell::<u8>::load(move _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_2);\n        StorageLive(_3);\n        _4 = Lt(irq::level::InterruptLevel::current::LEVEL_VAL_OFFSET, 8_u8);\n        assert(move _4, \"attempt to shift right by `{}`, which would overflow\", irq::level::InterruptLevel::current::LEVEL_VAL_OFFSET) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = Shr(_1, irq::level::InterruptLevel::current::LEVEL_VAL_OFFSET);\n        switchInt(_3) -> [0: bb6, 1: bb5, 2: bb4, otherwise: bb3];\n    }\n    bb3: {\n        StorageLive(_9);\n        _9 = core::fmt::Arguments::<'_>::from_str_nonconst(\"internal error: entered unreachable code: level must between 0 and 2 (inclusive)\") -> [return: bb10, unwind unreachable];\n    }\n    bb4: {\n        _0 = irq::level::InterruptLevel::L2;\n        goto -> bb11;\n    }\n    bb5: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = BitAnd(_1, irq::level::InterruptLevel::current::CPU_PRIV_MASK);\n        switchInt(move _6) -> [0: bb7, otherwise: bb8];\n    }\n    bb6: {\n        _0 = irq::level::InterruptLevel::L0;\n        goto -> bb11;\n    }\n    bb7: {\n        StorageDead(_6);\n        _5 = cpu::PrivilegeLevel::Kernel;\n        goto -> bb9;\n    }\n    bb8: {\n        StorageDead(_6);\n        _5 = cpu::PrivilegeLevel::User;\n        goto -> bb9;\n    }\n    bb9: {\n        StorageLive(_7);\n        _7 = _5;\n        _0 = irq::level::InterruptLevel::L1(move _7);\n        StorageDead(_7);\n        StorageDead(_5);\n        goto -> bb11;\n    }\n    bb10: {\n        _8 = core::panicking::panic_fmt(move _9) -> unwind unreachable;\n    }\n    bb11: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}