/*behavioural Code*/

module Half_Adder(a,b,s,c);
input a,b;
output s,c;
reg s,c;
always @(a or b)
if(a==0 && b==0)
begin
s=0;c=0;
end
else if(a==0 && b==1)
begin
s=1;c=0;
end
else if(a==1 && b==0)
begin
s=1;c=0;
end
else if(a==1 && b==1)
begin
s=0;c=1;
end
endmodule


/*Gate level Code*/

module Half_Adder(a,b,s,c);
input a,b;
output s,c;
xor x1(s,a,b);
and a1(c,a,b);
endmodule

