|uart_eeprom
Clk => Clk.IN6
Rst_n => Rst_n.IN4
Uart_rx => Uart_rx.IN1
Uart_tx <= uart_byte_tx:uart_tx.Rs232_Tx
Sda <> I2C:I2C.Sda
Scl <= I2C:I2C.Scl


|uart_eeprom|uart_byte_rx:uart_rx
Clk => Rx_Done~reg0.CLK
Clk => Data_Byte[0]~reg0.CLK
Clk => Data_Byte[1]~reg0.CLK
Clk => Data_Byte[2]~reg0.CLK
Clk => Data_Byte[3]~reg0.CLK
Clk => Data_Byte[4]~reg0.CLK
Clk => Data_Byte[5]~reg0.CLK
Clk => Data_Byte[6]~reg0.CLK
Clk => Data_Byte[7]~reg0.CLK
Clk => tmp_Data_Byte[0].CLK
Clk => tmp_Data_Byte[1].CLK
Clk => tmp_Data_Byte[2].CLK
Clk => tmp_Data_Byte[3].CLK
Clk => tmp_Data_Byte[4].CLK
Clk => tmp_Data_Byte[5].CLK
Clk => tmp_Data_Byte[6].CLK
Clk => tmp_Data_Byte[7].CLK
Clk => r_Data_Byte[0][0].CLK
Clk => r_Data_Byte[0][1].CLK
Clk => r_Data_Byte[0][2].CLK
Clk => r_Data_Byte[1][0].CLK
Clk => r_Data_Byte[1][1].CLK
Clk => r_Data_Byte[1][2].CLK
Clk => r_Data_Byte[2][0].CLK
Clk => r_Data_Byte[2][1].CLK
Clk => r_Data_Byte[2][2].CLK
Clk => r_Data_Byte[3][0].CLK
Clk => r_Data_Byte[3][1].CLK
Clk => r_Data_Byte[3][2].CLK
Clk => r_Data_Byte[4][0].CLK
Clk => r_Data_Byte[4][1].CLK
Clk => r_Data_Byte[4][2].CLK
Clk => r_Data_Byte[5][0].CLK
Clk => r_Data_Byte[5][1].CLK
Clk => r_Data_Byte[5][2].CLK
Clk => r_Data_Byte[6][0].CLK
Clk => r_Data_Byte[6][1].CLK
Clk => r_Data_Byte[6][2].CLK
Clk => r_Data_Byte[7][0].CLK
Clk => r_Data_Byte[7][1].CLK
Clk => r_Data_Byte[7][2].CLK
Clk => START_BIT[0].CLK
Clk => START_BIT[1].CLK
Clk => START_BIT[2].CLK
Clk => rx_done_r.CLK
Clk => bps_cnt[0].CLK
Clk => bps_cnt[1].CLK
Clk => bps_cnt[2].CLK
Clk => bps_cnt[3].CLK
Clk => bps_cnt[4].CLK
Clk => bps_cnt[5].CLK
Clk => bps_cnt[6].CLK
Clk => bps_cnt[7].CLK
Clk => uart_state.CLK
Clk => bps_clk.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => bps_DR[0].CLK
Clk => bps_DR[1].CLK
Clk => bps_DR[2].CLK
Clk => bps_DR[3].CLK
Clk => bps_DR[4].CLK
Clk => bps_DR[5].CLK
Clk => bps_DR[6].CLK
Clk => bps_DR[7].CLK
Clk => bps_DR[8].CLK
Clk => bps_DR[9].CLK
Clk => bps_DR[10].CLK
Clk => bps_DR[11].CLK
Clk => bps_DR[12].CLK
Clk => bps_DR[13].CLK
Clk => bps_DR[14].CLK
Clk => bps_DR[15].CLK
Clk => tmp1_Rs232_rx.CLK
Clk => tmp0_Rs232_rx.CLK
Clk => s1_Rs232_rx.CLK
Clk => s0_Rs232_rx.CLK
Rst_n => bps_DR[0].ACLR
Rst_n => bps_DR[1].ACLR
Rst_n => bps_DR[2].PRESET
Rst_n => bps_DR[3].ACLR
Rst_n => bps_DR[4].ACLR
Rst_n => bps_DR[5].ACLR
Rst_n => bps_DR[6].PRESET
Rst_n => bps_DR[7].ACLR
Rst_n => bps_DR[8].PRESET
Rst_n => bps_DR[9].ACLR
Rst_n => bps_DR[10].ACLR
Rst_n => bps_DR[11].ACLR
Rst_n => bps_DR[12].ACLR
Rst_n => bps_DR[13].ACLR
Rst_n => bps_DR[14].ACLR
Rst_n => bps_DR[15].ACLR
Rst_n => Data_Byte[0]~reg0.ACLR
Rst_n => Data_Byte[1]~reg0.ACLR
Rst_n => Data_Byte[2]~reg0.ACLR
Rst_n => Data_Byte[3]~reg0.ACLR
Rst_n => Data_Byte[4]~reg0.ACLR
Rst_n => Data_Byte[5]~reg0.ACLR
Rst_n => Data_Byte[6]~reg0.ACLR
Rst_n => Data_Byte[7]~reg0.ACLR
Rst_n => Rx_Done~reg0.ACLR
Rst_n => s1_Rs232_rx.ACLR
Rst_n => s0_Rs232_rx.ACLR
Rst_n => tmp1_Rs232_rx.ACLR
Rst_n => tmp0_Rs232_rx.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => bps_clk.ACLR
Rst_n => uart_state.ACLR
Rst_n => bps_cnt[0].ACLR
Rst_n => bps_cnt[1].ACLR
Rst_n => bps_cnt[2].ACLR
Rst_n => bps_cnt[3].ACLR
Rst_n => bps_cnt[4].ACLR
Rst_n => bps_cnt[5].ACLR
Rst_n => bps_cnt[6].ACLR
Rst_n => bps_cnt[7].ACLR
Rst_n => rx_done_r.ACLR
Rst_n => r_Data_Byte[0][0].ACLR
Rst_n => r_Data_Byte[0][1].ACLR
Rst_n => r_Data_Byte[0][2].ACLR
Rst_n => r_Data_Byte[1][0].ACLR
Rst_n => r_Data_Byte[1][1].ACLR
Rst_n => r_Data_Byte[1][2].ACLR
Rst_n => r_Data_Byte[2][0].ACLR
Rst_n => r_Data_Byte[2][1].ACLR
Rst_n => r_Data_Byte[2][2].ACLR
Rst_n => r_Data_Byte[3][0].ACLR
Rst_n => r_Data_Byte[3][1].ACLR
Rst_n => r_Data_Byte[3][2].ACLR
Rst_n => r_Data_Byte[4][0].ACLR
Rst_n => r_Data_Byte[4][1].ACLR
Rst_n => r_Data_Byte[4][2].ACLR
Rst_n => r_Data_Byte[5][0].ACLR
Rst_n => r_Data_Byte[5][1].ACLR
Rst_n => r_Data_Byte[5][2].ACLR
Rst_n => r_Data_Byte[6][0].ACLR
Rst_n => r_Data_Byte[6][1].ACLR
Rst_n => r_Data_Byte[6][2].ACLR
Rst_n => r_Data_Byte[7][0].ACLR
Rst_n => r_Data_Byte[7][1].ACLR
Rst_n => r_Data_Byte[7][2].ACLR
Rst_n => START_BIT[0].ACLR
Rst_n => START_BIT[1].ACLR
Rst_n => START_BIT[2].ACLR
Rst_n => tmp_Data_Byte[0].ACLR
Rst_n => tmp_Data_Byte[1].ACLR
Rst_n => tmp_Data_Byte[2].ACLR
Rst_n => tmp_Data_Byte[3].ACLR
Rst_n => tmp_Data_Byte[4].ACLR
Rst_n => tmp_Data_Byte[5].ACLR
Rst_n => tmp_Data_Byte[6].ACLR
Rst_n => tmp_Data_Byte[7].ACLR
Rs232_rx => s0_Rs232_rx.DATAIN
baud_set[0] => Decoder0.IN2
baud_set[0] => Decoder1.IN1
baud_set[1] => Decoder0.IN1
baud_set[2] => Decoder0.IN0
baud_set[2] => Decoder1.IN0
Data_Byte[0] <= Data_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[1] <= Data_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[2] <= Data_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[3] <= Data_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[4] <= Data_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[5] <= Data_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[6] <= Data_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Byte[7] <= Data_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_Done <= Rx_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_eeprom|cmd_analysis:cmd_analysis
Clk => Word_addr[0]~reg0.CLK
Clk => Word_addr[1]~reg0.CLK
Clk => Word_addr[2]~reg0.CLK
Clk => Word_addr[3]~reg0.CLK
Clk => Word_addr[4]~reg0.CLK
Clk => Word_addr[5]~reg0.CLK
Clk => Word_addr[6]~reg0.CLK
Clk => Word_addr[7]~reg0.CLK
Clk => Word_addr[8]~reg0.CLK
Clk => Word_addr[9]~reg0.CLK
Clk => Word_addr[10]~reg0.CLK
Clk => Word_addr[11]~reg0.CLK
Clk => Word_addr[12]~reg0.CLK
Clk => Word_addr[13]~reg0.CLK
Clk => Word_addr[14]~reg0.CLK
Clk => Word_addr[15]~reg0.CLK
Clk => Device_addr[0]~reg0.CLK
Clk => Device_addr[1]~reg0.CLK
Clk => Device_addr[2]~reg0.CLK
Clk => Wdaddr_num[0]~reg0.CLK
Clk => Wdaddr_num[1]~reg0.CLK
Clk => Wrdata_num[0]~reg0.CLK
Clk => Wrdata_num[1]~reg0.CLK
Clk => Wrdata_num[2]~reg0.CLK
Clk => Wrdata_num[3]~reg0.CLK
Clk => Wrdata_num[4]~reg0.CLK
Clk => Wrdata_num[5]~reg0.CLK
Clk => Rddata_num[0]~reg0.CLK
Clk => Rddata_num[1]~reg0.CLK
Clk => Rddata_num[2]~reg0.CLK
Clk => Rddata_num[3]~reg0.CLK
Clk => Rddata_num[4]~reg0.CLK
Clk => Rddata_num[5]~reg0.CLK
Clk => cmd_flag.CLK
Clk => Rd~reg0.CLK
Clk => Wfifo_data[0]~reg0.CLK
Clk => Wfifo_data[1]~reg0.CLK
Clk => Wfifo_data[2]~reg0.CLK
Clk => Wfifo_data[3]~reg0.CLK
Clk => Wfifo_data[4]~reg0.CLK
Clk => Wfifo_data[5]~reg0.CLK
Clk => Wfifo_data[6]~reg0.CLK
Clk => Wfifo_data[7]~reg0.CLK
Clk => Wfifo_req~reg0.CLK
Clk => buff_data[0][0].CLK
Clk => buff_data[0][1].CLK
Clk => buff_data[0][2].CLK
Clk => buff_data[0][4].CLK
Clk => buff_data[0][5].CLK
Clk => buff_data[1][0].CLK
Clk => buff_data[1][1].CLK
Clk => buff_data[1][2].CLK
Clk => buff_data[1][3].CLK
Clk => buff_data[1][4].CLK
Clk => buff_data[1][5].CLK
Clk => buff_data[1][6].CLK
Clk => buff_data[1][7].CLK
Clk => buff_data[2][0].CLK
Clk => buff_data[2][1].CLK
Clk => buff_data[2][2].CLK
Clk => buff_data[2][3].CLK
Clk => buff_data[2][4].CLK
Clk => buff_data[2][5].CLK
Clk => buff_data[2][6].CLK
Clk => buff_data[2][7].CLK
Clk => buff_data[3][0].CLK
Clk => buff_data[3][1].CLK
Clk => buff_data[3][2].CLK
Clk => buff_data[3][3].CLK
Clk => buff_data[3][4].CLK
Clk => buff_data[3][5].CLK
Clk => buff_data[3][6].CLK
Clk => buff_data[3][7].CLK
Clk => buff_data[4][0].CLK
Clk => buff_data[4][1].CLK
Clk => buff_data[4][2].CLK
Clk => buff_data[4][3].CLK
Clk => buff_data[4][4].CLK
Clk => buff_data[4][5].CLK
Clk => buff_data[4][6].CLK
Clk => buff_data[4][7].CLK
Clk => byte_cnt[0].CLK
Clk => byte_cnt[1].CLK
Clk => byte_cnt[2].CLK
Clk => byte_cnt[3].CLK
Clk => byte_cnt[4].CLK
Clk => byte_cnt[5].CLK
Clk => byte_cnt[6].CLK
Clk => byte_cnt[7].CLK
Rst_n => Word_addr[0]~reg0.ACLR
Rst_n => Word_addr[1]~reg0.ACLR
Rst_n => Word_addr[2]~reg0.ACLR
Rst_n => Word_addr[3]~reg0.ACLR
Rst_n => Word_addr[4]~reg0.ACLR
Rst_n => Word_addr[5]~reg0.ACLR
Rst_n => Word_addr[6]~reg0.ACLR
Rst_n => Word_addr[7]~reg0.ACLR
Rst_n => Word_addr[8]~reg0.ACLR
Rst_n => Word_addr[9]~reg0.ACLR
Rst_n => Word_addr[10]~reg0.ACLR
Rst_n => Word_addr[11]~reg0.ACLR
Rst_n => Word_addr[12]~reg0.ACLR
Rst_n => Word_addr[13]~reg0.ACLR
Rst_n => Word_addr[14]~reg0.ACLR
Rst_n => Word_addr[15]~reg0.ACLR
Rst_n => Device_addr[0]~reg0.ACLR
Rst_n => Device_addr[1]~reg0.ACLR
Rst_n => Device_addr[2]~reg0.ACLR
Rst_n => Wdaddr_num[0]~reg0.ACLR
Rst_n => Wdaddr_num[1]~reg0.ACLR
Rst_n => Wrdata_num[0]~reg0.ACLR
Rst_n => Wrdata_num[1]~reg0.ACLR
Rst_n => Wrdata_num[2]~reg0.ACLR
Rst_n => Wrdata_num[3]~reg0.ACLR
Rst_n => Wrdata_num[4]~reg0.ACLR
Rst_n => Wrdata_num[5]~reg0.ACLR
Rst_n => Rddata_num[0]~reg0.ACLR
Rst_n => Rddata_num[1]~reg0.ACLR
Rst_n => Rddata_num[2]~reg0.ACLR
Rst_n => Rddata_num[3]~reg0.ACLR
Rst_n => Rddata_num[4]~reg0.ACLR
Rst_n => Rddata_num[5]~reg0.ACLR
Rst_n => Wfifo_data[0]~reg0.ACLR
Rst_n => Wfifo_data[1]~reg0.ACLR
Rst_n => Wfifo_data[2]~reg0.ACLR
Rst_n => Wfifo_data[3]~reg0.ACLR
Rst_n => Wfifo_data[4]~reg0.ACLR
Rst_n => Wfifo_data[5]~reg0.ACLR
Rst_n => Wfifo_data[6]~reg0.ACLR
Rst_n => Wfifo_data[7]~reg0.ACLR
Rst_n => Wfifo_req~reg0.ACLR
Rst_n => Rd~reg0.ACLR
Rst_n => byte_cnt[0].ACLR
Rst_n => byte_cnt[1].ACLR
Rst_n => byte_cnt[2].ACLR
Rst_n => byte_cnt[3].ACLR
Rst_n => byte_cnt[4].ACLR
Rst_n => byte_cnt[5].ACLR
Rst_n => byte_cnt[6].ACLR
Rst_n => byte_cnt[7].ACLR
Rst_n => buff_data[0][0].ACLR
Rst_n => buff_data[0][1].ACLR
Rst_n => buff_data[0][2].ACLR
Rst_n => buff_data[0][4].ACLR
Rst_n => buff_data[0][5].ACLR
Rst_n => buff_data[1][0].ACLR
Rst_n => buff_data[1][1].ACLR
Rst_n => buff_data[1][2].ACLR
Rst_n => buff_data[1][3].ACLR
Rst_n => buff_data[1][4].ACLR
Rst_n => buff_data[1][5].ACLR
Rst_n => buff_data[1][6].ACLR
Rst_n => buff_data[1][7].ACLR
Rst_n => buff_data[2][0].ACLR
Rst_n => buff_data[2][1].ACLR
Rst_n => buff_data[2][2].ACLR
Rst_n => buff_data[2][3].ACLR
Rst_n => buff_data[2][4].ACLR
Rst_n => buff_data[2][5].ACLR
Rst_n => buff_data[2][6].ACLR
Rst_n => buff_data[2][7].ACLR
Rst_n => buff_data[3][0].ACLR
Rst_n => buff_data[3][1].ACLR
Rst_n => buff_data[3][2].ACLR
Rst_n => buff_data[3][3].ACLR
Rst_n => buff_data[3][4].ACLR
Rst_n => buff_data[3][5].ACLR
Rst_n => buff_data[3][6].ACLR
Rst_n => buff_data[3][7].ACLR
Rst_n => buff_data[4][0].ACLR
Rst_n => buff_data[4][1].ACLR
Rst_n => buff_data[4][2].ACLR
Rst_n => buff_data[4][3].ACLR
Rst_n => buff_data[4][4].ACLR
Rst_n => buff_data[4][5].ACLR
Rst_n => buff_data[4][6].ACLR
Rst_n => buff_data[4][7].ACLR
Rst_n => cmd_flag.ACLR
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => byte_cnt.OUTPUTSELECT
Rx_done => always1.IN1
Rx_done => always2.IN1
Rx_done => always4.IN1
Rx_data[0] => buff_data.DATAB
Rx_data[0] => buff_data.DATAB
Rx_data[0] => buff_data.DATAB
Rx_data[0] => buff_data.DATAB
Rx_data[0] => buff_data.DATAB
Rx_data[0] => Wfifo_data[0]~reg0.DATAIN
Rx_data[1] => buff_data.DATAB
Rx_data[1] => buff_data.DATAB
Rx_data[1] => buff_data.DATAB
Rx_data[1] => buff_data.DATAB
Rx_data[1] => buff_data.DATAB
Rx_data[1] => Wfifo_data[1]~reg0.DATAIN
Rx_data[2] => buff_data.DATAB
Rx_data[2] => buff_data.DATAB
Rx_data[2] => buff_data.DATAB
Rx_data[2] => buff_data.DATAB
Rx_data[2] => buff_data.DATAB
Rx_data[2] => Wfifo_data[2]~reg0.DATAIN
Rx_data[3] => buff_data.DATAB
Rx_data[3] => buff_data.DATAB
Rx_data[3] => buff_data.DATAB
Rx_data[3] => buff_data.DATAB
Rx_data[3] => Wfifo_data[3]~reg0.DATAIN
Rx_data[4] => buff_data.DATAB
Rx_data[4] => buff_data.DATAB
Rx_data[4] => buff_data.DATAB
Rx_data[4] => buff_data.DATAB
Rx_data[4] => buff_data.DATAB
Rx_data[4] => Wfifo_data[4]~reg0.DATAIN
Rx_data[5] => buff_data.DATAB
Rx_data[5] => buff_data.DATAB
Rx_data[5] => buff_data.DATAB
Rx_data[5] => buff_data.DATAB
Rx_data[5] => buff_data.DATAB
Rx_data[5] => Wfifo_data[5]~reg0.DATAIN
Rx_data[6] => buff_data.DATAB
Rx_data[6] => buff_data.DATAB
Rx_data[6] => buff_data.DATAB
Rx_data[6] => buff_data.DATAB
Rx_data[6] => Wfifo_data[6]~reg0.DATAIN
Rx_data[7] => buff_data.DATAB
Rx_data[7] => buff_data.DATAB
Rx_data[7] => buff_data.DATAB
Rx_data[7] => buff_data.DATAB
Rx_data[7] => Wfifo_data[7]~reg0.DATAIN
Wfifo_req <= Wfifo_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[0] <= Wfifo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[1] <= Wfifo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[2] <= Wfifo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[3] <= Wfifo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[4] <= Wfifo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[5] <= Wfifo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[6] <= Wfifo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wfifo_data[7] <= Wfifo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[0] <= Rddata_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[1] <= Rddata_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[2] <= Rddata_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[3] <= Rddata_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[4] <= Rddata_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rddata_num[5] <= Rddata_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[0] <= Wrdata_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[1] <= Wrdata_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[2] <= Wrdata_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[3] <= Wrdata_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[4] <= Wrdata_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wrdata_num[5] <= Wrdata_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdaddr_num[0] <= Wdaddr_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wdaddr_num[1] <= Wdaddr_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Device_addr[0] <= Device_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Device_addr[1] <= Device_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Device_addr[2] <= Device_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[0] <= Word_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[1] <= Word_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[2] <= Word_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[3] <= Word_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[4] <= Word_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[5] <= Word_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[6] <= Word_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[7] <= Word_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[8] <= Word_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[9] <= Word_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[10] <= Word_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[11] <= Word_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[12] <= Word_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[13] <= Word_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[14] <= Word_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Word_addr[15] <= Word_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd <= Rd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_eeprom|fifo_wr:fifo_wr
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component
data[0] => scfifo_ok31:auto_generated.data[0]
data[1] => scfifo_ok31:auto_generated.data[1]
data[2] => scfifo_ok31:auto_generated.data[2]
data[3] => scfifo_ok31:auto_generated.data[3]
data[4] => scfifo_ok31:auto_generated.data[4]
data[5] => scfifo_ok31:auto_generated.data[5]
data[6] => scfifo_ok31:auto_generated.data[6]
data[7] => scfifo_ok31:auto_generated.data[7]
q[0] <= scfifo_ok31:auto_generated.q[0]
q[1] <= scfifo_ok31:auto_generated.q[1]
q[2] <= scfifo_ok31:auto_generated.q[2]
q[3] <= scfifo_ok31:auto_generated.q[3]
q[4] <= scfifo_ok31:auto_generated.q[4]
q[5] <= scfifo_ok31:auto_generated.q[5]
q[6] <= scfifo_ok31:auto_generated.q[6]
q[7] <= scfifo_ok31:auto_generated.q[7]
wrreq => scfifo_ok31:auto_generated.wrreq
rdreq => scfifo_ok31:auto_generated.rdreq
clock => scfifo_ok31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_ok31:auto_generated.empty
full <= scfifo_ok31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ok31:auto_generated.usedw[0]
usedw[1] <= scfifo_ok31:auto_generated.usedw[1]
usedw[2] <= scfifo_ok31:auto_generated.usedw[2]
usedw[3] <= scfifo_ok31:auto_generated.usedw[3]
usedw[4] <= scfifo_ok31:auto_generated.usedw[4]
usedw[5] <= scfifo_ok31:auto_generated.usedw[5]


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated
clock => a_dpfifo_vq31:dpfifo.clock
data[0] => a_dpfifo_vq31:dpfifo.data[0]
data[1] => a_dpfifo_vq31:dpfifo.data[1]
data[2] => a_dpfifo_vq31:dpfifo.data[2]
data[3] => a_dpfifo_vq31:dpfifo.data[3]
data[4] => a_dpfifo_vq31:dpfifo.data[4]
data[5] => a_dpfifo_vq31:dpfifo.data[5]
data[6] => a_dpfifo_vq31:dpfifo.data[6]
data[7] => a_dpfifo_vq31:dpfifo.data[7]
empty <= a_dpfifo_vq31:dpfifo.empty
full <= a_dpfifo_vq31:dpfifo.full
q[0] <= a_dpfifo_vq31:dpfifo.q[0]
q[1] <= a_dpfifo_vq31:dpfifo.q[1]
q[2] <= a_dpfifo_vq31:dpfifo.q[2]
q[3] <= a_dpfifo_vq31:dpfifo.q[3]
q[4] <= a_dpfifo_vq31:dpfifo.q[4]
q[5] <= a_dpfifo_vq31:dpfifo.q[5]
q[6] <= a_dpfifo_vq31:dpfifo.q[6]
q[7] <= a_dpfifo_vq31:dpfifo.q[7]
rdreq => a_dpfifo_vq31:dpfifo.rreq
usedw[0] <= a_dpfifo_vq31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_vq31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_vq31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_vq31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_vq31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_vq31:dpfifo.usedw[5]
wrreq => a_dpfifo_vq31:dpfifo.wreq


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo
clock => a_fefifo_b6f:fifo_state.clock
clock => dpram_2711:FIFOram.inclock
clock => dpram_2711:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_2711:FIFOram.data[0]
data[1] => dpram_2711:FIFOram.data[1]
data[2] => dpram_2711:FIFOram.data[2]
data[3] => dpram_2711:FIFOram.data[3]
data[4] => dpram_2711:FIFOram.data[4]
data[5] => dpram_2711:FIFOram.data[5]
data[6] => dpram_2711:FIFOram.data[6]
data[7] => dpram_2711:FIFOram.data[7]
empty <= a_fefifo_b6f:fifo_state.empty
full <= a_fefifo_b6f:fifo_state.full
q[0] <= dpram_2711:FIFOram.q[0]
q[1] <= dpram_2711:FIFOram.q[1]
q[2] <= dpram_2711:FIFOram.q[2]
q[3] <= dpram_2711:FIFOram.q[3]
q[4] <= dpram_2711:FIFOram.q[4]
q[5] <= dpram_2711:FIFOram.q[5]
q[6] <= dpram_2711:FIFOram.q[6]
q[7] <= dpram_2711:FIFOram.q[7]
rreq => a_fefifo_b6f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_b6f:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_b6f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_b6f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_b6f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_b6f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_b6f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_b6f:fifo_state.usedw_out[5]
wreq => a_fefifo_b6f:fifo_state.wreq
wreq => valid_wreq.IN0


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|a_fefifo_b6f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|a_fefifo_b6f:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|dpram_2711:FIFOram
data[0] => altsyncram_m0k1:altsyncram1.data_a[0]
data[1] => altsyncram_m0k1:altsyncram1.data_a[1]
data[2] => altsyncram_m0k1:altsyncram1.data_a[2]
data[3] => altsyncram_m0k1:altsyncram1.data_a[3]
data[4] => altsyncram_m0k1:altsyncram1.data_a[4]
data[5] => altsyncram_m0k1:altsyncram1.data_a[5]
data[6] => altsyncram_m0k1:altsyncram1.data_a[6]
data[7] => altsyncram_m0k1:altsyncram1.data_a[7]
inclock => altsyncram_m0k1:altsyncram1.clock0
outclock => altsyncram_m0k1:altsyncram1.clock1
outclocken => altsyncram_m0k1:altsyncram1.clocken1
q[0] <= altsyncram_m0k1:altsyncram1.q_b[0]
q[1] <= altsyncram_m0k1:altsyncram1.q_b[1]
q[2] <= altsyncram_m0k1:altsyncram1.q_b[2]
q[3] <= altsyncram_m0k1:altsyncram1.q_b[3]
q[4] <= altsyncram_m0k1:altsyncram1.q_b[4]
q[5] <= altsyncram_m0k1:altsyncram1.q_b[5]
q[6] <= altsyncram_m0k1:altsyncram1.q_b[6]
q[7] <= altsyncram_m0k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_m0k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_m0k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_m0k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_m0k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_m0k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_m0k1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_m0k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_m0k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_m0k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_m0k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_m0k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_m0k1:altsyncram1.address_a[5]
wren => altsyncram_m0k1:altsyncram1.wren_a


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|dpram_2711:FIFOram|altsyncram_m0k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|uart_eeprom|fifo_wr:fifo_wr|scfifo:scfifo_component|scfifo_ok31:auto_generated|a_dpfifo_vq31:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|uart_eeprom|I2C:I2C
Clk => Rd_data[0]~reg0.CLK
Clk => Rd_data[1]~reg0.CLK
Clk => Rd_data[2]~reg0.CLK
Clk => Rd_data[3]~reg0.CLK
Clk => Rd_data[4]~reg0.CLK
Clk => Rd_data[5]~reg0.CLK
Clk => Rd_data[6]~reg0.CLK
Clk => Rd_data[7]~reg0.CLK
Clk => Rd_data_vaild~reg0.CLK
Clk => ack.CLK
Clk => halfbit_cnt[0].CLK
Clk => halfbit_cnt[1].CLK
Clk => halfbit_cnt[2].CLK
Clk => halfbit_cnt[3].CLK
Clk => halfbit_cnt[4].CLK
Clk => halfbit_cnt[5].CLK
Clk => halfbit_cnt[6].CLK
Clk => halfbit_cnt[7].CLK
Clk => sda_data_in[0].CLK
Clk => sda_data_in[1].CLK
Clk => sda_data_in[2].CLK
Clk => sda_data_in[3].CLK
Clk => sda_data_in[4].CLK
Clk => sda_data_in[5].CLK
Clk => sda_data_in[6].CLK
Clk => sda_data_in[7].CLK
Clk => FF.CLK
Clk => sda_data_out[0].CLK
Clk => sda_data_out[1].CLK
Clk => sda_data_out[2].CLK
Clk => sda_data_out[3].CLK
Clk => sda_data_out[4].CLK
Clk => sda_data_out[5].CLK
Clk => sda_data_out[6].CLK
Clk => sda_data_out[7].CLK
Clk => rdata_cnt[0].CLK
Clk => rdata_cnt[1].CLK
Clk => rdata_cnt[2].CLK
Clk => rdata_cnt[3].CLK
Clk => rdata_cnt[4].CLK
Clk => rdata_cnt[5].CLK
Clk => rdata_cnt[6].CLK
Clk => rdata_cnt[7].CLK
Clk => wdata_cnt[0].CLK
Clk => wdata_cnt[1].CLK
Clk => wdata_cnt[2].CLK
Clk => wdata_cnt[3].CLK
Clk => wdata_cnt[4].CLK
Clk => wdata_cnt[5].CLK
Clk => wdata_cnt[6].CLK
Clk => wdata_cnt[7].CLK
Clk => waddr_cnt[0].CLK
Clk => waddr_cnt[1].CLK
Clk => Done~reg0.CLK
Clk => R_flag.CLK
Clk => W_flag.CLK
Clk => sda_reg.CLK
Clk => scl_low.CLK
Clk => scl_high.CLK
Clk => Scl~reg0.CLK
Clk => scl_cnt[0].CLK
Clk => scl_cnt[1].CLK
Clk => scl_cnt[2].CLK
Clk => scl_cnt[3].CLK
Clk => scl_cnt[4].CLK
Clk => scl_cnt[5].CLK
Clk => scl_cnt[6].CLK
Clk => scl_cnt[7].CLK
Clk => scl_cnt[8].CLK
Clk => scl_cnt[9].CLK
Clk => scl_cnt[10].CLK
Clk => scl_cnt[11].CLK
Clk => scl_cnt[12].CLK
Clk => scl_cnt[13].CLK
Clk => scl_cnt[14].CLK
Clk => scl_cnt[15].CLK
Clk => scl_vaild.CLK
Clk => main_state~10.DATAIN
Rst_n => rdata_cnt[0].PRESET
Rst_n => rdata_cnt[1].ACLR
Rst_n => rdata_cnt[2].ACLR
Rst_n => rdata_cnt[3].ACLR
Rst_n => rdata_cnt[4].ACLR
Rst_n => rdata_cnt[5].ACLR
Rst_n => rdata_cnt[6].ACLR
Rst_n => rdata_cnt[7].ACLR
Rst_n => wdata_cnt[0].PRESET
Rst_n => wdata_cnt[1].ACLR
Rst_n => wdata_cnt[2].ACLR
Rst_n => wdata_cnt[3].ACLR
Rst_n => wdata_cnt[4].ACLR
Rst_n => wdata_cnt[5].ACLR
Rst_n => wdata_cnt[6].ACLR
Rst_n => wdata_cnt[7].ACLR
Rst_n => waddr_cnt[0].PRESET
Rst_n => waddr_cnt[1].ACLR
Rst_n => Done~reg0.ACLR
Rst_n => R_flag.ACLR
Rst_n => W_flag.ACLR
Rst_n => sda_reg.PRESET
Rst_n => Rd_data[0]~reg0.ACLR
Rst_n => Rd_data[1]~reg0.ACLR
Rst_n => Rd_data[2]~reg0.ACLR
Rst_n => Rd_data[3]~reg0.ACLR
Rst_n => Rd_data[4]~reg0.ACLR
Rst_n => Rd_data[5]~reg0.ACLR
Rst_n => Rd_data[6]~reg0.ACLR
Rst_n => Rd_data[7]~reg0.ACLR
Rst_n => Rd_data_vaild~reg0.ACLR
Rst_n => Scl~reg0.PRESET
Rst_n => scl_vaild.ACLR
Rst_n => scl_cnt[0].ACLR
Rst_n => scl_cnt[1].ACLR
Rst_n => scl_cnt[2].ACLR
Rst_n => scl_cnt[3].ACLR
Rst_n => scl_cnt[4].ACLR
Rst_n => scl_cnt[5].ACLR
Rst_n => scl_cnt[6].ACLR
Rst_n => scl_cnt[7].ACLR
Rst_n => scl_cnt[8].ACLR
Rst_n => scl_cnt[9].ACLR
Rst_n => scl_cnt[10].ACLR
Rst_n => scl_cnt[11].ACLR
Rst_n => scl_cnt[12].ACLR
Rst_n => scl_cnt[13].ACLR
Rst_n => scl_cnt[14].ACLR
Rst_n => scl_cnt[15].ACLR
Rst_n => scl_high.ACLR
Rst_n => scl_low.ACLR
Rst_n => halfbit_cnt[0].ACLR
Rst_n => halfbit_cnt[1].ACLR
Rst_n => halfbit_cnt[2].ACLR
Rst_n => halfbit_cnt[3].ACLR
Rst_n => halfbit_cnt[4].ACLR
Rst_n => halfbit_cnt[5].ACLR
Rst_n => halfbit_cnt[6].ACLR
Rst_n => halfbit_cnt[7].ACLR
Rst_n => ack.ACLR
Rst_n => main_state~12.DATAIN
Rst_n => sda_data_out[7].ENA
Rst_n => sda_data_out[6].ENA
Rst_n => sda_data_out[5].ENA
Rst_n => sda_data_out[4].ENA
Rst_n => sda_data_out[3].ENA
Rst_n => sda_data_out[2].ENA
Rst_n => sda_data_out[1].ENA
Rst_n => sda_data_out[0].ENA
Rst_n => FF.ENA
Rst_n => sda_data_in[7].ENA
Rst_n => sda_data_in[6].ENA
Rst_n => sda_data_in[5].ENA
Rst_n => sda_data_in[4].ENA
Rst_n => sda_data_in[3].ENA
Rst_n => sda_data_in[2].ENA
Rst_n => sda_data_in[1].ENA
Rst_n => sda_data_in[0].ENA
Rddata_num[0] => Equal7.IN7
Rddata_num[1] => Equal7.IN6
Rddata_num[2] => Equal7.IN5
Rddata_num[3] => Equal7.IN4
Rddata_num[4] => Equal7.IN3
Rddata_num[5] => Equal7.IN2
Wrdata_num[0] => Equal10.IN7
Wrdata_num[1] => Equal10.IN6
Wrdata_num[2] => Equal10.IN5
Wrdata_num[3] => Equal10.IN4
Wrdata_num[4] => Equal10.IN3
Wrdata_num[5] => Equal10.IN2
Wdaddr_num[0] => Equal9.IN1
Wdaddr_num[0] => Equal6.IN0
Wdaddr_num[1] => Equal9.IN0
Wdaddr_num[1] => Equal6.IN1
Device_addr[0] => sda_data_out.DATAB
Device_addr[1] => sda_data_out.DATAB
Device_addr[2] => sda_data_out.DATAB
Word_addr[0] => sda_data_out.DATAB
Word_addr[0] => sda_data_out.DATAB
Word_addr[1] => sda_data_out.DATAB
Word_addr[1] => sda_data_out.DATAB
Word_addr[2] => sda_data_out.DATAB
Word_addr[2] => sda_data_out.DATAB
Word_addr[3] => sda_data_out.DATAB
Word_addr[3] => sda_data_out.DATAB
Word_addr[4] => sda_data_out.DATAB
Word_addr[4] => sda_data_out.DATAB
Word_addr[5] => sda_data_out.DATAB
Word_addr[5] => sda_data_out.DATAB
Word_addr[6] => sda_data_out.DATAB
Word_addr[6] => sda_data_out.DATAB
Word_addr[7] => sda_data_out.DATAB
Word_addr[7] => sda_data_out.DATAB
Word_addr[8] => sda_data_out.DATAA
Word_addr[9] => sda_data_out.DATAA
Word_addr[10] => sda_data_out.DATAA
Word_addr[11] => sda_data_out.DATAA
Word_addr[12] => sda_data_out.DATAA
Word_addr[13] => sda_data_out.DATAA
Word_addr[14] => sda_data_out.DATAA
Word_addr[15] => sda_data_out.DATAA
Wr => always0.IN0
Wr => main_state.OUTPUTSELECT
Wr => main_state.OUTPUTSELECT
Wr => R_flag.OUTPUTSELECT
Wr => W_flag.DATAIN
Wr_data[0] => sda_data_out.DATAB
Wr_data[0] => sda_data_out.DATAB
Wr_data[1] => sda_data_out.DATAB
Wr_data[1] => sda_data_out.DATAB
Wr_data[2] => sda_data_out.DATAB
Wr_data[2] => sda_data_out.DATAB
Wr_data[3] => sda_data_out.DATAB
Wr_data[3] => sda_data_out.DATAB
Wr_data[4] => sda_data_out.DATAB
Wr_data[4] => sda_data_out.DATAB
Wr_data[5] => sda_data_out.DATAB
Wr_data[5] => sda_data_out.DATAB
Wr_data[6] => sda_data_out.DATAB
Wr_data[6] => sda_data_out.DATAB
Wr_data[7] => sda_data_out.DATAB
Wr_data[7] => sda_data_out.DATAB
Wr_data_vaild <= Wr_data_vaild.DB_MAX_OUTPUT_PORT_TYPE
Rd => always0.IN1
Rd => main_state.DATAA
Rd => R_flag.DATAA
Rd => main_state.DATAA
Rd_data[0] <= Rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[1] <= Rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[2] <= Rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[3] <= Rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[4] <= Rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[5] <= Rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[6] <= Rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data[7] <= Rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rd_data_vaild <= Rd_data_vaild~reg0.DB_MAX_OUTPUT_PORT_TYPE
Scl <= Scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sda <> Sda
Done <= Done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|uart_eeprom|fifo_rd:fifo_rd
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component
data[0] => scfifo_qh31:auto_generated.data[0]
data[1] => scfifo_qh31:auto_generated.data[1]
data[2] => scfifo_qh31:auto_generated.data[2]
data[3] => scfifo_qh31:auto_generated.data[3]
data[4] => scfifo_qh31:auto_generated.data[4]
data[5] => scfifo_qh31:auto_generated.data[5]
data[6] => scfifo_qh31:auto_generated.data[6]
data[7] => scfifo_qh31:auto_generated.data[7]
q[0] <= scfifo_qh31:auto_generated.q[0]
q[1] <= scfifo_qh31:auto_generated.q[1]
q[2] <= scfifo_qh31:auto_generated.q[2]
q[3] <= scfifo_qh31:auto_generated.q[3]
q[4] <= scfifo_qh31:auto_generated.q[4]
q[5] <= scfifo_qh31:auto_generated.q[5]
q[6] <= scfifo_qh31:auto_generated.q[6]
q[7] <= scfifo_qh31:auto_generated.q[7]
wrreq => scfifo_qh31:auto_generated.wrreq
rdreq => scfifo_qh31:auto_generated.rdreq
clock => scfifo_qh31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_qh31:auto_generated.empty
full <= scfifo_qh31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_qh31:auto_generated.usedw[0]
usedw[1] <= scfifo_qh31:auto_generated.usedw[1]
usedw[2] <= scfifo_qh31:auto_generated.usedw[2]
usedw[3] <= scfifo_qh31:auto_generated.usedw[3]
usedw[4] <= scfifo_qh31:auto_generated.usedw[4]
usedw[5] <= scfifo_qh31:auto_generated.usedw[5]


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated
clock => a_dpfifo_1o31:dpfifo.clock
data[0] => a_dpfifo_1o31:dpfifo.data[0]
data[1] => a_dpfifo_1o31:dpfifo.data[1]
data[2] => a_dpfifo_1o31:dpfifo.data[2]
data[3] => a_dpfifo_1o31:dpfifo.data[3]
data[4] => a_dpfifo_1o31:dpfifo.data[4]
data[5] => a_dpfifo_1o31:dpfifo.data[5]
data[6] => a_dpfifo_1o31:dpfifo.data[6]
data[7] => a_dpfifo_1o31:dpfifo.data[7]
empty <= a_dpfifo_1o31:dpfifo.empty
full <= a_dpfifo_1o31:dpfifo.full
q[0] <= a_dpfifo_1o31:dpfifo.q[0]
q[1] <= a_dpfifo_1o31:dpfifo.q[1]
q[2] <= a_dpfifo_1o31:dpfifo.q[2]
q[3] <= a_dpfifo_1o31:dpfifo.q[3]
q[4] <= a_dpfifo_1o31:dpfifo.q[4]
q[5] <= a_dpfifo_1o31:dpfifo.q[5]
q[6] <= a_dpfifo_1o31:dpfifo.q[6]
q[7] <= a_dpfifo_1o31:dpfifo.q[7]
rdreq => a_dpfifo_1o31:dpfifo.rreq
usedw[0] <= a_dpfifo_1o31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_1o31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_1o31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_1o31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_1o31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_1o31:dpfifo.usedw[5]
wrreq => a_dpfifo_1o31:dpfifo.wreq


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo
clock => altsyncram_fb81:FIFOram.clock0
clock => cntr_u9b:rd_ptr_msb.clock
clock => cntr_ba7:usedw_counter.clock
clock => cntr_v9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fb81:FIFOram.data_a[0]
data[1] => altsyncram_fb81:FIFOram.data_a[1]
data[2] => altsyncram_fb81:FIFOram.data_a[2]
data[3] => altsyncram_fb81:FIFOram.data_a[3]
data[4] => altsyncram_fb81:FIFOram.data_a[4]
data[5] => altsyncram_fb81:FIFOram.data_a[5]
data[6] => altsyncram_fb81:FIFOram.data_a[6]
data[7] => altsyncram_fb81:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fb81:FIFOram.q_b[0]
q[1] <= altsyncram_fb81:FIFOram.q_b[1]
q[2] <= altsyncram_fb81:FIFOram.q_b[2]
q[3] <= altsyncram_fb81:FIFOram.q_b[3]
q[4] <= altsyncram_fb81:FIFOram.q_b[4]
q[5] <= altsyncram_fb81:FIFOram.q_b[5]
q[6] <= altsyncram_fb81:FIFOram.q_b[6]
q[7] <= altsyncram_fb81:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_u9b:rd_ptr_msb.sclr
sclr => cntr_ba7:usedw_counter.sclr
sclr => cntr_v9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ba7:usedw_counter.q[0]
usedw[1] <= cntr_ba7:usedw_counter.q[1]
usedw[2] <= cntr_ba7:usedw_counter.q[2]
usedw[3] <= cntr_ba7:usedw_counter.q[3]
usedw[4] <= cntr_ba7:usedw_counter.q[4]
usedw[5] <= cntr_ba7:usedw_counter.q[5]
wreq => valid_wreq.IN0


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|altsyncram_fb81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|cmpr_js8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|cmpr_js8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|cntr_u9b:rd_ptr_msb
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|cntr_ba7:usedw_counter
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|uart_eeprom|fifo_rd:fifo_rd|scfifo:scfifo_component|scfifo_qh31:auto_generated|a_dpfifo_1o31:dpfifo|cntr_v9b:wr_ptr
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|uart_eeprom|uart_byte_tx:uart_tx
Clk => uart_state~reg0.CLK
Clk => Rs232_Tx~reg0.CLK
Clk => Tx_Done~reg0.CLK
Clk => bps_cnt[0].CLK
Clk => bps_cnt[1].CLK
Clk => bps_cnt[2].CLK
Clk => bps_cnt[3].CLK
Clk => bps_clk.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => bps_DR[0].CLK
Clk => bps_DR[1].CLK
Clk => bps_DR[2].CLK
Clk => bps_DR[3].CLK
Clk => bps_DR[4].CLK
Clk => bps_DR[5].CLK
Clk => bps_DR[6].CLK
Clk => bps_DR[7].CLK
Clk => bps_DR[8].CLK
Clk => bps_DR[9].CLK
Clk => bps_DR[10].CLK
Clk => bps_DR[11].CLK
Clk => bps_DR[12].CLK
Clk => bps_DR[13].CLK
Clk => bps_DR[14].CLK
Clk => bps_DR[15].CLK
Clk => r_Data_Byte[0].CLK
Clk => r_Data_Byte[1].CLK
Clk => r_Data_Byte[2].CLK
Clk => r_Data_Byte[3].CLK
Clk => r_Data_Byte[4].CLK
Clk => r_Data_Byte[5].CLK
Clk => r_Data_Byte[6].CLK
Clk => r_Data_Byte[7].CLK
Rst_n => bps_DR[0].PRESET
Rst_n => bps_DR[1].PRESET
Rst_n => bps_DR[2].PRESET
Rst_n => bps_DR[3].ACLR
Rst_n => bps_DR[4].PRESET
Rst_n => bps_DR[5].ACLR
Rst_n => bps_DR[6].PRESET
Rst_n => bps_DR[7].ACLR
Rst_n => bps_DR[8].ACLR
Rst_n => bps_DR[9].ACLR
Rst_n => bps_DR[10].PRESET
Rst_n => bps_DR[11].ACLR
Rst_n => bps_DR[12].PRESET
Rst_n => bps_DR[13].ACLR
Rst_n => bps_DR[14].ACLR
Rst_n => bps_DR[15].ACLR
Rst_n => r_Data_Byte[0].ACLR
Rst_n => r_Data_Byte[1].ACLR
Rst_n => r_Data_Byte[2].ACLR
Rst_n => r_Data_Byte[3].ACLR
Rst_n => r_Data_Byte[4].ACLR
Rst_n => r_Data_Byte[5].ACLR
Rst_n => r_Data_Byte[6].ACLR
Rst_n => r_Data_Byte[7].ACLR
Rst_n => Rs232_Tx~reg0.PRESET
Rst_n => Tx_Done~reg0.ACLR
Rst_n => uart_state~reg0.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => bps_clk.ACLR
Rst_n => bps_cnt[0].ACLR
Rst_n => bps_cnt[1].ACLR
Rst_n => bps_cnt[2].ACLR
Rst_n => bps_cnt[3].ACLR
send_en => uart_state.OUTPUTSELECT
send_en => r_Data_Byte[7].ENA
send_en => r_Data_Byte[6].ENA
send_en => r_Data_Byte[5].ENA
send_en => r_Data_Byte[4].ENA
send_en => r_Data_Byte[3].ENA
send_en => r_Data_Byte[2].ENA
send_en => r_Data_Byte[1].ENA
send_en => r_Data_Byte[0].ENA
baud_set[0] => Decoder0.IN2
baud_set[0] => Decoder1.IN1
baud_set[1] => Decoder0.IN1
baud_set[2] => Decoder0.IN0
baud_set[2] => Decoder1.IN0
Data_Byte[0] => r_Data_Byte[0].DATAIN
Data_Byte[1] => r_Data_Byte[1].DATAIN
Data_Byte[2] => r_Data_Byte[2].DATAIN
Data_Byte[3] => r_Data_Byte[3].DATAIN
Data_Byte[4] => r_Data_Byte[4].DATAIN
Data_Byte[5] => r_Data_Byte[5].DATAIN
Data_Byte[6] => r_Data_Byte[6].DATAIN
Data_Byte[7] => r_Data_Byte[7].DATAIN
Rs232_Tx <= Rs232_Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_Done <= Tx_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_state <= uart_state~reg0.DB_MAX_OUTPUT_PORT_TYPE


