
tren_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072a4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08007444  08007444  00017444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007644  08007644  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007644  08007644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800764c  0800764c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800764c  0800764c  0001764c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007650  08007650  00017650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08007654  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000074  080076c8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080076c8  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c8b5  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d2  00000000  00000000  0003c959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd0  00000000  00000000  0003fe30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e80  00000000  00000000  00040e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a8b8  00000000  00000000  00041c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d72  00000000  00000000  0005c538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bcbb  00000000  00000000  000722aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010df65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049d8  00000000  00000000  0010dfb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800742c 	.word	0x0800742c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800742c 	.word	0x0800742c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <indicanionSet>:
 param p_work;
extern uint8_t time_random;
extern uint8_t random_numder[50],rand_number_duble_one[50],rand_number_duble_two[50]; // ������ �� ���������� �������.

void indicanionSet(char *str)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	lcd_goto(0,0);
 8000580:	2100      	movs	r1, #0
 8000582:	2000      	movs	r0, #0
 8000584:	f001 faec 	bl	8001b60 <lcd_goto>
    lcd_string("HACTP.");
 8000588:	4808      	ldr	r0, [pc, #32]	; (80005ac <indicanionSet+0x34>)
 800058a:	f001 fb1f 	bl	8001bcc <lcd_string>
	lcd_goto(0,1);
 800058e:	2101      	movs	r1, #1
 8000590:	2000      	movs	r0, #0
 8000592:	f001 fae5 	bl	8001b60 <lcd_goto>
	lcd_string(str);
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f001 fb18 	bl	8001bcc <lcd_string>
	HAL_Delay(1000);
 800059c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a0:	f002 fef2 	bl	8003388 <HAL_Delay>
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	08007444 	.word	0x08007444

080005b0 <Setbotton>:
void Setbotton (void)     // ���������� ������
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	       uint16_t temp,prom;
	       indicanionSet("MINUS");
 80005b6:	487f      	ldr	r0, [pc, #508]	; (80007b4 <Setbotton+0x204>)
 80005b8:	f7ff ffde 	bl	8000578 <indicanionSet>
	    	while(read_adcn()>1010);
 80005bc:	bf00      	nop
 80005be:	f002 fa33 	bl	8002a28 <read_adcn>
 80005c2:	4603      	mov	r3, r0
 80005c4:	461a      	mov	r2, r3
 80005c6:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80005ca:	429a      	cmp	r2, r3
 80005cc:	d8f7      	bhi.n	80005be <Setbotton+0xe>
	    	HAL_Delay(1500);
 80005ce:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80005d2:	f002 fed9 	bl	8003388 <HAL_Delay>
	    	while(1)
	    	{
	    		 temp=read_adcn();
 80005d6:	f002 fa27 	bl	8002a28 <read_adcn>
 80005da:	4603      	mov	r3, r0
 80005dc:	80bb      	strh	r3, [r7, #4]
                if(temp<1010 && temp>10)
 80005de:	88bb      	ldrh	r3, [r7, #4]
 80005e0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d81e      	bhi.n	8000626 <Setbotton+0x76>
 80005e8:	88bb      	ldrh	r3, [r7, #4]
 80005ea:	2b0a      	cmp	r3, #10
 80005ec:	d91b      	bls.n	8000626 <Setbotton+0x76>
              {
            	  if(prom==0)
 80005ee:	88fb      	ldrh	r3, [r7, #6]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d118      	bne.n	8000626 <Setbotton+0x76>
            	  {
            		 HAL_Delay(500);
 80005f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f8:	f002 fec6 	bl	8003388 <HAL_Delay>
            		 button._minus=read_adcn();
 80005fc:	f002 fa14 	bl	8002a28 <read_adcn>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b6c      	ldr	r3, [pc, #432]	; (80007b8 <Setbotton+0x208>)
 8000606:	801a      	strh	r2, [r3, #0]
            		 write_memory_adc(200,button._minus);
 8000608:	4b6b      	ldr	r3, [pc, #428]	; (80007b8 <Setbotton+0x208>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	4619      	mov	r1, r3
 800060e:	20c8      	movs	r0, #200	; 0xc8
 8000610:	f002 fa34 	bl	8002a7c <write_memory_adc>
            		 lcd_goto(7,1);
 8000614:	2101      	movs	r1, #1
 8000616:	2007      	movs	r0, #7
 8000618:	f001 faa2 	bl	8001b60 <lcd_goto>
            		 lcd_string("ok");
 800061c:	4867      	ldr	r0, [pc, #412]	; (80007bc <Setbotton+0x20c>)
 800061e:	f001 fad5 	bl	8001bcc <lcd_string>
            		 prom=1;
 8000622:	2301      	movs	r3, #1
 8000624:	80fb      	strh	r3, [r7, #6]
            	 }
            }
               if(temp>1010 && prom==1 )
 8000626:	88bb      	ldrh	r3, [r7, #4]
 8000628:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800062c:	4293      	cmp	r3, r2
 800062e:	d918      	bls.n	8000662 <Setbotton+0xb2>
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d115      	bne.n	8000662 <Setbotton+0xb2>
                   {
        	         lcd_goto(7,1);
 8000636:	2101      	movs	r1, #1
 8000638:	2007      	movs	r0, #7
 800063a:	f001 fa91 	bl	8001b60 <lcd_goto>
        	         lcd_string("  ");
 800063e:	4860      	ldr	r0, [pc, #384]	; (80007c0 <Setbotton+0x210>)
 8000640:	f001 fac4 	bl	8001bcc <lcd_string>
        	         prom=0;
 8000644:	2300      	movs	r3, #0
 8000646:	80fb      	strh	r3, [r7, #6]
        	         break;
 8000648:	bf00      	nop
                  }
               HAL_Delay(100);
	    	}

	    	lcd_goto(0,1);
 800064a:	2101      	movs	r1, #1
 800064c:	2000      	movs	r0, #0
 800064e:	f001 fa87 	bl	8001b60 <lcd_goto>
	    	lcd_string("PLUS.  ");
 8000652:	485c      	ldr	r0, [pc, #368]	; (80007c4 <Setbotton+0x214>)
 8000654:	f001 faba 	bl	8001bcc <lcd_string>
	    	HAL_Delay(1000);
 8000658:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800065c:	f002 fe94 	bl	8003388 <HAL_Delay>
	    	while(read_adcn()>1010);
 8000660:	e003      	b.n	800066a <Setbotton+0xba>
               HAL_Delay(100);
 8000662:	2064      	movs	r0, #100	; 0x64
 8000664:	f002 fe90 	bl	8003388 <HAL_Delay>
	    		 temp=read_adcn();
 8000668:	e7b5      	b.n	80005d6 <Setbotton+0x26>
	    	while(read_adcn()>1010);
 800066a:	f002 f9dd 	bl	8002a28 <read_adcn>
 800066e:	4603      	mov	r3, r0
 8000670:	461a      	mov	r2, r3
 8000672:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000676:	429a      	cmp	r2, r3
 8000678:	d8f7      	bhi.n	800066a <Setbotton+0xba>
	    	HAL_Delay(500);
 800067a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800067e:	f002 fe83 	bl	8003388 <HAL_Delay>
	    	while(1)
	    	{
                 temp=read_adcn();
 8000682:	f002 f9d1 	bl	8002a28 <read_adcn>
 8000686:	4603      	mov	r3, r0
 8000688:	80bb      	strh	r3, [r7, #4]
                  if(temp<1010 && temp>10)
 800068a:	88bb      	ldrh	r3, [r7, #4]
 800068c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8000690:	4293      	cmp	r3, r2
 8000692:	d81e      	bhi.n	80006d2 <Setbotton+0x122>
 8000694:	88bb      	ldrh	r3, [r7, #4]
 8000696:	2b0a      	cmp	r3, #10
 8000698:	d91b      	bls.n	80006d2 <Setbotton+0x122>
              {
            	  if(prom==0)
 800069a:	88fb      	ldrh	r3, [r7, #6]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d118      	bne.n	80006d2 <Setbotton+0x122>
            	  {
            		 HAL_Delay(500);
 80006a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006a4:	f002 fe70 	bl	8003388 <HAL_Delay>
            		 button._plus=read_adcn();
 80006a8:	f002 f9be 	bl	8002a28 <read_adcn>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b41      	ldr	r3, [pc, #260]	; (80007b8 <Setbotton+0x208>)
 80006b2:	805a      	strh	r2, [r3, #2]
            		 write_memory_adc(20,button._plus);
 80006b4:	4b40      	ldr	r3, [pc, #256]	; (80007b8 <Setbotton+0x208>)
 80006b6:	885b      	ldrh	r3, [r3, #2]
 80006b8:	4619      	mov	r1, r3
 80006ba:	2014      	movs	r0, #20
 80006bc:	f002 f9de 	bl	8002a7c <write_memory_adc>
            		 lcd_goto(7,1);
 80006c0:	2101      	movs	r1, #1
 80006c2:	2007      	movs	r0, #7
 80006c4:	f001 fa4c 	bl	8001b60 <lcd_goto>
            		 lcd_string("ok");
 80006c8:	483c      	ldr	r0, [pc, #240]	; (80007bc <Setbotton+0x20c>)
 80006ca:	f001 fa7f 	bl	8001bcc <lcd_string>
            		 prom=1;
 80006ce:	2301      	movs	r3, #1
 80006d0:	80fb      	strh	r3, [r7, #6]
            	 }
             }
                if(temp>1010 && prom==1 )
 80006d2:	88bb      	ldrh	r3, [r7, #4]
 80006d4:	f240 32f2 	movw	r2, #1010	; 0x3f2
 80006d8:	4293      	cmp	r3, r2
 80006da:	d9d2      	bls.n	8000682 <Setbotton+0xd2>
 80006dc:	88fb      	ldrh	r3, [r7, #6]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d1cf      	bne.n	8000682 <Setbotton+0xd2>
                   {
        	         lcd_goto(7,1);
 80006e2:	2101      	movs	r1, #1
 80006e4:	2007      	movs	r0, #7
 80006e6:	f001 fa3b 	bl	8001b60 <lcd_goto>
        	         lcd_string("  ");
 80006ea:	4835      	ldr	r0, [pc, #212]	; (80007c0 <Setbotton+0x210>)
 80006ec:	f001 fa6e 	bl	8001bcc <lcd_string>
        	         prom=0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	80fb      	strh	r3, [r7, #6]
        	         break;
 80006f4:	bf00      	nop
                  }
	    	}
                        lcd_goto(0,1);
 80006f6:	2101      	movs	r1, #1
 80006f8:	2000      	movs	r0, #0
 80006fa:	f001 fa31 	bl	8001b60 <lcd_goto>
	    		    	lcd_string("RESET");
 80006fe:	4832      	ldr	r0, [pc, #200]	; (80007c8 <Setbotton+0x218>)
 8000700:	f001 fa64 	bl	8001bcc <lcd_string>
	    		    	HAL_Delay(1000);
 8000704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000708:	f002 fe3e 	bl	8003388 <HAL_Delay>
	    		    	while(read_adcn()>1010);
 800070c:	f002 f98c 	bl	8002a28 <read_adcn>
 8000710:	4603      	mov	r3, r0
 8000712:	461a      	mov	r2, r3
 8000714:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8000718:	429a      	cmp	r2, r3
 800071a:	d8f7      	bhi.n	800070c <Setbotton+0x15c>
	    		    	HAL_Delay(500);
 800071c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000720:	f002 fe32 	bl	8003388 <HAL_Delay>
	    		    	while(1)
	    		    	{
	    	                 temp=read_adcn();
 8000724:	f002 f980 	bl	8002a28 <read_adcn>
 8000728:	4603      	mov	r3, r0
 800072a:	80bb      	strh	r3, [r7, #4]
	    	                if(temp<1010 && temp>10)
 800072c:	88bb      	ldrh	r3, [r7, #4]
 800072e:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8000732:	4293      	cmp	r3, r2
 8000734:	d81e      	bhi.n	8000774 <Setbotton+0x1c4>
 8000736:	88bb      	ldrh	r3, [r7, #4]
 8000738:	2b0a      	cmp	r3, #10
 800073a:	d91b      	bls.n	8000774 <Setbotton+0x1c4>
	    	              {
	    	            	  if(prom==0)
 800073c:	88fb      	ldrh	r3, [r7, #6]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d118      	bne.n	8000774 <Setbotton+0x1c4>
	    	            	  {
	    	            		 HAL_Delay(500);
 8000742:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000746:	f002 fe1f 	bl	8003388 <HAL_Delay>
	    	            		 button._reset=read_adcn();
 800074a:	f002 f96d 	bl	8002a28 <read_adcn>
 800074e:	4603      	mov	r3, r0
 8000750:	461a      	mov	r2, r3
 8000752:	4b19      	ldr	r3, [pc, #100]	; (80007b8 <Setbotton+0x208>)
 8000754:	80da      	strh	r2, [r3, #6]
	    	            		 write_memory_adc(30,button._reset);
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <Setbotton+0x208>)
 8000758:	88db      	ldrh	r3, [r3, #6]
 800075a:	4619      	mov	r1, r3
 800075c:	201e      	movs	r0, #30
 800075e:	f002 f98d 	bl	8002a7c <write_memory_adc>
	    	            		 lcd_goto(7,1);
 8000762:	2101      	movs	r1, #1
 8000764:	2007      	movs	r0, #7
 8000766:	f001 f9fb 	bl	8001b60 <lcd_goto>
	    	            		 lcd_string("ok");
 800076a:	4814      	ldr	r0, [pc, #80]	; (80007bc <Setbotton+0x20c>)
 800076c:	f001 fa2e 	bl	8001bcc <lcd_string>
	    	            		 prom=1;
 8000770:	2301      	movs	r3, #1
 8000772:	80fb      	strh	r3, [r7, #6]
	    	            	 }
	    	             }
	    	                if(temp>1010 && prom==1 )
 8000774:	88bb      	ldrh	r3, [r7, #4]
 8000776:	f240 32f2 	movw	r2, #1010	; 0x3f2
 800077a:	4293      	cmp	r3, r2
 800077c:	d9d2      	bls.n	8000724 <Setbotton+0x174>
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d1cf      	bne.n	8000724 <Setbotton+0x174>
	    	                   {
	    	        	         lcd_goto(7,1);
 8000784:	2101      	movs	r1, #1
 8000786:	2007      	movs	r0, #7
 8000788:	f001 f9ea 	bl	8001b60 <lcd_goto>
	    	        	         lcd_string("  ");
 800078c:	480c      	ldr	r0, [pc, #48]	; (80007c0 <Setbotton+0x210>)
 800078e:	f001 fa1d 	bl	8001bcc <lcd_string>
	    	        	         prom=1;
 8000792:	2301      	movs	r3, #1
 8000794:	80fb      	strh	r3, [r7, #6]
	    	        	         break;
 8000796:	bf00      	nop
	    	                  }
	    		    	}
	    		    	while(read_adcn()>1010);
 8000798:	f002 f946 	bl	8002a28 <read_adcn>
 800079c:	4603      	mov	r3, r0
 800079e:	461a      	mov	r2, r3
 80007a0:	f240 33f2 	movw	r3, #1010	; 0x3f2
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d8f7      	bhi.n	8000798 <Setbotton+0x1e8>
}
 80007a8:	bf00      	nop
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	0800744c 	.word	0x0800744c
 80007b8:	200001f8 	.word	0x200001f8
 80007bc:	08007454 	.word	0x08007454
 80007c0:	08007458 	.word	0x08007458
 80007c4:	0800745c 	.word	0x0800745c
 80007c8:	08007464 	.word	0x08007464

080007cc <indication>:

void indication (void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
	lcd_goto(0,0);
 80007d0:	2100      	movs	r1, #0
 80007d2:	2000      	movs	r0, #0
 80007d4:	f001 f9c4 	bl	8001b60 <lcd_goto>
	lcd_string("KOLV:");
 80007d8:	4824      	ldr	r0, [pc, #144]	; (800086c <indication+0xa0>)
 80007da:	f001 f9f7 	bl	8001bcc <lcd_string>
	lcd_number(p_work.number_cycles);
 80007de:	4b24      	ldr	r3, [pc, #144]	; (8000870 <indication+0xa4>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 fa0e 	bl	8001c04 <lcd_number>
	lcd_string(" ");
 80007e8:	4822      	ldr	r0, [pc, #136]	; (8000874 <indication+0xa8>)
 80007ea:	f001 f9ef 	bl	8001bcc <lcd_string>
	lcd_goto(0,1);
 80007ee:	2101      	movs	r1, #1
 80007f0:	2000      	movs	r0, #0
 80007f2:	f001 f9b5 	bl	8001b60 <lcd_goto>
	lcd_string("TEMP:");
 80007f6:	4820      	ldr	r0, [pc, #128]	; (8000878 <indication+0xac>)
 80007f8:	f001 f9e8 	bl	8001bcc <lcd_string>
	lcd_string("0,");
 80007fc:	481f      	ldr	r0, [pc, #124]	; (800087c <indication+0xb0>)
 80007fe:	f001 f9e5 	bl	8001bcc <lcd_string>
	lcd_number(p_work.period);
 8000802:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <indication+0xa4>)
 8000804:	785b      	ldrb	r3, [r3, #1]
 8000806:	4618      	mov	r0, r3
 8000808:	f001 f9fc 	bl	8001c04 <lcd_number>
	lcd_goto(10,1);
 800080c:	2101      	movs	r1, #1
 800080e:	200a      	movs	r0, #10
 8000810:	f001 f9a6 	bl	8001b60 <lcd_goto>
	lcd_string("BAL:");
 8000814:	481a      	ldr	r0, [pc, #104]	; (8000880 <indication+0xb4>)
 8000816:	f001 f9d9 	bl	8001bcc <lcd_string>
	switch (p_work.mode)
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <indication+0xa4>)
 800081c:	78db      	ldrb	r3, [r3, #3]
 800081e:	2b03      	cmp	r3, #3
 8000820:	d822      	bhi.n	8000868 <indication+0x9c>
 8000822:	a201      	add	r2, pc, #4	; (adr r2, 8000828 <indication+0x5c>)
 8000824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000828:	08000839 	.word	0x08000839
 800082c:	08000849 	.word	0x08000849
 8000830:	08000859 	.word	0x08000859
 8000834:	08000859 	.word	0x08000859
		{
			case 0:
				{
					lcd_goto(12, 0);
 8000838:	2100      	movs	r1, #0
 800083a:	200c      	movs	r0, #12
 800083c:	f001 f990 	bl	8001b60 <lcd_goto>
					lcd_string("BEG");
 8000840:	4810      	ldr	r0, [pc, #64]	; (8000884 <indication+0xb8>)
 8000842:	f001 f9c3 	bl	8001bcc <lcd_string>
					break;
 8000846:	e00f      	b.n	8000868 <indication+0x9c>
				}
			case 1:
				{
					lcd_goto(12, 0);
 8000848:	2100      	movs	r1, #0
 800084a:	200c      	movs	r0, #12
 800084c:	f001 f988 	bl	8001b60 <lcd_goto>
					lcd_string("INV");
 8000850:	480d      	ldr	r0, [pc, #52]	; (8000888 <indication+0xbc>)
 8000852:	f001 f9bb 	bl	8001bcc <lcd_string>
					break;
 8000856:	e007      	b.n	8000868 <indication+0x9c>
					}

				}
			case 3:
				{
					lcd_goto(12, 0);
 8000858:	2100      	movs	r1, #0
 800085a:	200c      	movs	r0, #12
 800085c:	f001 f980 	bl	8001b60 <lcd_goto>
					lcd_string("TST");
 8000860:	480a      	ldr	r0, [pc, #40]	; (800088c <indication+0xc0>)
 8000862:	f001 f9b3 	bl	8001bcc <lcd_string>
					break;
 8000866:	bf00      	nop
				}
		}
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	0800746c 	.word	0x0800746c
 8000870:	200000f8 	.word	0x200000f8
 8000874:	08007474 	.word	0x08007474
 8000878:	08007478 	.word	0x08007478
 800087c:	08007480 	.word	0x08007480
 8000880:	08007484 	.word	0x08007484
 8000884:	0800748c 	.word	0x0800748c
 8000888:	08007490 	.word	0x08007490
 800088c:	08007494 	.word	0x08007494

08000890 <RandomNumber>:

void RandomNumber (void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
	srand(time_random);
 8000896:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <RandomNumber+0x68>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	4618      	mov	r0, r3
 800089c:	f005 fd96 	bl	80063cc <srand>
	uint8_t out=0,out_old;
 80008a0:	2300      	movs	r3, #0
 80008a2:	71fb      	strb	r3, [r7, #7]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008a4:	2300      	movs	r3, #0
 80008a6:	717b      	strb	r3, [r7, #5]
 80008a8:	e01b      	b.n	80008e2 <RandomNumber+0x52>
  {
     while(out_old==out)
      {
	    out=(rand()%COUNT_LED);
 80008aa:	f005 fdbd 	bl	8006428 <rand>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <RandomNumber+0x6c>)
 80008b2:	fb83 1302 	smull	r1, r3, r3, r2
 80008b6:	1059      	asrs	r1, r3, #1
 80008b8:	17d3      	asrs	r3, r2, #31
 80008ba:	1ac9      	subs	r1, r1, r3
 80008bc:	460b      	mov	r3, r1
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	440b      	add	r3, r1
 80008c2:	1ad1      	subs	r1, r2, r3
 80008c4:	460b      	mov	r3, r1
 80008c6:	71fb      	strb	r3, [r7, #7]
     while(out_old==out)
 80008c8:	79ba      	ldrb	r2, [r7, #6]
 80008ca:	79fb      	ldrb	r3, [r7, #7]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d0ec      	beq.n	80008aa <RandomNumber+0x1a>
      }
      out_old=out;
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	71bb      	strb	r3, [r7, #6]
     random_numder[i]=out;
 80008d4:	797b      	ldrb	r3, [r7, #5]
 80008d6:	490a      	ldr	r1, [pc, #40]	; (8000900 <RandomNumber+0x70>)
 80008d8:	79fa      	ldrb	r2, [r7, #7]
 80008da:	54ca      	strb	r2, [r1, r3]
  for(uint8_t i=0;i<p_work.number_cycles+1;i++)
 80008dc:	797b      	ldrb	r3, [r7, #5]
 80008de:	3301      	adds	r3, #1
 80008e0:	717b      	strb	r3, [r7, #5]
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <RandomNumber+0x74>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	797a      	ldrb	r2, [r7, #5]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d9ed      	bls.n	80008c8 <RandomNumber+0x38>
  }
}
 80008ec:	bf00      	nop
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000232 	.word	0x20000232
 80008fc:	66666667 	.word	0x66666667
 8000900:	200001c4 	.word	0x200001c4
 8000904:	200000f8 	.word	0x200000f8

08000908 <SetParametrPlay>:
extern  param p_work;
extern const uint8_t temp_numder[7];
extern uint8_t flag_beg,flag_zumer;
extern uint16_t count_timer;
void SetParametrPlay (void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
	uint8_t count_=0;
 800090e:	2300      	movs	r3, #0
 8000910:	71fb      	strb	r3, [r7, #7]
	int i =read_memory(41);
 8000912:	2029      	movs	r0, #41	; 0x29
 8000914:	f002 f850 	bl	80029b8 <read_memory>
 8000918:	4603      	mov	r3, r0
 800091a:	603b      	str	r3, [r7, #0]
	while(bt_ok());
 800091c:	bf00      	nop
 800091e:	f002 f883 	bl	8002a28 <read_adcn>
 8000922:	4603      	mov	r3, r0
 8000924:	2b04      	cmp	r3, #4
 8000926:	d9fa      	bls.n	800091e <SetParametrPlay+0x16>
	HAL_Delay(1000);
 8000928:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800092c:	f002 fd2c 	bl	8003388 <HAL_Delay>
  while(count_<5)
 8000930:	e04e      	b.n	80009d0 <SetParametrPlay+0xc8>
	{
	  count_++;
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	3301      	adds	r3, #1
 8000936:	71fb      	strb	r3, [r7, #7]
      lcd_goto(5,0);
 8000938:	2100      	movs	r1, #0
 800093a:	2005      	movs	r0, #5
 800093c:	f001 f910 	bl	8001b60 <lcd_goto>
      lcd_string("  ");
 8000940:	4864      	ldr	r0, [pc, #400]	; (8000ad4 <SetParametrPlay+0x1cc>)
 8000942:	f001 f943 	bl	8001bcc <lcd_string>
      HAL_Delay(200);
 8000946:	20c8      	movs	r0, #200	; 0xc8
 8000948:	f002 fd1e 	bl	8003388 <HAL_Delay>
      lcd_goto(5,0);
 800094c:	2100      	movs	r1, #0
 800094e:	2005      	movs	r0, #5
 8000950:	f001 f906 	bl	8001b60 <lcd_goto>
      lcd_number(temp_numder[i]);
 8000954:	4a60      	ldr	r2, [pc, #384]	; (8000ad8 <SetParametrPlay+0x1d0>)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	4413      	add	r3, r2
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4618      	mov	r0, r3
 800095e:	f001 f951 	bl	8001c04 <lcd_number>
      HAL_Delay(200);
 8000962:	20c8      	movs	r0, #200	; 0xc8
 8000964:	f002 fd10 	bl	8003388 <HAL_Delay>
     if(bt_plus() && i<6)
 8000968:	f002 f85e 	bl	8002a28 <read_adcn>
 800096c:	4603      	mov	r3, r0
 800096e:	461a      	mov	r2, r3
 8000970:	4b5a      	ldr	r3, [pc, #360]	; (8000adc <SetParametrPlay+0x1d4>)
 8000972:	885b      	ldrh	r3, [r3, #2]
 8000974:	3b0a      	subs	r3, #10
 8000976:	429a      	cmp	r2, r3
 8000978:	db10      	blt.n	800099c <SetParametrPlay+0x94>
 800097a:	f002 f855 	bl	8002a28 <read_adcn>
 800097e:	4603      	mov	r3, r0
 8000980:	461a      	mov	r2, r3
 8000982:	4b56      	ldr	r3, [pc, #344]	; (8000adc <SetParametrPlay+0x1d4>)
 8000984:	885b      	ldrh	r3, [r3, #2]
 8000986:	330a      	adds	r3, #10
 8000988:	429a      	cmp	r2, r3
 800098a:	dc07      	bgt.n	800099c <SetParametrPlay+0x94>
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	2b05      	cmp	r3, #5
 8000990:	dc04      	bgt.n	800099c <SetParametrPlay+0x94>
     {
    	 i++;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	3301      	adds	r3, #1
 8000996:	603b      	str	r3, [r7, #0]
    	 count_=0;
 8000998:	2300      	movs	r3, #0
 800099a:	71fb      	strb	r3, [r7, #7]
     }
     if(bt_minus() && i!=0)
 800099c:	f002 f844 	bl	8002a28 <read_adcn>
 80009a0:	4603      	mov	r3, r0
 80009a2:	461a      	mov	r2, r3
 80009a4:	4b4d      	ldr	r3, [pc, #308]	; (8000adc <SetParametrPlay+0x1d4>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	3b0a      	subs	r3, #10
 80009aa:	429a      	cmp	r2, r3
 80009ac:	db10      	blt.n	80009d0 <SetParametrPlay+0xc8>
 80009ae:	f002 f83b 	bl	8002a28 <read_adcn>
 80009b2:	4603      	mov	r3, r0
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b49      	ldr	r3, [pc, #292]	; (8000adc <SetParametrPlay+0x1d4>)
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	330a      	adds	r3, #10
 80009bc:	429a      	cmp	r2, r3
 80009be:	dc07      	bgt.n	80009d0 <SetParametrPlay+0xc8>
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d004      	beq.n	80009d0 <SetParametrPlay+0xc8>
     {
    	 i--;
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	603b      	str	r3, [r7, #0]
    	 count_=0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	71fb      	strb	r3, [r7, #7]
  while(count_<5)
 80009d0:	79fb      	ldrb	r3, [r7, #7]
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d9ad      	bls.n	8000932 <SetParametrPlay+0x2a>
     }
     }
  if(i!=read_memory(41)) write_memory(41,i);
 80009d6:	2029      	movs	r0, #41	; 0x29
 80009d8:	f001 ffee 	bl	80029b8 <read_memory>
 80009dc:	4603      	mov	r3, r0
 80009de:	461a      	mov	r2, r3
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d005      	beq.n	80009f2 <SetParametrPlay+0xea>
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	4619      	mov	r1, r3
 80009ec:	2029      	movs	r0, #41	; 0x29
 80009ee:	f001 ffff 	bl	80029f0 <write_memory>

  p_work.number_cycles= temp_numder[i];
 80009f2:	4a39      	ldr	r2, [pc, #228]	; (8000ad8 <SetParametrPlay+0x1d0>)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	4413      	add	r3, r2
 80009f8:	781a      	ldrb	r2, [r3, #0]
 80009fa:	4b39      	ldr	r3, [pc, #228]	; (8000ae0 <SetParametrPlay+0x1d8>)
 80009fc:	701a      	strb	r2, [r3, #0]
	  count_=0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	71fb      	strb	r3, [r7, #7]
    i=p_work.period;
 8000a02:	4b37      	ldr	r3, [pc, #220]	; (8000ae0 <SetParametrPlay+0x1d8>)
 8000a04:	785b      	ldrb	r3, [r3, #1]
 8000a06:	603b      	str	r3, [r7, #0]

    while(count_<5)
 8000a08:	e04a      	b.n	8000aa0 <SetParametrPlay+0x198>
    {
          count_++;
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	71fb      	strb	r3, [r7, #7]
          lcd_goto(7,1);
 8000a10:	2101      	movs	r1, #1
 8000a12:	2007      	movs	r0, #7
 8000a14:	f001 f8a4 	bl	8001b60 <lcd_goto>
          lcd_string(" ");
 8000a18:	4832      	ldr	r0, [pc, #200]	; (8000ae4 <SetParametrPlay+0x1dc>)
 8000a1a:	f001 f8d7 	bl	8001bcc <lcd_string>
          HAL_Delay(150);
 8000a1e:	2096      	movs	r0, #150	; 0x96
 8000a20:	f002 fcb2 	bl	8003388 <HAL_Delay>
          lcd_goto(7,1);
 8000a24:	2101      	movs	r1, #1
 8000a26:	2007      	movs	r0, #7
 8000a28:	f001 f89a 	bl	8001b60 <lcd_goto>
          lcd_number(i);
 8000a2c:	6838      	ldr	r0, [r7, #0]
 8000a2e:	f001 f8e9 	bl	8001c04 <lcd_number>
          HAL_Delay(150);
 8000a32:	2096      	movs	r0, #150	; 0x96
 8000a34:	f002 fca8 	bl	8003388 <HAL_Delay>
         if(bt_plus() && i<9)
 8000a38:	f001 fff6 	bl	8002a28 <read_adcn>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b26      	ldr	r3, [pc, #152]	; (8000adc <SetParametrPlay+0x1d4>)
 8000a42:	885b      	ldrh	r3, [r3, #2]
 8000a44:	3b0a      	subs	r3, #10
 8000a46:	429a      	cmp	r2, r3
 8000a48:	db10      	blt.n	8000a6c <SetParametrPlay+0x164>
 8000a4a:	f001 ffed 	bl	8002a28 <read_adcn>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b22      	ldr	r3, [pc, #136]	; (8000adc <SetParametrPlay+0x1d4>)
 8000a54:	885b      	ldrh	r3, [r3, #2]
 8000a56:	330a      	adds	r3, #10
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	dc07      	bgt.n	8000a6c <SetParametrPlay+0x164>
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	2b08      	cmp	r3, #8
 8000a60:	dc04      	bgt.n	8000a6c <SetParametrPlay+0x164>
            {
        	 i++;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	3301      	adds	r3, #1
 8000a66:	603b      	str	r3, [r7, #0]
        	 count_=0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	71fb      	strb	r3, [r7, #7]
            }
         if(bt_minus() && i!=0)
 8000a6c:	f001 ffdc 	bl	8002a28 <read_adcn>
 8000a70:	4603      	mov	r3, r0
 8000a72:	461a      	mov	r2, r3
 8000a74:	4b19      	ldr	r3, [pc, #100]	; (8000adc <SetParametrPlay+0x1d4>)
 8000a76:	881b      	ldrh	r3, [r3, #0]
 8000a78:	3b0a      	subs	r3, #10
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	db10      	blt.n	8000aa0 <SetParametrPlay+0x198>
 8000a7e:	f001 ffd3 	bl	8002a28 <read_adcn>
 8000a82:	4603      	mov	r3, r0
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b15      	ldr	r3, [pc, #84]	; (8000adc <SetParametrPlay+0x1d4>)
 8000a88:	881b      	ldrh	r3, [r3, #0]
 8000a8a:	330a      	adds	r3, #10
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	dc07      	bgt.n	8000aa0 <SetParametrPlay+0x198>
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d004      	beq.n	8000aa0 <SetParametrPlay+0x198>
        	 {
        	   i--;
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	603b      	str	r3, [r7, #0]
        	   count_=0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	71fb      	strb	r3, [r7, #7]
    while(count_<5)
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	d9b1      	bls.n	8000a0a <SetParametrPlay+0x102>
             }
    }
    if(i!=read_memory(100) ) write_memory(100,i);
 8000aa6:	2064      	movs	r0, #100	; 0x64
 8000aa8:	f001 ff86 	bl	80029b8 <read_memory>
 8000aac:	4603      	mov	r3, r0
 8000aae:	461a      	mov	r2, r3
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d005      	beq.n	8000ac2 <SetParametrPlay+0x1ba>
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	4619      	mov	r1, r3
 8000abc:	2064      	movs	r0, #100	; 0x64
 8000abe:	f001 ff97 	bl	80029f0 <write_memory>
    p_work.period=i;
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <SetParametrPlay+0x1d8>)
 8000ac8:	705a      	strb	r2, [r3, #1]
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	08007498 	.word	0x08007498
 8000ad8:	080074d8 	.word	0x080074d8
 8000adc:	200001f8 	.word	0x200001f8
 8000ae0:	200000f8 	.word	0x200000f8
 8000ae4:	0800749c 	.word	0x0800749c

08000ae8 <SetMode>:

void SetMode(void)                              //��������� ������
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
   lcd_goto(0,0);
 8000aec:	2100      	movs	r1, #0
 8000aee:	2000      	movs	r0, #0
 8000af0:	f001 f836 	bl	8001b60 <lcd_goto>
   lcd_string("HACTP. MODE-");
 8000af4:	4841      	ldr	r0, [pc, #260]	; (8000bfc <SetMode+0x114>)
 8000af6:	f001 f869 	bl	8001bcc <lcd_string>
   while(!(bt_ok()))
 8000afa:	e063      	b.n	8000bc4 <SetMode+0xdc>
   {
	   	if(bt_plus() && p_work.mode<3 ) p_work.mode++;
 8000afc:	f001 ff94 	bl	8002a28 <read_adcn>
 8000b00:	4603      	mov	r3, r0
 8000b02:	461a      	mov	r2, r3
 8000b04:	4b3e      	ldr	r3, [pc, #248]	; (8000c00 <SetMode+0x118>)
 8000b06:	885b      	ldrh	r3, [r3, #2]
 8000b08:	3b0a      	subs	r3, #10
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	db12      	blt.n	8000b34 <SetMode+0x4c>
 8000b0e:	f001 ff8b 	bl	8002a28 <read_adcn>
 8000b12:	4603      	mov	r3, r0
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b3a      	ldr	r3, [pc, #232]	; (8000c00 <SetMode+0x118>)
 8000b18:	885b      	ldrh	r3, [r3, #2]
 8000b1a:	330a      	adds	r3, #10
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	dc09      	bgt.n	8000b34 <SetMode+0x4c>
 8000b20:	4b38      	ldr	r3, [pc, #224]	; (8000c04 <SetMode+0x11c>)
 8000b22:	78db      	ldrb	r3, [r3, #3]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d805      	bhi.n	8000b34 <SetMode+0x4c>
 8000b28:	4b36      	ldr	r3, [pc, #216]	; (8000c04 <SetMode+0x11c>)
 8000b2a:	78db      	ldrb	r3, [r3, #3]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	4b34      	ldr	r3, [pc, #208]	; (8000c04 <SetMode+0x11c>)
 8000b32:	70da      	strb	r2, [r3, #3]
    	if(bt_minus() && p_work.mode!=0 ) p_work.mode--;
 8000b34:	f001 ff78 	bl	8002a28 <read_adcn>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	4b30      	ldr	r3, [pc, #192]	; (8000c00 <SetMode+0x118>)
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	3b0a      	subs	r3, #10
 8000b42:	429a      	cmp	r2, r3
 8000b44:	db12      	blt.n	8000b6c <SetMode+0x84>
 8000b46:	f001 ff6f 	bl	8002a28 <read_adcn>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b2c      	ldr	r3, [pc, #176]	; (8000c00 <SetMode+0x118>)
 8000b50:	881b      	ldrh	r3, [r3, #0]
 8000b52:	330a      	adds	r3, #10
 8000b54:	429a      	cmp	r2, r3
 8000b56:	dc09      	bgt.n	8000b6c <SetMode+0x84>
 8000b58:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <SetMode+0x11c>)
 8000b5a:	78db      	ldrb	r3, [r3, #3]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d005      	beq.n	8000b6c <SetMode+0x84>
 8000b60:	4b28      	ldr	r3, [pc, #160]	; (8000c04 <SetMode+0x11c>)
 8000b62:	78db      	ldrb	r3, [r3, #3]
 8000b64:	3b01      	subs	r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <SetMode+0x11c>)
 8000b6a:	70da      	strb	r2, [r3, #3]
        switch (p_work.mode)
 8000b6c:	4b25      	ldr	r3, [pc, #148]	; (8000c04 <SetMode+0x11c>)
 8000b6e:	78db      	ldrb	r3, [r3, #3]
 8000b70:	2b03      	cmp	r3, #3
 8000b72:	d823      	bhi.n	8000bbc <SetMode+0xd4>
 8000b74:	a201      	add	r2, pc, #4	; (adr r2, 8000b7c <SetMode+0x94>)
 8000b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b7a:	bf00      	nop
 8000b7c:	08000b8d 	.word	0x08000b8d
 8000b80:	08000b9d 	.word	0x08000b9d
 8000b84:	08000bad 	.word	0x08000bad
 8000b88:	08000bad 	.word	0x08000bad
    	{
    	 case game_beg:
		         {
			        lcd_goto(12, 0);
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	200c      	movs	r0, #12
 8000b90:	f000 ffe6 	bl	8001b60 <lcd_goto>
    		        lcd_string("BEG");
 8000b94:	481c      	ldr	r0, [pc, #112]	; (8000c08 <SetMode+0x120>)
 8000b96:	f001 f819 	bl	8001bcc <lcd_string>
    		        break;
 8000b9a:	e00f      	b.n	8000bbc <SetMode+0xd4>
    	        }
    	case game_invers:
    			{
    				lcd_goto(12, 0);
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	200c      	movs	r0, #12
 8000ba0:	f000 ffde 	bl	8001b60 <lcd_goto>
    	    		lcd_string("INV");
 8000ba4:	4819      	ldr	r0, [pc, #100]	; (8000c0c <SetMode+0x124>)
 8000ba6:	f001 f811 	bl	8001bcc <lcd_string>
    	    		break;
 8000baa:	e007      	b.n	8000bbc <SetMode+0xd4>
    	    		break;
    				}
    	    	}
    	case test:
    			{
    				lcd_goto(12, 0);
 8000bac:	2100      	movs	r1, #0
 8000bae:	200c      	movs	r0, #12
 8000bb0:	f000 ffd6 	bl	8001b60 <lcd_goto>
    	    		lcd_string("TST");
 8000bb4:	4816      	ldr	r0, [pc, #88]	; (8000c10 <SetMode+0x128>)
 8000bb6:	f001 f809 	bl	8001bcc <lcd_string>
    	    		break;
 8000bba:	bf00      	nop
    	    	}
    	}
      HAL_Delay(500);
 8000bbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bc0:	f002 fbe2 	bl	8003388 <HAL_Delay>
   while(!(bt_ok()))
 8000bc4:	f001 ff30 	bl	8002a28 <read_adcn>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b04      	cmp	r3, #4
 8000bcc:	d896      	bhi.n	8000afc <SetMode+0x14>
    }
    write_memory (40,p_work.mode);
 8000bce:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <SetMode+0x11c>)
 8000bd0:	78db      	ldrb	r3, [r3, #3]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	2028      	movs	r0, #40	; 0x28
 8000bd6:	f001 ff0b 	bl	80029f0 <write_memory>
    lcd_clear();
 8000bda:	f001 f963 	bl	8001ea4 <lcd_clear>
    indication();
 8000bde:	f7ff fdf5 	bl	80007cc <indication>
     while((bt_ok()));
 8000be2:	bf00      	nop
 8000be4:	f001 ff20 	bl	8002a28 <read_adcn>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b04      	cmp	r3, #4
 8000bec:	d9fa      	bls.n	8000be4 <SetMode+0xfc>
   HAL_Delay(300);
 8000bee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000bf2:	f002 fbc9 	bl	8003388 <HAL_Delay>
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	080074a0 	.word	0x080074a0
 8000c00:	200001f8 	.word	0x200001f8
 8000c04:	200000f8 	.word	0x200000f8
 8000c08:	080074b0 	.word	0x080074b0
 8000c0c:	080074b4 	.word	0x080074b4
 8000c10:	080074b8 	.word	0x080074b8

08000c14 <ZumerOk>:

void  ZumerOk(void)
	{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
	   for(int i=0;i<3;i++)
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	e016      	b.n	8000c4e <ZumerOk+0x3a>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c26:	480e      	ldr	r0, [pc, #56]	; (8000c60 <ZumerOk+0x4c>)
 8000c28:	f003 fa62 	bl	80040f0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c2c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c30:	f002 fbaa 	bl	8003388 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c3a:	4809      	ldr	r0, [pc, #36]	; (8000c60 <ZumerOk+0x4c>)
 8000c3c:	f003 fa58 	bl	80040f0 <HAL_GPIO_WritePin>
			HAL_Delay(300);
 8000c40:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000c44:	f002 fba0 	bl	8003388 <HAL_Delay>
	   for(int i=0;i<3;i++)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	607b      	str	r3, [r7, #4]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	dde5      	ble.n	8000c20 <ZumerOk+0xc>
	   }
	}
 8000c54:	bf00      	nop
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40020400 	.word	0x40020400

08000c64 <ZumerError>:
	void ZumerError (void)
	{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c6e:	4807      	ldr	r0, [pc, #28]	; (8000c8c <ZumerError+0x28>)
 8000c70:	f003 fa3e 	bl	80040f0 <HAL_GPIO_WritePin>
		HAL_Delay(2000);
 8000c74:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c78:	f002 fb86 	bl	8003388 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c82:	4802      	ldr	r0, [pc, #8]	; (8000c8c <ZumerError+0x28>)
 8000c84:	f003 fa34 	bl	80040f0 <HAL_GPIO_WritePin>
	}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40020400 	.word	0x40020400

08000c90 <Zumer>:

void Zumer (void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 uint32_t count=0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000c9a:	e008      	b.n	8000cae <Zumer+0x1e>
    {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ca2:	480a      	ldr	r0, [pc, #40]	; (8000ccc <Zumer+0x3c>)
 8000ca4:	f003 fa24 	bl	80040f0 <HAL_GPIO_WritePin>
    	count++;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3301      	adds	r3, #1
 8000cac:	607b      	str	r3, [r7, #4]
    while(count<100000)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a07      	ldr	r2, [pc, #28]	; (8000cd0 <Zumer+0x40>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d9f2      	bls.n	8000c9c <Zumer+0xc>
    }
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cbc:	4803      	ldr	r0, [pc, #12]	; (8000ccc <Zumer+0x3c>)
 8000cbe:	f003 fa17 	bl	80040f0 <HAL_GPIO_WritePin>
 }
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40020400 	.word	0x40020400
 8000cd0:	0001869f 	.word	0x0001869f

08000cd4 <proverka>:

void proverka (uint8_t flag) //���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
  switch(flag)
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	2b09      	cmp	r3, #9
 8000ce4:	f200 809b 	bhi.w	8000e1e <proverka+0x14a>
 8000ce8:	a201      	add	r2, pc, #4	; (adr r2, 8000cf0 <proverka+0x1c>)
 8000cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cee:	bf00      	nop
 8000cf0:	08000d19 	.word	0x08000d19
 8000cf4:	08000d2f 	.word	0x08000d2f
 8000cf8:	08000d45 	.word	0x08000d45
 8000cfc:	08000d5b 	.word	0x08000d5b
 8000d00:	08000d71 	.word	0x08000d71
 8000d04:	08000d87 	.word	0x08000d87
 8000d08:	08000d9d 	.word	0x08000d9d
 8000d0c:	08000db3 	.word	0x08000db3
 8000d10:	08000dc9 	.word	0x08000dc9
 8000d14:	08000de1 	.word	0x08000de1
  {
     case 1:
    	 if(in_one()!=0)
 8000d18:	2101      	movs	r1, #1
 8000d1a:	4843      	ldr	r0, [pc, #268]	; (8000e28 <proverka+0x154>)
 8000d1c:	f003 f9d0 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d068      	beq.n	8000df8 <proverka+0x124>
    	 {
    		 flag_beg=0;
 8000d26:	4b41      	ldr	r3, [pc, #260]	; (8000e2c <proverka+0x158>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
    	 }
    	 break;
 8000d2c:	e064      	b.n	8000df8 <proverka+0x124>
     case 2:
    	 if(in_two()!=0)
 8000d2e:	2102      	movs	r1, #2
 8000d30:	483d      	ldr	r0, [pc, #244]	; (8000e28 <proverka+0x154>)
 8000d32:	f003 f9c5 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d05f      	beq.n	8000dfc <proverka+0x128>
    		 flag_beg=0;
 8000d3c:	4b3b      	ldr	r3, [pc, #236]	; (8000e2c <proverka+0x158>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
         break;
 8000d42:	e05b      	b.n	8000dfc <proverka+0x128>
     case 3:
    	 if(in_three()!=0)
 8000d44:	2104      	movs	r1, #4
 8000d46:	4838      	ldr	r0, [pc, #224]	; (8000e28 <proverka+0x154>)
 8000d48:	f003 f9ba 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d056      	beq.n	8000e00 <proverka+0x12c>
    		 flag_beg=0;
 8000d52:	4b36      	ldr	r3, [pc, #216]	; (8000e2c <proverka+0x158>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d58:	e052      	b.n	8000e00 <proverka+0x12c>
     case 4:
    	 if(in_four()!=0)
 8000d5a:	2108      	movs	r1, #8
 8000d5c:	4832      	ldr	r0, [pc, #200]	; (8000e28 <proverka+0x154>)
 8000d5e:	f003 f9af 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d04d      	beq.n	8000e04 <proverka+0x130>
    		 flag_beg=0;
 8000d68:	4b30      	ldr	r3, [pc, #192]	; (8000e2c <proverka+0x158>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d6e:	e049      	b.n	8000e04 <proverka+0x130>
     case 5:
    	 if(in_five()!=0)
 8000d70:	2110      	movs	r1, #16
 8000d72:	482d      	ldr	r0, [pc, #180]	; (8000e28 <proverka+0x154>)
 8000d74:	f003 f9a4 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d044      	beq.n	8000e08 <proverka+0x134>
    		 flag_beg=0;
 8000d7e:	4b2b      	ldr	r3, [pc, #172]	; (8000e2c <proverka+0x158>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
    	 break;
 8000d84:	e040      	b.n	8000e08 <proverka+0x134>
     case 6:
    	if(in_six()!=0)
 8000d86:	2120      	movs	r1, #32
 8000d88:	4827      	ldr	r0, [pc, #156]	; (8000e28 <proverka+0x154>)
 8000d8a:	f003 f999 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d03b      	beq.n	8000e0c <proverka+0x138>
    		flag_beg=0;
 8000d94:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <proverka+0x158>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
    	break;
 8000d9a:	e037      	b.n	8000e0c <proverka+0x138>

    case 7:
    	if(in_seven()!=0)
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	4822      	ldr	r0, [pc, #136]	; (8000e28 <proverka+0x154>)
 8000da0:	f003 f98e 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d032      	beq.n	8000e10 <proverka+0x13c>
    		flag_beg=0;
 8000daa:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <proverka+0x158>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
    	break;
 8000db0:	e02e      	b.n	8000e10 <proverka+0x13c>
    case 8:
    	if(in_eight()!=0)
 8000db2:	2180      	movs	r1, #128	; 0x80
 8000db4:	481c      	ldr	r0, [pc, #112]	; (8000e28 <proverka+0x154>)
 8000db6:	f003 f983 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d029      	beq.n	8000e14 <proverka+0x140>
    		flag_beg=0;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <proverka+0x158>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
    	break;
 8000dc6:	e025      	b.n	8000e14 <proverka+0x140>
    case 9:
    	if(in_nine()!=0)
 8000dc8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dcc:	4816      	ldr	r0, [pc, #88]	; (8000e28 <proverka+0x154>)
 8000dce:	f003 f977 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d01f      	beq.n	8000e18 <proverka+0x144>
    		flag_beg=0;
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <proverka+0x158>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
    	break;
 8000dde:	e01b      	b.n	8000e18 <proverka+0x144>
    case 10:
    	if(in_ten()!=0)
 8000de0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de4:	4810      	ldr	r0, [pc, #64]	; (8000e28 <proverka+0x154>)
 8000de6:	f003 f96b 	bl	80040c0 <HAL_GPIO_ReadPin>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d015      	beq.n	8000e1c <proverka+0x148>
    		flag_beg=0;
 8000df0:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <proverka+0x158>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	701a      	strb	r2, [r3, #0]
    	break;
 8000df6:	e011      	b.n	8000e1c <proverka+0x148>
    	 break;
 8000df8:	bf00      	nop
 8000dfa:	e010      	b.n	8000e1e <proverka+0x14a>
         break;
 8000dfc:	bf00      	nop
 8000dfe:	e00e      	b.n	8000e1e <proverka+0x14a>
    	 break;
 8000e00:	bf00      	nop
 8000e02:	e00c      	b.n	8000e1e <proverka+0x14a>
    	 break;
 8000e04:	bf00      	nop
 8000e06:	e00a      	b.n	8000e1e <proverka+0x14a>
    	 break;
 8000e08:	bf00      	nop
 8000e0a:	e008      	b.n	8000e1e <proverka+0x14a>
    	break;
 8000e0c:	bf00      	nop
 8000e0e:	e006      	b.n	8000e1e <proverka+0x14a>
    	break;
 8000e10:	bf00      	nop
 8000e12:	e004      	b.n	8000e1e <proverka+0x14a>
    	break;
 8000e14:	bf00      	nop
 8000e16:	e002      	b.n	8000e1e <proverka+0x14a>
    	break;
 8000e18:	bf00      	nop
 8000e1a:	e000      	b.n	8000e1e <proverka+0x14a>
    	break;
 8000e1c:	bf00      	nop
   }
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	20000090 	.word	0x20000090

08000e30 <Beg>:
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
//static uint8_t status=0,counter_beg=0,counter_cicl_beg=0;
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void Beg (void)                                 // ��� ������
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
		if((p_work.timer_game==p_work.period) )
 8000e34:	4b5c      	ldr	r3, [pc, #368]	; (8000fa8 <Beg+0x178>)
 8000e36:	791b      	ldrb	r3, [r3, #4]
 8000e38:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b59      	ldr	r3, [pc, #356]	; (8000fa8 <Beg+0x178>)
 8000e42:	785b      	ldrb	r3, [r3, #1]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d142      	bne.n	8000ece <Beg+0x9e>
		{
			p_work.timer_game=0;
 8000e48:	4a57      	ldr	r2, [pc, #348]	; (8000fa8 <Beg+0x178>)
 8000e4a:	7913      	ldrb	r3, [r2, #4]
 8000e4c:	f36f 0303 	bfc	r3, #0, #4
 8000e50:	7113      	strb	r3, [r2, #4]
			counter_number++;
 8000e52:	4b56      	ldr	r3, [pc, #344]	; (8000fac <Beg+0x17c>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	3301      	adds	r3, #1
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	4b54      	ldr	r3, [pc, #336]	; (8000fac <Beg+0x17c>)
 8000e5c:	701a      	strb	r2, [r3, #0]
			off_all();
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e64:	4852      	ldr	r0, [pc, #328]	; (8000fb0 <Beg+0x180>)
 8000e66:	f003 f943 	bl	80040f0 <HAL_GPIO_WritePin>
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e70:	484f      	ldr	r0, [pc, #316]	; (8000fb0 <Beg+0x180>)
 8000e72:	f003 f93d 	bl	80040f0 <HAL_GPIO_WritePin>
 8000e76:	2200      	movs	r2, #0
 8000e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e7c:	484c      	ldr	r0, [pc, #304]	; (8000fb0 <Beg+0x180>)
 8000e7e:	f003 f937 	bl	80040f0 <HAL_GPIO_WritePin>
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e88:	4849      	ldr	r0, [pc, #292]	; (8000fb0 <Beg+0x180>)
 8000e8a:	f003 f931 	bl	80040f0 <HAL_GPIO_WritePin>
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2104      	movs	r1, #4
 8000e92:	4848      	ldr	r0, [pc, #288]	; (8000fb4 <Beg+0x184>)
 8000e94:	f003 f92c 	bl	80040f0 <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2108      	movs	r1, #8
 8000e9c:	4845      	ldr	r0, [pc, #276]	; (8000fb4 <Beg+0x184>)
 8000e9e:	f003 f927 	bl	80040f0 <HAL_GPIO_WritePin>
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2110      	movs	r1, #16
 8000ea6:	4843      	ldr	r0, [pc, #268]	; (8000fb4 <Beg+0x184>)
 8000ea8:	f003 f922 	bl	80040f0 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	2120      	movs	r1, #32
 8000eb0:	4840      	ldr	r0, [pc, #256]	; (8000fb4 <Beg+0x184>)
 8000eb2:	f003 f91d 	bl	80040f0 <HAL_GPIO_WritePin>
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ebc:	483d      	ldr	r0, [pc, #244]	; (8000fb4 <Beg+0x184>)
 8000ebe:	f003 f917 	bl	80040f0 <HAL_GPIO_WritePin>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ec8:	483a      	ldr	r0, [pc, #232]	; (8000fb4 <Beg+0x184>)
 8000eca:	f003 f911 	bl	80040f0 <HAL_GPIO_WritePin>
		}
		if(counter_number<=p_work.number_cycles )
 8000ece:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <Beg+0x178>)
 8000ed0:	781a      	ldrb	r2, [r3, #0]
 8000ed2:	4b36      	ldr	r3, [pc, #216]	; (8000fac <Beg+0x17c>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d313      	bcc.n	8000f02 <Beg+0xd2>
	    {
			count_timer=0;
 8000eda:	4b37      	ldr	r3, [pc, #220]	; (8000fb8 <Beg+0x188>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	801a      	strh	r2, [r3, #0]
			onLedBeg(random_numder[counter_number]);
 8000ee0:	4b32      	ldr	r3, [pc, #200]	; (8000fac <Beg+0x17c>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	4b35      	ldr	r3, [pc, #212]	; (8000fbc <Beg+0x18c>)
 8000ee8:	5c9b      	ldrb	r3, [r3, r2]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f86e 	bl	8000fcc <onLedBeg>
			chekBotton(random_numder[counter_number]);
 8000ef0:	4b2e      	ldr	r3, [pc, #184]	; (8000fac <Beg+0x17c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b31      	ldr	r3, [pc, #196]	; (8000fbc <Beg+0x18c>)
 8000ef8:	5c9b      	ldrb	r3, [r3, r2]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 f930 	bl	8001160 <chekBotton>
 8000f00:	e03d      	b.n	8000f7e <Beg+0x14e>
	    }
	    else
	    {
	    	off_all();
 8000f02:	2200      	movs	r2, #0
 8000f04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f08:	4829      	ldr	r0, [pc, #164]	; (8000fb0 <Beg+0x180>)
 8000f0a:	f003 f8f1 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f14:	4826      	ldr	r0, [pc, #152]	; (8000fb0 <Beg+0x180>)
 8000f16:	f003 f8eb 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f20:	4823      	ldr	r0, [pc, #140]	; (8000fb0 <Beg+0x180>)
 8000f22:	f003 f8e5 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f26:	2200      	movs	r2, #0
 8000f28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f2c:	4820      	ldr	r0, [pc, #128]	; (8000fb0 <Beg+0x180>)
 8000f2e:	f003 f8df 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f32:	2200      	movs	r2, #0
 8000f34:	2104      	movs	r1, #4
 8000f36:	481f      	ldr	r0, [pc, #124]	; (8000fb4 <Beg+0x184>)
 8000f38:	f003 f8da 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2108      	movs	r1, #8
 8000f40:	481c      	ldr	r0, [pc, #112]	; (8000fb4 <Beg+0x184>)
 8000f42:	f003 f8d5 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f46:	2200      	movs	r2, #0
 8000f48:	2110      	movs	r1, #16
 8000f4a:	481a      	ldr	r0, [pc, #104]	; (8000fb4 <Beg+0x184>)
 8000f4c:	f003 f8d0 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f50:	2200      	movs	r2, #0
 8000f52:	2120      	movs	r1, #32
 8000f54:	4817      	ldr	r0, [pc, #92]	; (8000fb4 <Beg+0x184>)
 8000f56:	f003 f8cb 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f60:	4814      	ldr	r0, [pc, #80]	; (8000fb4 <Beg+0x184>)
 8000f62:	f003 f8c5 	bl	80040f0 <HAL_GPIO_WritePin>
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6c:	4811      	ldr	r0, [pc, #68]	; (8000fb4 <Beg+0x184>)
 8000f6e:	f003 f8bf 	bl	80040f0 <HAL_GPIO_WritePin>
	    	start_play=2;
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <Beg+0x190>)
 8000f74:	2202      	movs	r2, #2
 8000f76:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <Beg+0x194>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
        }
		if(flag_beg==0) p_work.timer_game++;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <Beg+0x198>)
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10d      	bne.n	8000fa2 <Beg+0x172>
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <Beg+0x178>)
 8000f88:	791b      	ldrb	r3, [r3, #4]
 8000f8a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	3301      	adds	r3, #1
 8000f92:	f003 030f 	and.w	r3, r3, #15
 8000f96:	b2d9      	uxtb	r1, r3
 8000f98:	4a03      	ldr	r2, [pc, #12]	; (8000fa8 <Beg+0x178>)
 8000f9a:	7913      	ldrb	r3, [r2, #4]
 8000f9c:	f361 0303 	bfi	r3, r1, #0, #4
 8000fa0:	7113      	strb	r3, [r2, #4]


}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200000f8 	.word	0x200000f8
 8000fac:	20000095 	.word	0x20000095
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	40020400 	.word	0x40020400
 8000fb8:	20000092 	.word	0x20000092
 8000fbc:	200001c4 	.word	0x200001c4
 8000fc0:	20000094 	.word	0x20000094
 8000fc4:	20000096 	.word	0x20000096
 8000fc8:	20000090 	.word	0x20000090

08000fcc <onLedBeg>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
void onLedBeg (uint8_t on)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
	switch(on)
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	2b09      	cmp	r3, #9
 8000fda:	d859      	bhi.n	8001090 <onLedBeg+0xc4>
 8000fdc:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <onLedBeg+0x18>)
 8000fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe2:	bf00      	nop
 8000fe4:	0800100d 	.word	0x0800100d
 8000fe8:	0800101b 	.word	0x0800101b
 8000fec:	08001029 	.word	0x08001029
 8000ff0:	08001037 	.word	0x08001037
 8000ff4:	08001045 	.word	0x08001045
 8000ff8:	08001051 	.word	0x08001051
 8000ffc:	0800105d 	.word	0x0800105d
 8001000:	08001069 	.word	0x08001069
 8001004:	08001075 	.word	0x08001075
 8001008:	08001083 	.word	0x08001083
	{
		case 0:
			on_one();
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001012:	4821      	ldr	r0, [pc, #132]	; (8001098 <onLedBeg+0xcc>)
 8001014:	f003 f86c 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001018:	e03a      	b.n	8001090 <onLedBeg+0xc4>
		case 1:
			on_two();
 800101a:	2201      	movs	r2, #1
 800101c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001020:	481d      	ldr	r0, [pc, #116]	; (8001098 <onLedBeg+0xcc>)
 8001022:	f003 f865 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001026:	e033      	b.n	8001090 <onLedBeg+0xc4>
		case 2:
			on_three();
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102e:	481a      	ldr	r0, [pc, #104]	; (8001098 <onLedBeg+0xcc>)
 8001030:	f003 f85e 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001034:	e02c      	b.n	8001090 <onLedBeg+0xc4>
		case 3:
			on_four();
 8001036:	2201      	movs	r2, #1
 8001038:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103c:	4816      	ldr	r0, [pc, #88]	; (8001098 <onLedBeg+0xcc>)
 800103e:	f003 f857 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001042:	e025      	b.n	8001090 <onLedBeg+0xc4>
		case 4:
			on_five();
 8001044:	2201      	movs	r2, #1
 8001046:	2104      	movs	r1, #4
 8001048:	4814      	ldr	r0, [pc, #80]	; (800109c <onLedBeg+0xd0>)
 800104a:	f003 f851 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 800104e:	e01f      	b.n	8001090 <onLedBeg+0xc4>
		case 5:
			on_six();
 8001050:	2201      	movs	r2, #1
 8001052:	2108      	movs	r1, #8
 8001054:	4811      	ldr	r0, [pc, #68]	; (800109c <onLedBeg+0xd0>)
 8001056:	f003 f84b 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 800105a:	e019      	b.n	8001090 <onLedBeg+0xc4>
		case 6:
			on_seven();
 800105c:	2201      	movs	r2, #1
 800105e:	2110      	movs	r1, #16
 8001060:	480e      	ldr	r0, [pc, #56]	; (800109c <onLedBeg+0xd0>)
 8001062:	f003 f845 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001066:	e013      	b.n	8001090 <onLedBeg+0xc4>
		case 7:
			on_eight();
 8001068:	2201      	movs	r2, #1
 800106a:	2120      	movs	r1, #32
 800106c:	480b      	ldr	r0, [pc, #44]	; (800109c <onLedBeg+0xd0>)
 800106e:	f003 f83f 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001072:	e00d      	b.n	8001090 <onLedBeg+0xc4>
		case 8:
			on_nine();
 8001074:	2201      	movs	r2, #1
 8001076:	f44f 7180 	mov.w	r1, #256	; 0x100
 800107a:	4808      	ldr	r0, [pc, #32]	; (800109c <onLedBeg+0xd0>)
 800107c:	f003 f838 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001080:	e006      	b.n	8001090 <onLedBeg+0xc4>
		case 9:
			on_ten();
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <onLedBeg+0xd0>)
 800108a:	f003 f831 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 800108e:	bf00      	nop
	}
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40020000 	.word	0x40020000
 800109c:	40020400 	.word	0x40020400

080010a0 <ifBottonOn>:

void ifBottonOn (uint8_t n)    // ���� ��������� ������ ������
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 80010aa:	4b29      	ldr	r3, [pc, #164]	; (8001150 <ifBottonOn+0xb0>)
 80010ac:	789b      	ldrb	r3, [r3, #2]
 80010ae:	3301      	adds	r3, #1
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b27      	ldr	r3, [pc, #156]	; (8001150 <ifBottonOn+0xb0>)
 80010b4:	709a      	strb	r2, [r3, #2]
	  off_all();
 80010b6:	2200      	movs	r2, #0
 80010b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010bc:	4825      	ldr	r0, [pc, #148]	; (8001154 <ifBottonOn+0xb4>)
 80010be:	f003 f817 	bl	80040f0 <HAL_GPIO_WritePin>
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010c8:	4822      	ldr	r0, [pc, #136]	; (8001154 <ifBottonOn+0xb4>)
 80010ca:	f003 f811 	bl	80040f0 <HAL_GPIO_WritePin>
 80010ce:	2200      	movs	r2, #0
 80010d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d4:	481f      	ldr	r0, [pc, #124]	; (8001154 <ifBottonOn+0xb4>)
 80010d6:	f003 f80b 	bl	80040f0 <HAL_GPIO_WritePin>
 80010da:	2200      	movs	r2, #0
 80010dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e0:	481c      	ldr	r0, [pc, #112]	; (8001154 <ifBottonOn+0xb4>)
 80010e2:	f003 f805 	bl	80040f0 <HAL_GPIO_WritePin>
 80010e6:	2200      	movs	r2, #0
 80010e8:	2104      	movs	r1, #4
 80010ea:	481b      	ldr	r0, [pc, #108]	; (8001158 <ifBottonOn+0xb8>)
 80010ec:	f003 f800 	bl	80040f0 <HAL_GPIO_WritePin>
 80010f0:	2200      	movs	r2, #0
 80010f2:	2108      	movs	r1, #8
 80010f4:	4818      	ldr	r0, [pc, #96]	; (8001158 <ifBottonOn+0xb8>)
 80010f6:	f002 fffb 	bl	80040f0 <HAL_GPIO_WritePin>
 80010fa:	2200      	movs	r2, #0
 80010fc:	2110      	movs	r1, #16
 80010fe:	4816      	ldr	r0, [pc, #88]	; (8001158 <ifBottonOn+0xb8>)
 8001100:	f002 fff6 	bl	80040f0 <HAL_GPIO_WritePin>
 8001104:	2200      	movs	r2, #0
 8001106:	2120      	movs	r1, #32
 8001108:	4813      	ldr	r0, [pc, #76]	; (8001158 <ifBottonOn+0xb8>)
 800110a:	f002 fff1 	bl	80040f0 <HAL_GPIO_WritePin>
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001114:	4810      	ldr	r0, [pc, #64]	; (8001158 <ifBottonOn+0xb8>)
 8001116:	f002 ffeb 	bl	80040f0 <HAL_GPIO_WritePin>
 800111a:	2200      	movs	r2, #0
 800111c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <ifBottonOn+0xb8>)
 8001122:	f002 ffe5 	bl	80040f0 <HAL_GPIO_WritePin>
	  flag_beg=n+1;
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	3301      	adds	r3, #1
 800112a:	b2da      	uxtb	r2, r3
 800112c:	4b0b      	ldr	r3, [pc, #44]	; (800115c <ifBottonOn+0xbc>)
 800112e:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <ifBottonOn+0xb0>)
 8001132:	785b      	ldrb	r3, [r3, #1]
 8001134:	f003 030f 	and.w	r3, r3, #15
 8001138:	b2d9      	uxtb	r1, r3
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <ifBottonOn+0xb0>)
 800113c:	7913      	ldrb	r3, [r2, #4]
 800113e:	f361 0303 	bfi	r3, r1, #0, #4
 8001142:	7113      	strb	r3, [r2, #4]
	  Zumer();
 8001144:	f7ff fda4 	bl	8000c90 <Zumer>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200000f8 	.word	0x200000f8
 8001154:	40020000 	.word	0x40020000
 8001158:	40020400 	.word	0x40020400
 800115c:	20000090 	.word	0x20000090

08001160 <chekBotton>:

void chekBotton (uint8_t bot)   /// �������� ������ �� ������
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	b29b      	uxth	r3, r3
 800116e:	4619      	mov	r1, r3
 8001170:	4806      	ldr	r0, [pc, #24]	; (800118c <chekBotton+0x2c>)
 8001172:	f001 ff73 	bl	800305c <chekInputBotton>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d003      	beq.n	8001184 <chekBotton+0x24>
		ifBottonOn(bot);
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff8e 	bl	80010a0 <ifBottonOn>
}
 8001184:	bf00      	nop
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40020000 	.word	0x40020000

08001190 <randomNumberDuble>:
extern uint8_t flag_beg,flag_zumer,time_random,counter_number,start_play;
extern uint16_t count_timer;
extern uint8_t rand_number_duble_one[50],rand_number_duble_two[50]; //    .

void randomNumberDuble (void)         //    
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
	uint8_t out=0,out_old;
 8001196:	2300      	movs	r3, #0
 8001198:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 800119a:	2301      	movs	r3, #1
 800119c:	717b      	strb	r3, [r7, #5]
 800119e:	e044      	b.n	800122a <randomNumberDuble+0x9a>
	{
		 if(time_random>50) {time_random=0;} else {time_random++;}
 80011a0:	4b39      	ldr	r3, [pc, #228]	; (8001288 <randomNumberDuble+0xf8>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b32      	cmp	r3, #50	; 0x32
 80011a6:	d903      	bls.n	80011b0 <randomNumberDuble+0x20>
 80011a8:	4b37      	ldr	r3, [pc, #220]	; (8001288 <randomNumberDuble+0xf8>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	e005      	b.n	80011bc <randomNumberDuble+0x2c>
 80011b0:	4b35      	ldr	r3, [pc, #212]	; (8001288 <randomNumberDuble+0xf8>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b33      	ldr	r3, [pc, #204]	; (8001288 <randomNumberDuble+0xf8>)
 80011ba:	701a      	strb	r2, [r3, #0]
		 time_random++;
 80011bc:	4b32      	ldr	r3, [pc, #200]	; (8001288 <randomNumberDuble+0xf8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	3301      	adds	r3, #1
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b30      	ldr	r3, [pc, #192]	; (8001288 <randomNumberDuble+0xf8>)
 80011c6:	701a      	strb	r2, [r3, #0]
		out=(rand()%5);
 80011c8:	f005 f92e 	bl	8006428 <rand>
 80011cc:	4602      	mov	r2, r0
 80011ce:	4b2f      	ldr	r3, [pc, #188]	; (800128c <randomNumberDuble+0xfc>)
 80011d0:	fb83 1302 	smull	r1, r3, r3, r2
 80011d4:	1059      	asrs	r1, r3, #1
 80011d6:	17d3      	asrs	r3, r2, #31
 80011d8:	1ac9      	subs	r1, r1, r3
 80011da:	460b      	mov	r3, r1
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	440b      	add	r3, r1
 80011e0:	1ad1      	subs	r1, r2, r3
 80011e2:	460b      	mov	r3, r1
 80011e4:	71fb      	strb	r3, [r7, #7]
		srand(time_random);
 80011e6:	4b28      	ldr	r3, [pc, #160]	; (8001288 <randomNumberDuble+0xf8>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f005 f8ee 	bl	80063cc <srand>
	    while(out_old==out)
 80011f0:	e00e      	b.n	8001210 <randomNumberDuble+0x80>
	    {
	    	out=(rand()%5);
 80011f2:	f005 f919 	bl	8006428 <rand>
 80011f6:	4602      	mov	r2, r0
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <randomNumberDuble+0xfc>)
 80011fa:	fb83 1302 	smull	r1, r3, r3, r2
 80011fe:	1059      	asrs	r1, r3, #1
 8001200:	17d3      	asrs	r3, r2, #31
 8001202:	1ac9      	subs	r1, r1, r3
 8001204:	460b      	mov	r3, r1
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	440b      	add	r3, r1
 800120a:	1ad1      	subs	r1, r2, r3
 800120c:	460b      	mov	r3, r1
 800120e:	71fb      	strb	r3, [r7, #7]
	    while(out_old==out)
 8001210:	79ba      	ldrb	r2, [r7, #6]
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	429a      	cmp	r2, r3
 8001216:	d0ec      	beq.n	80011f2 <randomNumberDuble+0x62>
	    }
	    out_old=out;
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	71bb      	strb	r3, [r7, #6]
	    rand_number_duble_one[i]=out;
 800121c:	797b      	ldrb	r3, [r7, #5]
 800121e:	491c      	ldr	r1, [pc, #112]	; (8001290 <randomNumberDuble+0x100>)
 8001220:	79fa      	ldrb	r2, [r7, #7]
 8001222:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001224:	797b      	ldrb	r3, [r7, #5]
 8001226:	3301      	adds	r3, #1
 8001228:	717b      	strb	r3, [r7, #5]
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <randomNumberDuble+0x104>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	797a      	ldrb	r2, [r7, #5]
 8001230:	429a      	cmp	r2, r3
 8001232:	d9b5      	bls.n	80011a0 <randomNumberDuble+0x10>
	}
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 8001234:	2301      	movs	r3, #1
 8001236:	713b      	strb	r3, [r7, #4]
 8001238:	e01b      	b.n	8001272 <randomNumberDuble+0xe2>
	{
		while(out_old==out)
		{
			out=(rand()%5);
 800123a:	f005 f8f5 	bl	8006428 <rand>
 800123e:	4602      	mov	r2, r0
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <randomNumberDuble+0xfc>)
 8001242:	fb83 1302 	smull	r1, r3, r3, r2
 8001246:	1059      	asrs	r1, r3, #1
 8001248:	17d3      	asrs	r3, r2, #31
 800124a:	1ac9      	subs	r1, r1, r3
 800124c:	460b      	mov	r3, r1
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	440b      	add	r3, r1
 8001252:	1ad1      	subs	r1, r2, r3
 8001254:	460b      	mov	r3, r1
 8001256:	71fb      	strb	r3, [r7, #7]
		while(out_old==out)
 8001258:	79ba      	ldrb	r2, [r7, #6]
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	429a      	cmp	r2, r3
 800125e:	d0ec      	beq.n	800123a <randomNumberDuble+0xaa>
		}
		out_old=out;
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	71bb      	strb	r3, [r7, #6]
		rand_number_duble_two[i]=out;
 8001264:	793b      	ldrb	r3, [r7, #4]
 8001266:	490c      	ldr	r1, [pc, #48]	; (8001298 <randomNumberDuble+0x108>)
 8001268:	79fa      	ldrb	r2, [r7, #7]
 800126a:	54ca      	strb	r2, [r1, r3]
	for(uint8_t i=1;i<=p_work.number_cycles;i++)
 800126c:	793b      	ldrb	r3, [r7, #4]
 800126e:	3301      	adds	r3, #1
 8001270:	713b      	strb	r3, [r7, #4]
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <randomNumberDuble+0x104>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	793a      	ldrb	r2, [r7, #4]
 8001278:	429a      	cmp	r2, r3
 800127a:	d9ed      	bls.n	8001258 <randomNumberDuble+0xc8>
	}
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000232 	.word	0x20000232
 800128c:	66666667 	.word	0x66666667
 8001290:	20000200 	.word	0x20000200
 8001294:	200000f8 	.word	0x200000f8
 8001298:	20000148 	.word	0x20000148

0800129c <out>:

int out (uint8_t one,uint8_t two)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	460a      	mov	r2, r1
 80012a6:	71fb      	strb	r3, [r7, #7]
 80012a8:	4613      	mov	r3, r2
 80012aa:	71bb      	strb	r3, [r7, #6]
	uint8_t chek=0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
    switch(one)
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d84d      	bhi.n	8001354 <out+0xb8>
 80012b8:	a201      	add	r2, pc, #4	; (adr r2, 80012c0 <out+0x24>)
 80012ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012be:	bf00      	nop
 80012c0:	080012d5 	.word	0x080012d5
 80012c4:	080012eb 	.word	0x080012eb
 80012c8:	08001301 	.word	0x08001301
 80012cc:	08001317 	.word	0x08001317
 80012d0:	0800132d 	.word	0x0800132d
	{
    	case 1:
    		if(in_one()!=0)
 80012d4:	2101      	movs	r1, #1
 80012d6:	484c      	ldr	r0, [pc, #304]	; (8001408 <out+0x16c>)
 80012d8:	f002 fef2 	bl	80040c0 <HAL_GPIO_ReadPin>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d02f      	beq.n	8001342 <out+0xa6>
    			chek++;
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	3301      	adds	r3, #1
 80012e6:	73fb      	strb	r3, [r7, #15]
    		break;
 80012e8:	e02b      	b.n	8001342 <out+0xa6>
    	case 2:
    		if(in_two()!=0)
 80012ea:	2102      	movs	r1, #2
 80012ec:	4846      	ldr	r0, [pc, #280]	; (8001408 <out+0x16c>)
 80012ee:	f002 fee7 	bl	80040c0 <HAL_GPIO_ReadPin>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d026      	beq.n	8001346 <out+0xaa>
    			chek++;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	3301      	adds	r3, #1
 80012fc:	73fb      	strb	r3, [r7, #15]
    		break;
 80012fe:	e022      	b.n	8001346 <out+0xaa>
    	case 3:
    		if(in_three()!=0)
 8001300:	2104      	movs	r1, #4
 8001302:	4841      	ldr	r0, [pc, #260]	; (8001408 <out+0x16c>)
 8001304:	f002 fedc 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d01d      	beq.n	800134a <out+0xae>
    			chek++;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	3301      	adds	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001314:	e019      	b.n	800134a <out+0xae>
    	case 4:
    		if(in_four()!=0)
 8001316:	2108      	movs	r1, #8
 8001318:	483b      	ldr	r0, [pc, #236]	; (8001408 <out+0x16c>)
 800131a:	f002 fed1 	bl	80040c0 <HAL_GPIO_ReadPin>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d014      	beq.n	800134e <out+0xb2>
    			chek++;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	3301      	adds	r3, #1
 8001328:	73fb      	strb	r3, [r7, #15]
  		   break;
 800132a:	e010      	b.n	800134e <out+0xb2>
    	case 5:
    		if(in_five()!=0)
 800132c:	2110      	movs	r1, #16
 800132e:	4836      	ldr	r0, [pc, #216]	; (8001408 <out+0x16c>)
 8001330:	f002 fec6 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00b      	beq.n	8001352 <out+0xb6>
    			chek++;
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	3301      	adds	r3, #1
 800133e:	73fb      	strb	r3, [r7, #15]
  		   break;
 8001340:	e007      	b.n	8001352 <out+0xb6>
    		break;
 8001342:	bf00      	nop
 8001344:	e006      	b.n	8001354 <out+0xb8>
    		break;
 8001346:	bf00      	nop
 8001348:	e004      	b.n	8001354 <out+0xb8>
  		   break;
 800134a:	bf00      	nop
 800134c:	e002      	b.n	8001354 <out+0xb8>
  		   break;
 800134e:	bf00      	nop
 8001350:	e000      	b.n	8001354 <out+0xb8>
  		   break;
 8001352:	bf00      	nop
	}

    switch(two)
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	3b01      	subs	r3, #1
 8001358:	2b04      	cmp	r3, #4
 800135a:	d84f      	bhi.n	80013fc <out+0x160>
 800135c:	a201      	add	r2, pc, #4	; (adr r2, 8001364 <out+0xc8>)
 800135e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001362:	bf00      	nop
 8001364:	08001379 	.word	0x08001379
 8001368:	0800138f 	.word	0x0800138f
 800136c:	080013a5 	.word	0x080013a5
 8001370:	080013bb 	.word	0x080013bb
 8001374:	080013d3 	.word	0x080013d3
	{
		case 1:
			if(in_six()!=0)
 8001378:	2120      	movs	r1, #32
 800137a:	4823      	ldr	r0, [pc, #140]	; (8001408 <out+0x16c>)
 800137c:	f002 fea0 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d031      	beq.n	80013ea <out+0x14e>
				chek++;
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	3301      	adds	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
			break;
 800138c:	e02d      	b.n	80013ea <out+0x14e>
		case 2:
			if(in_seven()!=0)
 800138e:	2140      	movs	r1, #64	; 0x40
 8001390:	481d      	ldr	r0, [pc, #116]	; (8001408 <out+0x16c>)
 8001392:	f002 fe95 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d028      	beq.n	80013ee <out+0x152>
				chek++;
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	3301      	adds	r3, #1
 80013a0:	73fb      	strb	r3, [r7, #15]
			break;
 80013a2:	e024      	b.n	80013ee <out+0x152>
		case 3:
			if(in_eight()!=0)
 80013a4:	2180      	movs	r1, #128	; 0x80
 80013a6:	4818      	ldr	r0, [pc, #96]	; (8001408 <out+0x16c>)
 80013a8:	f002 fe8a 	bl	80040c0 <HAL_GPIO_ReadPin>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d01f      	beq.n	80013f2 <out+0x156>
				chek++;
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	3301      	adds	r3, #1
 80013b6:	73fb      	strb	r3, [r7, #15]
			break;
 80013b8:	e01b      	b.n	80013f2 <out+0x156>
		case 4:
			if(in_nine()!=0)
 80013ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013be:	4812      	ldr	r0, [pc, #72]	; (8001408 <out+0x16c>)
 80013c0:	f002 fe7e 	bl	80040c0 <HAL_GPIO_ReadPin>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d015      	beq.n	80013f6 <out+0x15a>
				chek++;
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	3301      	adds	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]
			break;
 80013d0:	e011      	b.n	80013f6 <out+0x15a>
		case 5:
			if(in_ten()!=0)
 80013d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013d6:	480c      	ldr	r0, [pc, #48]	; (8001408 <out+0x16c>)
 80013d8:	f002 fe72 	bl	80040c0 <HAL_GPIO_ReadPin>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00b      	beq.n	80013fa <out+0x15e>
				chek++;
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	3301      	adds	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
			break;
 80013e8:	e007      	b.n	80013fa <out+0x15e>
			break;
 80013ea:	bf00      	nop
 80013ec:	e006      	b.n	80013fc <out+0x160>
			break;
 80013ee:	bf00      	nop
 80013f0:	e004      	b.n	80013fc <out+0x160>
			break;
 80013f2:	bf00      	nop
 80013f4:	e002      	b.n	80013fc <out+0x160>
			break;
 80013f6:	bf00      	nop
 80013f8:	e000      	b.n	80013fc <out+0x160>
			break;
 80013fa:	bf00      	nop
	}
return chek;
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40020000 	.word	0x40020000

0800140c <duble>:

void duble (void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	if((p_work.timer_game==p_work.period) )
 8001410:	4ba5      	ldr	r3, [pc, #660]	; (80016a8 <duble+0x29c>)
 8001412:	791b      	ldrb	r3, [r3, #4]
 8001414:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001418:	b2db      	uxtb	r3, r3
 800141a:	461a      	mov	r2, r3
 800141c:	4ba2      	ldr	r3, [pc, #648]	; (80016a8 <duble+0x29c>)
 800141e:	785b      	ldrb	r3, [r3, #1]
 8001420:	429a      	cmp	r2, r3
 8001422:	d152      	bne.n	80014ca <duble+0xbe>
	{
		p_work.duble_two_trye=0;
 8001424:	4aa0      	ldr	r2, [pc, #640]	; (80016a8 <duble+0x29c>)
 8001426:	7913      	ldrb	r3, [r2, #4]
 8001428:	f36f 1345 	bfc	r3, #5, #1
 800142c:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_trye=0;
 800142e:	4a9e      	ldr	r2, [pc, #632]	; (80016a8 <duble+0x29c>)
 8001430:	7913      	ldrb	r3, [r2, #4]
 8001432:	f36f 1304 	bfc	r3, #4, #1
 8001436:	7113      	strb	r3, [r2, #4]
		p_work.duble_one_flag=0;
 8001438:	4b9b      	ldr	r3, [pc, #620]	; (80016a8 <duble+0x29c>)
 800143a:	2200      	movs	r2, #0
 800143c:	715a      	strb	r2, [r3, #5]
		p_work.duble_two_flag=0;
 800143e:	4b9a      	ldr	r3, [pc, #616]	; (80016a8 <duble+0x29c>)
 8001440:	2200      	movs	r2, #0
 8001442:	719a      	strb	r2, [r3, #6]
		p_work.timer_game=0;
 8001444:	4a98      	ldr	r2, [pc, #608]	; (80016a8 <duble+0x29c>)
 8001446:	7913      	ldrb	r3, [r2, #4]
 8001448:	f36f 0303 	bfc	r3, #0, #4
 800144c:	7113      	strb	r3, [r2, #4]
		counter_number++;
 800144e:	4b97      	ldr	r3, [pc, #604]	; (80016ac <duble+0x2a0>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b95      	ldr	r3, [pc, #596]	; (80016ac <duble+0x2a0>)
 8001458:	701a      	strb	r2, [r3, #0]
		off_all();
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001460:	4893      	ldr	r0, [pc, #588]	; (80016b0 <duble+0x2a4>)
 8001462:	f002 fe45 	bl	80040f0 <HAL_GPIO_WritePin>
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800146c:	4890      	ldr	r0, [pc, #576]	; (80016b0 <duble+0x2a4>)
 800146e:	f002 fe3f 	bl	80040f0 <HAL_GPIO_WritePin>
 8001472:	2200      	movs	r2, #0
 8001474:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001478:	488d      	ldr	r0, [pc, #564]	; (80016b0 <duble+0x2a4>)
 800147a:	f002 fe39 	bl	80040f0 <HAL_GPIO_WritePin>
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001484:	488a      	ldr	r0, [pc, #552]	; (80016b0 <duble+0x2a4>)
 8001486:	f002 fe33 	bl	80040f0 <HAL_GPIO_WritePin>
 800148a:	2200      	movs	r2, #0
 800148c:	2104      	movs	r1, #4
 800148e:	4889      	ldr	r0, [pc, #548]	; (80016b4 <duble+0x2a8>)
 8001490:	f002 fe2e 	bl	80040f0 <HAL_GPIO_WritePin>
 8001494:	2200      	movs	r2, #0
 8001496:	2108      	movs	r1, #8
 8001498:	4886      	ldr	r0, [pc, #536]	; (80016b4 <duble+0x2a8>)
 800149a:	f002 fe29 	bl	80040f0 <HAL_GPIO_WritePin>
 800149e:	2200      	movs	r2, #0
 80014a0:	2110      	movs	r1, #16
 80014a2:	4884      	ldr	r0, [pc, #528]	; (80016b4 <duble+0x2a8>)
 80014a4:	f002 fe24 	bl	80040f0 <HAL_GPIO_WritePin>
 80014a8:	2200      	movs	r2, #0
 80014aa:	2120      	movs	r1, #32
 80014ac:	4881      	ldr	r0, [pc, #516]	; (80016b4 <duble+0x2a8>)
 80014ae:	f002 fe1f 	bl	80040f0 <HAL_GPIO_WritePin>
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014b8:	487e      	ldr	r0, [pc, #504]	; (80016b4 <duble+0x2a8>)
 80014ba:	f002 fe19 	bl	80040f0 <HAL_GPIO_WritePin>
 80014be:	2200      	movs	r2, #0
 80014c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014c4:	487b      	ldr	r0, [pc, #492]	; (80016b4 <duble+0x2a8>)
 80014c6:	f002 fe13 	bl	80040f0 <HAL_GPIO_WritePin>
	}
	if( counter_number<=p_work.number_cycles )
 80014ca:	4b77      	ldr	r3, [pc, #476]	; (80016a8 <duble+0x29c>)
 80014cc:	781a      	ldrb	r2, [r3, #0]
 80014ce:	4b77      	ldr	r3, [pc, #476]	; (80016ac <duble+0x2a0>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	f0c0 80f6 	bcc.w	80016c4 <duble+0x2b8>
	{
		count_timer=0;
 80014d8:	4b77      	ldr	r3, [pc, #476]	; (80016b8 <duble+0x2ac>)
 80014da:	2200      	movs	r2, #0
 80014dc:	801a      	strh	r2, [r3, #0]
		onLedDouble(rand_number_duble_one[counter_number],rand_number_duble_two[counter_number]);
 80014de:	4b73      	ldr	r3, [pc, #460]	; (80016ac <duble+0x2a0>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4b75      	ldr	r3, [pc, #468]	; (80016bc <duble+0x2b0>)
 80014e6:	5c9b      	ldrb	r3, [r3, r2]
 80014e8:	4a70      	ldr	r2, [pc, #448]	; (80016ac <duble+0x2a0>)
 80014ea:	7812      	ldrb	r2, [r2, #0]
 80014ec:	4611      	mov	r1, r2
 80014ee:	4a74      	ldr	r2, [pc, #464]	; (80016c0 <duble+0x2b4>)
 80014f0:	5c52      	ldrb	r2, [r2, r1]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f000 f9ad 	bl	8001854 <onLedDouble>

	switch(rand_number_duble_one[counter_number])
 80014fa:	4b6c      	ldr	r3, [pc, #432]	; (80016ac <duble+0x2a0>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	4b6e      	ldr	r3, [pc, #440]	; (80016bc <duble+0x2b0>)
 8001502:	5c9b      	ldrb	r3, [r3, r2]
 8001504:	2b04      	cmp	r3, #4
 8001506:	d866      	bhi.n	80015d6 <duble+0x1ca>
 8001508:	a201      	add	r2, pc, #4	; (adr r2, 8001510 <duble+0x104>)
 800150a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800150e:	bf00      	nop
 8001510:	08001525 	.word	0x08001525
 8001514:	08001545 	.word	0x08001545
 8001518:	08001565 	.word	0x08001565
 800151c:	08001585 	.word	0x08001585
 8001520:	080015a5 	.word	0x080015a5
	{
		case 0:
			if(!(in_one()))
 8001524:	2101      	movs	r1, #1
 8001526:	4862      	ldr	r0, [pc, #392]	; (80016b0 <duble+0x2a4>)
 8001528:	f002 fdca 	bl	80040c0 <HAL_GPIO_ReadPin>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d148      	bne.n	80015c4 <duble+0x1b8>
			{
				p_work.duble_one_trye=1;
 8001532:	4a5d      	ldr	r2, [pc, #372]	; (80016a8 <duble+0x29c>)
 8001534:	7913      	ldrb	r3, [r2, #4]
 8001536:	f043 0310 	orr.w	r3, r3, #16
 800153a:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=1;
 800153c:	4b5a      	ldr	r3, [pc, #360]	; (80016a8 <duble+0x29c>)
 800153e:	2201      	movs	r2, #1
 8001540:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001542:	e03f      	b.n	80015c4 <duble+0x1b8>
		case 1:
			if(!(in_two()))
 8001544:	2102      	movs	r1, #2
 8001546:	485a      	ldr	r0, [pc, #360]	; (80016b0 <duble+0x2a4>)
 8001548:	f002 fdba 	bl	80040c0 <HAL_GPIO_ReadPin>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d13a      	bne.n	80015c8 <duble+0x1bc>
			{
				p_work.duble_one_trye=1;
 8001552:	4a55      	ldr	r2, [pc, #340]	; (80016a8 <duble+0x29c>)
 8001554:	7913      	ldrb	r3, [r2, #4]
 8001556:	f043 0310 	orr.w	r3, r3, #16
 800155a:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=2;
 800155c:	4b52      	ldr	r3, [pc, #328]	; (80016a8 <duble+0x29c>)
 800155e:	2202      	movs	r2, #2
 8001560:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001562:	e031      	b.n	80015c8 <duble+0x1bc>
		case 2:
			if(!(in_three()))
 8001564:	2104      	movs	r1, #4
 8001566:	4852      	ldr	r0, [pc, #328]	; (80016b0 <duble+0x2a4>)
 8001568:	f002 fdaa 	bl	80040c0 <HAL_GPIO_ReadPin>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d12c      	bne.n	80015cc <duble+0x1c0>
			{
				p_work.duble_one_trye=1;
 8001572:	4a4d      	ldr	r2, [pc, #308]	; (80016a8 <duble+0x29c>)
 8001574:	7913      	ldrb	r3, [r2, #4]
 8001576:	f043 0310 	orr.w	r3, r3, #16
 800157a:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=3;
 800157c:	4b4a      	ldr	r3, [pc, #296]	; (80016a8 <duble+0x29c>)
 800157e:	2203      	movs	r2, #3
 8001580:	715a      	strb	r2, [r3, #5]
			}
				break;
 8001582:	e023      	b.n	80015cc <duble+0x1c0>
		case 3:
			if(!(in_four()))
 8001584:	2108      	movs	r1, #8
 8001586:	484a      	ldr	r0, [pc, #296]	; (80016b0 <duble+0x2a4>)
 8001588:	f002 fd9a 	bl	80040c0 <HAL_GPIO_ReadPin>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d11e      	bne.n	80015d0 <duble+0x1c4>
			{
				p_work.duble_one_trye=1;
 8001592:	4a45      	ldr	r2, [pc, #276]	; (80016a8 <duble+0x29c>)
 8001594:	7913      	ldrb	r3, [r2, #4]
 8001596:	f043 0310 	orr.w	r3, r3, #16
 800159a:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=4;
 800159c:	4b42      	ldr	r3, [pc, #264]	; (80016a8 <duble+0x29c>)
 800159e:	2204      	movs	r2, #4
 80015a0:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015a2:	e015      	b.n	80015d0 <duble+0x1c4>
		case 4:
			if(!(in_five()))
 80015a4:	2110      	movs	r1, #16
 80015a6:	4842      	ldr	r0, [pc, #264]	; (80016b0 <duble+0x2a4>)
 80015a8:	f002 fd8a 	bl	80040c0 <HAL_GPIO_ReadPin>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d110      	bne.n	80015d4 <duble+0x1c8>
			{
				p_work.duble_one_trye=1;
 80015b2:	4a3d      	ldr	r2, [pc, #244]	; (80016a8 <duble+0x29c>)
 80015b4:	7913      	ldrb	r3, [r2, #4]
 80015b6:	f043 0310 	orr.w	r3, r3, #16
 80015ba:	7113      	strb	r3, [r2, #4]
				p_work.duble_one_flag=5;
 80015bc:	4b3a      	ldr	r3, [pc, #232]	; (80016a8 <duble+0x29c>)
 80015be:	2205      	movs	r2, #5
 80015c0:	715a      	strb	r2, [r3, #5]
			}
				break;
 80015c2:	e007      	b.n	80015d4 <duble+0x1c8>
				break;
 80015c4:	bf00      	nop
 80015c6:	e006      	b.n	80015d6 <duble+0x1ca>
				break;
 80015c8:	bf00      	nop
 80015ca:	e004      	b.n	80015d6 <duble+0x1ca>
				break;
 80015cc:	bf00      	nop
 80015ce:	e002      	b.n	80015d6 <duble+0x1ca>
				break;
 80015d0:	bf00      	nop
 80015d2:	e000      	b.n	80015d6 <duble+0x1ca>
				break;
 80015d4:	bf00      	nop
	}

	switch(rand_number_duble_two[counter_number])     //sekond half
 80015d6:	4b35      	ldr	r3, [pc, #212]	; (80016ac <duble+0x2a0>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <duble+0x2b4>)
 80015de:	5c9b      	ldrb	r3, [r3, r2]
 80015e0:	2b04      	cmp	r3, #4
 80015e2:	f200 80b7 	bhi.w	8001754 <duble+0x348>
 80015e6:	a201      	add	r2, pc, #4	; (adr r2, 80015ec <duble+0x1e0>)
 80015e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ec:	08001601 	.word	0x08001601
 80015f0:	08001623 	.word	0x08001623
 80015f4:	08001645 	.word	0x08001645
 80015f8:	08001665 	.word	0x08001665
 80015fc:	08001687 	.word	0x08001687
	{
		case 0:
			if(!(in_six()))
 8001600:	2120      	movs	r1, #32
 8001602:	482b      	ldr	r0, [pc, #172]	; (80016b0 <duble+0x2a4>)
 8001604:	f002 fd5c 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	f040 8099 	bne.w	8001742 <duble+0x336>
			{
				p_work.duble_two_trye=1;
 8001610:	4a25      	ldr	r2, [pc, #148]	; (80016a8 <duble+0x29c>)
 8001612:	7913      	ldrb	r3, [r2, #4]
 8001614:	f043 0320 	orr.w	r3, r3, #32
 8001618:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=1;
 800161a:	4b23      	ldr	r3, [pc, #140]	; (80016a8 <duble+0x29c>)
 800161c:	2201      	movs	r2, #1
 800161e:	719a      	strb	r2, [r3, #6]
			}
			break;
 8001620:	e08f      	b.n	8001742 <duble+0x336>
		case 1:
			if(!(in_seven()))
 8001622:	2140      	movs	r1, #64	; 0x40
 8001624:	4822      	ldr	r0, [pc, #136]	; (80016b0 <duble+0x2a4>)
 8001626:	f002 fd4b 	bl	80040c0 <HAL_GPIO_ReadPin>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	f040 808a 	bne.w	8001746 <duble+0x33a>
    		{
				p_work.duble_two_trye=1;
 8001632:	4a1d      	ldr	r2, [pc, #116]	; (80016a8 <duble+0x29c>)
 8001634:	7913      	ldrb	r3, [r2, #4]
 8001636:	f043 0320 	orr.w	r3, r3, #32
 800163a:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=2;
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <duble+0x29c>)
 800163e:	2202      	movs	r2, #2
 8001640:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001642:	e080      	b.n	8001746 <duble+0x33a>
		case 2:
			if(!(in_eight()))
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	481a      	ldr	r0, [pc, #104]	; (80016b0 <duble+0x2a4>)
 8001648:	f002 fd3a 	bl	80040c0 <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d17b      	bne.n	800174a <duble+0x33e>
    		{
				p_work.duble_two_trye=1;
 8001652:	4a15      	ldr	r2, [pc, #84]	; (80016a8 <duble+0x29c>)
 8001654:	7913      	ldrb	r3, [r2, #4]
 8001656:	f043 0320 	orr.w	r3, r3, #32
 800165a:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=3;
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <duble+0x29c>)
 800165e:	2203      	movs	r2, #3
 8001660:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001662:	e072      	b.n	800174a <duble+0x33e>
		case 3:
			if(!(in_nine()))
 8001664:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001668:	4811      	ldr	r0, [pc, #68]	; (80016b0 <duble+0x2a4>)
 800166a:	f002 fd29 	bl	80040c0 <HAL_GPIO_ReadPin>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d16c      	bne.n	800174e <duble+0x342>
    		{
				p_work.duble_two_trye=1;
 8001674:	4a0c      	ldr	r2, [pc, #48]	; (80016a8 <duble+0x29c>)
 8001676:	7913      	ldrb	r3, [r2, #4]
 8001678:	f043 0320 	orr.w	r3, r3, #32
 800167c:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=4;
 800167e:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <duble+0x29c>)
 8001680:	2204      	movs	r2, #4
 8001682:	719a      	strb	r2, [r3, #6]
    		}
			break;
 8001684:	e063      	b.n	800174e <duble+0x342>
		case 4:
			if(!(in_ten()))
 8001686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168a:	4809      	ldr	r0, [pc, #36]	; (80016b0 <duble+0x2a4>)
 800168c:	f002 fd18 	bl	80040c0 <HAL_GPIO_ReadPin>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d15d      	bne.n	8001752 <duble+0x346>
    		{
				p_work.duble_two_trye=1;
 8001696:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <duble+0x29c>)
 8001698:	7913      	ldrb	r3, [r2, #4]
 800169a:	f043 0320 	orr.w	r3, r3, #32
 800169e:	7113      	strb	r3, [r2, #4]
				p_work.duble_two_flag=5;
 80016a0:	4b01      	ldr	r3, [pc, #4]	; (80016a8 <duble+0x29c>)
 80016a2:	2205      	movs	r2, #5
 80016a4:	719a      	strb	r2, [r3, #6]
            }
			break;
 80016a6:	e054      	b.n	8001752 <duble+0x346>
 80016a8:	200000f8 	.word	0x200000f8
 80016ac:	20000095 	.word	0x20000095
 80016b0:	40020000 	.word	0x40020000
 80016b4:	40020400 	.word	0x40020400
 80016b8:	20000092 	.word	0x20000092
 80016bc:	20000200 	.word	0x20000200
 80016c0:	20000148 	.word	0x20000148
	}

	}
	else
	{
		off_all();
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ca:	485c      	ldr	r0, [pc, #368]	; (800183c <duble+0x430>)
 80016cc:	f002 fd10 	bl	80040f0 <HAL_GPIO_WritePin>
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d6:	4859      	ldr	r0, [pc, #356]	; (800183c <duble+0x430>)
 80016d8:	f002 fd0a 	bl	80040f0 <HAL_GPIO_WritePin>
 80016dc:	2200      	movs	r2, #0
 80016de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016e2:	4856      	ldr	r0, [pc, #344]	; (800183c <duble+0x430>)
 80016e4:	f002 fd04 	bl	80040f0 <HAL_GPIO_WritePin>
 80016e8:	2200      	movs	r2, #0
 80016ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ee:	4853      	ldr	r0, [pc, #332]	; (800183c <duble+0x430>)
 80016f0:	f002 fcfe 	bl	80040f0 <HAL_GPIO_WritePin>
 80016f4:	2200      	movs	r2, #0
 80016f6:	2104      	movs	r1, #4
 80016f8:	4851      	ldr	r0, [pc, #324]	; (8001840 <duble+0x434>)
 80016fa:	f002 fcf9 	bl	80040f0 <HAL_GPIO_WritePin>
 80016fe:	2200      	movs	r2, #0
 8001700:	2108      	movs	r1, #8
 8001702:	484f      	ldr	r0, [pc, #316]	; (8001840 <duble+0x434>)
 8001704:	f002 fcf4 	bl	80040f0 <HAL_GPIO_WritePin>
 8001708:	2200      	movs	r2, #0
 800170a:	2110      	movs	r1, #16
 800170c:	484c      	ldr	r0, [pc, #304]	; (8001840 <duble+0x434>)
 800170e:	f002 fcef 	bl	80040f0 <HAL_GPIO_WritePin>
 8001712:	2200      	movs	r2, #0
 8001714:	2120      	movs	r1, #32
 8001716:	484a      	ldr	r0, [pc, #296]	; (8001840 <duble+0x434>)
 8001718:	f002 fcea 	bl	80040f0 <HAL_GPIO_WritePin>
 800171c:	2200      	movs	r2, #0
 800171e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001722:	4847      	ldr	r0, [pc, #284]	; (8001840 <duble+0x434>)
 8001724:	f002 fce4 	bl	80040f0 <HAL_GPIO_WritePin>
 8001728:	2200      	movs	r2, #0
 800172a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800172e:	4844      	ldr	r0, [pc, #272]	; (8001840 <duble+0x434>)
 8001730:	f002 fcde 	bl	80040f0 <HAL_GPIO_WritePin>
		start_play=2;
 8001734:	4b43      	ldr	r3, [pc, #268]	; (8001844 <duble+0x438>)
 8001736:	2202      	movs	r2, #2
 8001738:	701a      	strb	r2, [r3, #0]
		flag_zumer=1;
 800173a:	4b43      	ldr	r3, [pc, #268]	; (8001848 <duble+0x43c>)
 800173c:	2201      	movs	r2, #1
 800173e:	701a      	strb	r2, [r3, #0]
 8001740:	e008      	b.n	8001754 <duble+0x348>
			break;
 8001742:	bf00      	nop
 8001744:	e006      	b.n	8001754 <duble+0x348>
			break;
 8001746:	bf00      	nop
 8001748:	e004      	b.n	8001754 <duble+0x348>
			break;
 800174a:	bf00      	nop
 800174c:	e002      	b.n	8001754 <duble+0x348>
			break;
 800174e:	bf00      	nop
 8001750:	e000      	b.n	8001754 <duble+0x348>
			break;
 8001752:	bf00      	nop
	}
	if(p_work.duble_two_trye==1 &&  p_work.duble_one_trye==1 && flag_beg!=10)
 8001754:	4b3d      	ldr	r3, [pc, #244]	; (800184c <duble+0x440>)
 8001756:	791b      	ldrb	r3, [r3, #4]
 8001758:	f003 0320 	and.w	r3, r3, #32
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d057      	beq.n	8001812 <duble+0x406>
 8001762:	4b3a      	ldr	r3, [pc, #232]	; (800184c <duble+0x440>)
 8001764:	791b      	ldrb	r3, [r3, #4]
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d050      	beq.n	8001812 <duble+0x406>
 8001770:	4b37      	ldr	r3, [pc, #220]	; (8001850 <duble+0x444>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b0a      	cmp	r3, #10
 8001776:	d04c      	beq.n	8001812 <duble+0x406>
	{
		p_work.bal++;
 8001778:	4b34      	ldr	r3, [pc, #208]	; (800184c <duble+0x440>)
 800177a:	789b      	ldrb	r3, [r3, #2]
 800177c:	3301      	adds	r3, #1
 800177e:	b2da      	uxtb	r2, r3
 8001780:	4b32      	ldr	r3, [pc, #200]	; (800184c <duble+0x440>)
 8001782:	709a      	strb	r2, [r3, #2]
		off_all();
 8001784:	2200      	movs	r2, #0
 8001786:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800178a:	482c      	ldr	r0, [pc, #176]	; (800183c <duble+0x430>)
 800178c:	f002 fcb0 	bl	80040f0 <HAL_GPIO_WritePin>
 8001790:	2200      	movs	r2, #0
 8001792:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001796:	4829      	ldr	r0, [pc, #164]	; (800183c <duble+0x430>)
 8001798:	f002 fcaa 	bl	80040f0 <HAL_GPIO_WritePin>
 800179c:	2200      	movs	r2, #0
 800179e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017a2:	4826      	ldr	r0, [pc, #152]	; (800183c <duble+0x430>)
 80017a4:	f002 fca4 	bl	80040f0 <HAL_GPIO_WritePin>
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017ae:	4823      	ldr	r0, [pc, #140]	; (800183c <duble+0x430>)
 80017b0:	f002 fc9e 	bl	80040f0 <HAL_GPIO_WritePin>
 80017b4:	2200      	movs	r2, #0
 80017b6:	2104      	movs	r1, #4
 80017b8:	4821      	ldr	r0, [pc, #132]	; (8001840 <duble+0x434>)
 80017ba:	f002 fc99 	bl	80040f0 <HAL_GPIO_WritePin>
 80017be:	2200      	movs	r2, #0
 80017c0:	2108      	movs	r1, #8
 80017c2:	481f      	ldr	r0, [pc, #124]	; (8001840 <duble+0x434>)
 80017c4:	f002 fc94 	bl	80040f0 <HAL_GPIO_WritePin>
 80017c8:	2200      	movs	r2, #0
 80017ca:	2110      	movs	r1, #16
 80017cc:	481c      	ldr	r0, [pc, #112]	; (8001840 <duble+0x434>)
 80017ce:	f002 fc8f 	bl	80040f0 <HAL_GPIO_WritePin>
 80017d2:	2200      	movs	r2, #0
 80017d4:	2120      	movs	r1, #32
 80017d6:	481a      	ldr	r0, [pc, #104]	; (8001840 <duble+0x434>)
 80017d8:	f002 fc8a 	bl	80040f0 <HAL_GPIO_WritePin>
 80017dc:	2200      	movs	r2, #0
 80017de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017e2:	4817      	ldr	r0, [pc, #92]	; (8001840 <duble+0x434>)
 80017e4:	f002 fc84 	bl	80040f0 <HAL_GPIO_WritePin>
 80017e8:	2200      	movs	r2, #0
 80017ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ee:	4814      	ldr	r0, [pc, #80]	; (8001840 <duble+0x434>)
 80017f0:	f002 fc7e 	bl	80040f0 <HAL_GPIO_WritePin>
		Zumer();
 80017f4:	f7ff fa4c 	bl	8000c90 <Zumer>
		flag_beg=10;
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <duble+0x444>)
 80017fa:	220a      	movs	r2, #10
 80017fc:	701a      	strb	r2, [r3, #0]
		p_work.timer_game=p_work.period;
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <duble+0x440>)
 8001800:	785b      	ldrb	r3, [r3, #1]
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	b2d9      	uxtb	r1, r3
 8001808:	4a10      	ldr	r2, [pc, #64]	; (800184c <duble+0x440>)
 800180a:	7913      	ldrb	r3, [r2, #4]
 800180c:	f361 0303 	bfi	r3, r1, #0, #4
 8001810:	7113      	strb	r3, [r2, #4]
	}
	if(flag_beg==0) p_work.timer_game++;
 8001812:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <duble+0x444>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10d      	bne.n	8001836 <duble+0x42a>
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <duble+0x440>)
 800181c:	791b      	ldrb	r3, [r3, #4]
 800181e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001822:	b2db      	uxtb	r3, r3
 8001824:	3301      	adds	r3, #1
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	b2d9      	uxtb	r1, r3
 800182c:	4a07      	ldr	r2, [pc, #28]	; (800184c <duble+0x440>)
 800182e:	7913      	ldrb	r3, [r2, #4]
 8001830:	f361 0303 	bfi	r3, r1, #0, #4
 8001834:	7113      	strb	r3, [r2, #4]
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40020000 	.word	0x40020000
 8001840:	40020400 	.word	0x40020400
 8001844:	20000094 	.word	0x20000094
 8001848:	20000096 	.word	0x20000096
 800184c:	200000f8 	.word	0x200000f8
 8001850:	20000090 	.word	0x20000090

08001854 <onLedDouble>:

void onLedDouble (uint8_t one,uint8_t two)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	460a      	mov	r2, r1
 800185e:	71fb      	strb	r3, [r7, #7]
 8001860:	4613      	mov	r3, r2
 8001862:	71bb      	strb	r3, [r7, #6]
	switch(one)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	2b04      	cmp	r3, #4
 8001868:	d82e      	bhi.n	80018c8 <onLedDouble+0x74>
 800186a:	a201      	add	r2, pc, #4	; (adr r2, 8001870 <onLedDouble+0x1c>)
 800186c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001870:	08001885 	.word	0x08001885
 8001874:	08001893 	.word	0x08001893
 8001878:	080018a1 	.word	0x080018a1
 800187c:	080018af 	.word	0x080018af
 8001880:	080018bd 	.word	0x080018bd
	{
		case 0:
			on_one();
 8001884:	2201      	movs	r2, #1
 8001886:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800188a:	4829      	ldr	r0, [pc, #164]	; (8001930 <onLedDouble+0xdc>)
 800188c:	f002 fc30 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001890:	e01a      	b.n	80018c8 <onLedDouble+0x74>
		case 1:
			on_two();
 8001892:	2201      	movs	r2, #1
 8001894:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001898:	4825      	ldr	r0, [pc, #148]	; (8001930 <onLedDouble+0xdc>)
 800189a:	f002 fc29 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 800189e:	e013      	b.n	80018c8 <onLedDouble+0x74>
		case 2:
			on_three();
 80018a0:	2201      	movs	r2, #1
 80018a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018a6:	4822      	ldr	r0, [pc, #136]	; (8001930 <onLedDouble+0xdc>)
 80018a8:	f002 fc22 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 80018ac:	e00c      	b.n	80018c8 <onLedDouble+0x74>
		case 3:
			on_four();
 80018ae:	2201      	movs	r2, #1
 80018b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018b4:	481e      	ldr	r0, [pc, #120]	; (8001930 <onLedDouble+0xdc>)
 80018b6:	f002 fc1b 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 80018ba:	e005      	b.n	80018c8 <onLedDouble+0x74>
		case 4:
			on_five();
 80018bc:	2201      	movs	r2, #1
 80018be:	2104      	movs	r1, #4
 80018c0:	481c      	ldr	r0, [pc, #112]	; (8001934 <onLedDouble+0xe0>)
 80018c2:	f002 fc15 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 80018c6:	bf00      	nop
	}
	switch(two)
 80018c8:	79bb      	ldrb	r3, [r7, #6]
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	d82c      	bhi.n	8001928 <onLedDouble+0xd4>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <onLedDouble+0x80>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018e9 	.word	0x080018e9
 80018d8:	080018f5 	.word	0x080018f5
 80018dc:	08001901 	.word	0x08001901
 80018e0:	0800190d 	.word	0x0800190d
 80018e4:	0800191b 	.word	0x0800191b
	{
		case 0:
			on_six();
 80018e8:	2201      	movs	r2, #1
 80018ea:	2108      	movs	r1, #8
 80018ec:	4811      	ldr	r0, [pc, #68]	; (8001934 <onLedDouble+0xe0>)
 80018ee:	f002 fbff 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 80018f2:	e019      	b.n	8001928 <onLedDouble+0xd4>
		case 1:
			on_seven();
 80018f4:	2201      	movs	r2, #1
 80018f6:	2110      	movs	r1, #16
 80018f8:	480e      	ldr	r0, [pc, #56]	; (8001934 <onLedDouble+0xe0>)
 80018fa:	f002 fbf9 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 80018fe:	e013      	b.n	8001928 <onLedDouble+0xd4>
		case 2:
			on_eight();
 8001900:	2201      	movs	r2, #1
 8001902:	2120      	movs	r1, #32
 8001904:	480b      	ldr	r0, [pc, #44]	; (8001934 <onLedDouble+0xe0>)
 8001906:	f002 fbf3 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 800190a:	e00d      	b.n	8001928 <onLedDouble+0xd4>
		case 3:
			on_nine();
 800190c:	2201      	movs	r2, #1
 800190e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001912:	4808      	ldr	r0, [pc, #32]	; (8001934 <onLedDouble+0xe0>)
 8001914:	f002 fbec 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001918:	e006      	b.n	8001928 <onLedDouble+0xd4>
		case 4:
			on_ten();
 800191a:	2201      	movs	r2, #1
 800191c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001920:	4804      	ldr	r0, [pc, #16]	; (8001934 <onLedDouble+0xe0>)
 8001922:	f002 fbe5 	bl	80040f0 <HAL_GPIO_WritePin>
		    break;
 8001926:	bf00      	nop
	}
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40020000 	.word	0x40020000
 8001934:	40020400 	.word	0x40020400

08001938 <write_comanda>:
#include"i2c.h"
extern uint8_t ledon,adress_i2c;
uint8_t stringS=4;
void write_comanda(uint8_t comanda)      //-  .
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af02      	add	r7, sp, #8
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
	uint8_t st,ml,tmp; // .
	uint8_t *ptmp=&tmp;
 8001942:	f107 0309 	add.w	r3, r7, #9
 8001946:	60fb      	str	r3, [r7, #12]
	st=(comanda & 0xf0);
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f023 030f 	bic.w	r3, r3, #15
 800194e:	72fb      	strb	r3, [r7, #11]
	ml=((comanda<<4)& 0xf0);
 8001950:	79fb      	ldrb	r3, [r7, #7]
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	72bb      	strb	r3, [r7, #10]
	if (ledon==1)
 8001956:	4b3a      	ldr	r3, [pc, #232]	; (8001a40 <write_comanda+0x108>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d105      	bne.n	800196a <write_comanda+0x32>
	{
		tmp=(st |0x0C);
 800195e:	7afb      	ldrb	r3, [r7, #11]
 8001960:	f043 030c 	orr.w	r3, r3, #12
 8001964:	b2db      	uxtb	r3, r3
 8001966:	727b      	strb	r3, [r7, #9]
 8001968:	e004      	b.n	8001974 <write_comanda+0x3c>
	}
	else
	{
		tmp=(st |0x04);
 800196a:	7afb      	ldrb	r3, [r7, #11]
 800196c:	f043 0304 	orr.w	r3, r3, #4
 8001970:	b2db      	uxtb	r3, r3
 8001972:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001974:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <write_comanda+0x10c>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	b299      	uxth	r1, r3
 800197e:	f04f 33ff 	mov.w	r3, #4294967295
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	482f      	ldr	r0, [pc, #188]	; (8001a48 <write_comanda+0x110>)
 800198a:	f002 fd0f 	bl	80043ac <HAL_I2C_Master_Transmit>
    if (ledon==1)
 800198e:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <write_comanda+0x108>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d105      	bne.n	80019a2 <write_comanda+0x6a>
	{
		tmp=tmp&0xFB;
 8001996:	7a7b      	ldrb	r3, [r7, #9]
 8001998:	f023 0304 	bic.w	r3, r3, #4
 800199c:	b2db      	uxtb	r3, r3
 800199e:	727b      	strb	r3, [r7, #9]
 80019a0:	e004      	b.n	80019ac <write_comanda+0x74>
	}
	else
	{
		tmp=tmp&0xF3;
 80019a2:	7a7b      	ldrb	r3, [r7, #9]
 80019a4:	f023 030c 	bic.w	r3, r3, #12
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	727b      	strb	r3, [r7, #9]
	}
    HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019ac:	4b25      	ldr	r3, [pc, #148]	; (8001a44 <write_comanda+0x10c>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	b299      	uxth	r1, r3
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	9300      	str	r3, [sp, #0]
 80019bc:	2301      	movs	r3, #1
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	4821      	ldr	r0, [pc, #132]	; (8001a48 <write_comanda+0x110>)
 80019c2:	f002 fcf3 	bl	80043ac <HAL_I2C_Master_Transmit>

	if (ledon==1)
 80019c6:	4b1e      	ldr	r3, [pc, #120]	; (8001a40 <write_comanda+0x108>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d105      	bne.n	80019da <write_comanda+0xa2>
	{
		tmp=(ml |0x0C);
 80019ce:	7abb      	ldrb	r3, [r7, #10]
 80019d0:	f043 030c 	orr.w	r3, r3, #12
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	727b      	strb	r3, [r7, #9]
 80019d8:	e004      	b.n	80019e4 <write_comanda+0xac>
	}
	else
	{
		tmp=(ml |0x04);
 80019da:	7abb      	ldrb	r3, [r7, #10]
 80019dc:	f043 0304 	orr.w	r3, r3, #4
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 80019e4:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <write_comanda+0x10c>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	b299      	uxth	r1, r3
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2301      	movs	r3, #1
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	4813      	ldr	r0, [pc, #76]	; (8001a48 <write_comanda+0x110>)
 80019fa:	f002 fcd7 	bl	80043ac <HAL_I2C_Master_Transmit>

	if (ledon==1)
 80019fe:	4b10      	ldr	r3, [pc, #64]	; (8001a40 <write_comanda+0x108>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d105      	bne.n	8001a12 <write_comanda+0xda>
	{
		tmp=tmp&0xFB;
 8001a06:	7a7b      	ldrb	r3, [r7, #9]
 8001a08:	f023 0304 	bic.w	r3, r3, #4
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	727b      	strb	r3, [r7, #9]
 8001a10:	e004      	b.n	8001a1c <write_comanda+0xe4>
	}
	else
	{
		tmp=tmp&0xF3;
 8001a12:	7a7b      	ldrb	r3, [r7, #9]
 8001a14:	f023 030c 	bic.w	r3, r3, #12
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <write_comanda+0x10c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	b299      	uxth	r1, r3
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	9300      	str	r3, [sp, #0]
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	4805      	ldr	r0, [pc, #20]	; (8001a48 <write_comanda+0x110>)
 8001a32:	f002 fcbb 	bl	80043ac <HAL_I2C_Master_Transmit>
}
 8001a36:	bf00      	nop
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000001 	.word	0x20000001
 8001a44:	2000017a 	.word	0x2000017a
 8001a48:	200000a4 	.word	0x200000a4

08001a4c <write_data>:

void write_data (uint8_t data)               // .
{  uint8_t st,ml,tmp;
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af02      	add	r7, sp, #8
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
   uint8_t *ptmp=&tmp;
 8001a56:	f107 0309 	add.w	r3, r7, #9
 8001a5a:	60fb      	str	r3, [r7, #12]
	st=(data & 0xf0);
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f023 030f 	bic.w	r3, r3, #15
 8001a62:	72fb      	strb	r3, [r7, #11]
	ml=((data<<4)& 0xF0);
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	72bb      	strb	r3, [r7, #10]
 if (ledon==1)
 8001a6a:	4b3a      	ldr	r3, [pc, #232]	; (8001b54 <write_data+0x108>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d105      	bne.n	8001a7e <write_data+0x32>
	{
		tmp=(st |0x0D);
 8001a72:	7afb      	ldrb	r3, [r7, #11]
 8001a74:	f043 030d 	orr.w	r3, r3, #13
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	727b      	strb	r3, [r7, #9]
 8001a7c:	e004      	b.n	8001a88 <write_data+0x3c>
	}
	else
	{
		tmp=(st |0x05);
 8001a7e:	7afb      	ldrb	r3, [r7, #11]
 8001a80:	f043 0305 	orr.w	r3, r3, #5
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001a88:	4b33      	ldr	r3, [pc, #204]	; (8001b58 <write_data+0x10c>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	b299      	uxth	r1, r3
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	2301      	movs	r3, #1
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	482f      	ldr	r0, [pc, #188]	; (8001b5c <write_data+0x110>)
 8001a9e:	f002 fc85 	bl	80043ac <HAL_I2C_Master_Transmit>
  if (ledon==1)
 8001aa2:	4b2c      	ldr	r3, [pc, #176]	; (8001b54 <write_data+0x108>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d105      	bne.n	8001ab6 <write_data+0x6a>
	{
		tmp=tmp&0xfB;
 8001aaa:	7a7b      	ldrb	r3, [r7, #9]
 8001aac:	f023 0304 	bic.w	r3, r3, #4
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	727b      	strb	r3, [r7, #9]
 8001ab4:	e004      	b.n	8001ac0 <write_data+0x74>
	}
	else
	{
		tmp=tmp&0xf3;
 8001ab6:	7a7b      	ldrb	r3, [r7, #9]
 8001ab8:	f023 030c 	bic.w	r3, r3, #12
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	727b      	strb	r3, [r7, #9]
	}
  HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <write_data+0x10c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	b299      	uxth	r1, r3
 8001aca:	f04f 33ff 	mov.w	r3, #4294967295
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	4821      	ldr	r0, [pc, #132]	; (8001b5c <write_data+0x110>)
 8001ad6:	f002 fc69 	bl	80043ac <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001ada:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <write_data+0x108>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d105      	bne.n	8001aee <write_data+0xa2>
	{tmp=(ml |0x0d);
 8001ae2:	7abb      	ldrb	r3, [r7, #10]
 8001ae4:	f043 030d 	orr.w	r3, r3, #13
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	727b      	strb	r3, [r7, #9]
 8001aec:	e004      	b.n	8001af8 <write_data+0xac>
	}
	else
	{
		tmp=(ml |0x05);
 8001aee:	7abb      	ldrb	r3, [r7, #10]
 8001af0:	f043 0305 	orr.w	r3, r3, #5
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001af8:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <write_data+0x10c>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	b299      	uxth	r1, r3
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	4813      	ldr	r0, [pc, #76]	; (8001b5c <write_data+0x110>)
 8001b0e:	f002 fc4d 	bl	80043ac <HAL_I2C_Master_Transmit>

	if (ledon==1)
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <write_data+0x108>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d105      	bne.n	8001b26 <write_data+0xda>
	{
		tmp=tmp&0xfb;
 8001b1a:	7a7b      	ldrb	r3, [r7, #9]
 8001b1c:	f023 0304 	bic.w	r3, r3, #4
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	727b      	strb	r3, [r7, #9]
 8001b24:	e004      	b.n	8001b30 <write_data+0xe4>
	}
	else
	{
		tmp=tmp&0xf3;
 8001b26:	7a7b      	ldrb	r3, [r7, #9]
 8001b28:	f023 030c 	bic.w	r3, r3, #12
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	727b      	strb	r3, [r7, #9]
	}
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1, ptmp, 1, HAL_MAX_DELAY);
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <write_data+0x10c>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	b299      	uxth	r1, r3
 8001b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2301      	movs	r3, #1
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <write_data+0x110>)
 8001b46:	f002 fc31 	bl	80043ac <HAL_I2C_Master_Transmit>
}
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000001 	.word	0x20000001
 8001b58:	2000017a 	.word	0x2000017a
 8001b5c:	200000a4 	.word	0x200000a4

08001b60 <lcd_goto>:

void lcd_goto( uint8_t x, uint8_t y) //   (X,Y)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	460a      	mov	r2, r1
 8001b6a:	71fb      	strb	r3, [r7, #7]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	71bb      	strb	r3, [r7, #6]
	if (stringS==2)
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <lcd_goto+0x68>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d105      	bne.n	8001b84 <lcd_goto+0x24>
	{
		if (y==1)
 8001b78:	79bb      	ldrb	r3, [r7, #6]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d102      	bne.n	8001b84 <lcd_goto+0x24>
		{
		x=64+x;}
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	3340      	adds	r3, #64	; 0x40
 8001b82:	71fb      	strb	r3, [r7, #7]
	}

	if (stringS==4)
 8001b84:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <lcd_goto+0x68>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d111      	bne.n	8001bb0 <lcd_goto+0x50>
	{
		if (y==1)
 8001b8c:	79bb      	ldrb	r3, [r7, #6]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d102      	bne.n	8001b98 <lcd_goto+0x38>
		{
			x=(x+0x40);
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	3340      	adds	r3, #64	; 0x40
 8001b96:	71fb      	strb	r3, [r7, #7]
		}

		if (y==2)
 8001b98:	79bb      	ldrb	r3, [r7, #6]
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d102      	bne.n	8001ba4 <lcd_goto+0x44>
		{
			x=(x+0x14);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	3314      	adds	r3, #20
 8001ba2:	71fb      	strb	r3, [r7, #7]
		}
		if(y==3)
 8001ba4:	79bb      	ldrb	r3, [r7, #6]
 8001ba6:	2b03      	cmp	r3, #3
 8001ba8:	d102      	bne.n	8001bb0 <lcd_goto+0x50>
		{
			x=x+0x54;
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	3354      	adds	r3, #84	; 0x54
 8001bae:	71fb      	strb	r3, [r7, #7]
		}
	}
	x=x |0x80;
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bb6:	71fb      	strb	r3, [r7, #7]
write_comanda(x);
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff febc 	bl	8001938 <write_comanda>
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000000 	.word	0x20000000

08001bcc <lcd_string>:


void  lcd_string ( const char *streeng)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]
 8001bd8:	e00a      	b.n	8001bf0 <lcd_string+0x24>
	{
		write_data(*streeng);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ff34 	bl	8001a4c <write_data>
        streeng++;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3301      	adds	r3, #1
 8001be8:	607b      	str	r3, [r7, #4]
	for(uint8_t count=0;*streeng!='\0';count++)
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
 8001bec:	3301      	adds	r3, #1
 8001bee:	73fb      	strb	r3, [r7, #15]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1f0      	bne.n	8001bda <lcd_string+0xe>
	}

}
 8001bf8:	bf00      	nop
 8001bfa:	bf00      	nop
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
	...

08001c04 <lcd_number>:

void	lcd_number (int num)  //  
{   int tmp1;
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	uint8_t Nmp;
	if (num<0)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	da05      	bge.n	8001c1e <lcd_number+0x1a>
	{
		lcd_string("-");
 8001c12:	483c      	ldr	r0, [pc, #240]	; (8001d04 <lcd_number+0x100>)
 8001c14:	f7ff ffda 	bl	8001bcc <lcd_string>
		num=(0-num);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	425b      	negs	r3, r3
 8001c1c:	607b      	str	r3, [r7, #4]
	}
	tmp1=num;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60fb      	str	r3, [r7, #12]

	if (num>=10000)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	dd14      	ble.n	8001c56 <lcd_number+0x52>
	{
		Nmp=tmp1/10000;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4a36      	ldr	r2, [pc, #216]	; (8001d08 <lcd_number+0x104>)
 8001c30:	fb82 1203 	smull	r1, r2, r2, r3
 8001c34:	1312      	asrs	r2, r2, #12
 8001c36:	17db      	asrs	r3, r3, #31
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c3c:	7afb      	ldrb	r3, [r7, #11]
 8001c3e:	3330      	adds	r3, #48	; 0x30
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff ff02 	bl	8001a4c <write_data>
		tmp1=tmp1-(Nmp*10000);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	4a30      	ldr	r2, [pc, #192]	; (8001d0c <lcd_number+0x108>)
 8001c4c:	fb02 f303 	mul.w	r3, r2, r3
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	4413      	add	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]
	}

	if (num>=1000)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c5c:	db14      	blt.n	8001c88 <lcd_number+0x84>
	{
		Nmp=tmp1/1000;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4a2b      	ldr	r2, [pc, #172]	; (8001d10 <lcd_number+0x10c>)
 8001c62:	fb82 1203 	smull	r1, r2, r2, r3
 8001c66:	1192      	asrs	r2, r2, #6
 8001c68:	17db      	asrs	r3, r3, #31
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c6e:	7afb      	ldrb	r3, [r7, #11]
 8001c70:	3330      	adds	r3, #48	; 0x30
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fee9 	bl	8001a4c <write_data>
		tmp1=tmp1-(Nmp*1000);
 8001c7a:	7afb      	ldrb	r3, [r7, #11]
 8001c7c:	4a25      	ldr	r2, [pc, #148]	; (8001d14 <lcd_number+0x110>)
 8001c7e:	fb02 f303 	mul.w	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	4413      	add	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
	}

	if (num>=100)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2b63      	cmp	r3, #99	; 0x63
 8001c8c:	dd15      	ble.n	8001cba <lcd_number+0xb6>
	{
		Nmp=tmp1/100;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	4a21      	ldr	r2, [pc, #132]	; (8001d18 <lcd_number+0x114>)
 8001c92:	fb82 1203 	smull	r1, r2, r2, r3
 8001c96:	1152      	asrs	r2, r2, #5
 8001c98:	17db      	asrs	r3, r3, #31
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001c9e:	7afb      	ldrb	r3, [r7, #11]
 8001ca0:	3330      	adds	r3, #48	; 0x30
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fed1 	bl	8001a4c <write_data>
		tmp1=tmp1-(Nmp*100);
 8001caa:	7afb      	ldrb	r3, [r7, #11]
 8001cac:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8001cb0:	fb02 f303 	mul.w	r3, r2, r3
 8001cb4:	68fa      	ldr	r2, [r7, #12]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	60fb      	str	r3, [r7, #12]
	}

	if (num>=10)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b09      	cmp	r3, #9
 8001cbe:	dd15      	ble.n	8001cec <lcd_number+0xe8>
	{
		Nmp=(tmp1/10);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4a16      	ldr	r2, [pc, #88]	; (8001d1c <lcd_number+0x118>)
 8001cc4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cc8:	1092      	asrs	r2, r2, #2
 8001cca:	17db      	asrs	r3, r3, #31
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	72fb      	strb	r3, [r7, #11]
		write_data(Nmp+48);
 8001cd0:	7afb      	ldrb	r3, [r7, #11]
 8001cd2:	3330      	adds	r3, #48	; 0x30
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff feb8 	bl	8001a4c <write_data>
		tmp1=tmp1-(Nmp*10);
 8001cdc:	7afb      	ldrb	r3, [r7, #11]
 8001cde:	f06f 0209 	mvn.w	r2, #9
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
	}
	write_data(tmp1+48);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	3330      	adds	r3, #48	; 0x30
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fea9 	bl	8001a4c <write_data>
}
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	080074bc 	.word	0x080074bc
 8001d08:	68db8bad 	.word	0x68db8bad
 8001d0c:	ffffd8f0 	.word	0xffffd8f0
 8001d10:	10624dd3 	.word	0x10624dd3
 8001d14:	fffffc18 	.word	0xfffffc18
 8001d18:	51eb851f 	.word	0x51eb851f
 8001d1c:	66666667 	.word	0x66666667

08001d20 <lcd_init>:

void lcd_init (void) //
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af02      	add	r7, sp, #8
	//uint8_t c=0;
	 for(uint8_t i=0,j;i<128;i++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	73fb      	strb	r3, [r7, #15]
 8001d2a:	e016      	b.n	8001d5a <lcd_init+0x3a>
	  	   {
	  	 	  j=HAL_I2C_IsDeviceReady(&hi2c1, i<<1, 1, 10);
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	b299      	uxth	r1, r3
 8001d34:	230a      	movs	r3, #10
 8001d36:	2201      	movs	r2, #1
 8001d38:	4858      	ldr	r0, [pc, #352]	; (8001e9c <lcd_init+0x17c>)
 8001d3a:	f002 ff55 	bl	8004be8 <HAL_I2C_IsDeviceReady>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	            if((j==HAL_OK) && (i!=80))
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d105      	bne.n	8001d54 <lcd_init+0x34>
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	2b50      	cmp	r3, #80	; 0x50
 8001d4c:	d002      	beq.n	8001d54 <lcd_init+0x34>
	            {

	            	adress_i2c=i;
 8001d4e:	4a54      	ldr	r2, [pc, #336]	; (8001ea0 <lcd_init+0x180>)
 8001d50:	7bfb      	ldrb	r3, [r7, #15]
 8001d52:	7013      	strb	r3, [r2, #0]
	 for(uint8_t i=0,j;i<128;i++)
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	3301      	adds	r3, #1
 8001d58:	73fb      	strb	r3, [r7, #15]
 8001d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	dae4      	bge.n	8001d2c <lcd_init+0xc>

	            }
	  	   }

	uint8_t temp;
	uint8_t *point=&temp;
 8001d62:	1dbb      	adds	r3, r7, #6
 8001d64:	60bb      	str	r3, [r7, #8]
	HAL_Delay(15);
 8001d66:	200f      	movs	r0, #15
 8001d68:	f001 fb0e 	bl	8003388 <HAL_Delay>
	temp=0x34;
 8001d6c:	2334      	movs	r3, #52	; 0x34
 8001d6e:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001d70:	4b4b      	ldr	r3, [pc, #300]	; (8001ea0 <lcd_init+0x180>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	b299      	uxth	r1, r3
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2301      	movs	r3, #1
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	4845      	ldr	r0, [pc, #276]	; (8001e9c <lcd_init+0x17c>)
 8001d86:	f002 fb11 	bl	80043ac <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f001 fafc 	bl	8003388 <HAL_Delay>
	temp=0x30;
 8001d90:	2330      	movs	r3, #48	; 0x30
 8001d92:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001d94:	4b42      	ldr	r3, [pc, #264]	; (8001ea0 <lcd_init+0x180>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	b299      	uxth	r1, r3
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	2301      	movs	r3, #1
 8001da6:	68ba      	ldr	r2, [r7, #8]
 8001da8:	483c      	ldr	r0, [pc, #240]	; (8001e9c <lcd_init+0x17c>)
 8001daa:	f002 faff 	bl	80043ac <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001dae:	2005      	movs	r0, #5
 8001db0:	f001 faea 	bl	8003388 <HAL_Delay>
	temp=0x34;
 8001db4:	2334      	movs	r3, #52	; 0x34
 8001db6:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001db8:	4b39      	ldr	r3, [pc, #228]	; (8001ea0 <lcd_init+0x180>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	9300      	str	r3, [sp, #0]
 8001dc8:	2301      	movs	r3, #1
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	4833      	ldr	r0, [pc, #204]	; (8001e9c <lcd_init+0x17c>)
 8001dce:	f002 faed 	bl	80043ac <HAL_I2C_Master_Transmit>
	temp=0x30;
 8001dd2:	2330      	movs	r3, #48	; 0x30
 8001dd4:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(1);
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	f001 fad6 	bl	8003388 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point, 1, HAL_MAX_DELAY);
 8001ddc:	4b30      	ldr	r3, [pc, #192]	; (8001ea0 <lcd_init+0x180>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	b299      	uxth	r1, r3
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	2301      	movs	r3, #1
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	482a      	ldr	r0, [pc, #168]	; (8001e9c <lcd_init+0x17c>)
 8001df2:	f002 fadb 	bl	80043ac <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001df6:	2001      	movs	r0, #1
 8001df8:	f001 fac6 	bl	8003388 <HAL_Delay>
	temp=0x24;
 8001dfc:	2324      	movs	r3, #36	; 0x24
 8001dfe:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e00:	4b27      	ldr	r3, [pc, #156]	; (8001ea0 <lcd_init+0x180>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	b299      	uxth	r1, r3
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	2301      	movs	r3, #1
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	4821      	ldr	r0, [pc, #132]	; (8001e9c <lcd_init+0x17c>)
 8001e16:	f002 fac9 	bl	80043ac <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 8001e1a:	2001      	movs	r0, #1
 8001e1c:	f001 fab4 	bl	8003388 <HAL_Delay>
	temp=0x20;
 8001e20:	2320      	movs	r3, #32
 8001e22:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adress_i2c<<1,point , 1, HAL_MAX_DELAY);
 8001e24:	4b1e      	ldr	r3, [pc, #120]	; (8001ea0 <lcd_init+0x180>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	b299      	uxth	r1, r3
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	2301      	movs	r3, #1
 8001e36:	68ba      	ldr	r2, [r7, #8]
 8001e38:	4818      	ldr	r0, [pc, #96]	; (8001e9c <lcd_init+0x17c>)
 8001e3a:	f002 fab7 	bl	80043ac <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 8001e3e:	2001      	movs	r0, #1
 8001e40:	f001 faa2 	bl	8003388 <HAL_Delay>
    write_comanda(0b00101000);
 8001e44:	2028      	movs	r0, #40	; 0x28
 8001e46:	f7ff fd77 	bl	8001938 <write_comanda>
    HAL_Delay(1);
 8001e4a:	2001      	movs	r0, #1
 8001e4c:	f001 fa9c 	bl	8003388 <HAL_Delay>
	write_comanda(0b00001001);
 8001e50:	2009      	movs	r0, #9
 8001e52:	f7ff fd71 	bl	8001938 <write_comanda>

	HAL_Delay(1);
 8001e56:	2001      	movs	r0, #1
 8001e58:	f001 fa96 	bl	8003388 <HAL_Delay>
	write_comanda(0x01);
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	f7ff fd6b 	bl	8001938 <write_comanda>
	HAL_Delay(2);
 8001e62:	2002      	movs	r0, #2
 8001e64:	f001 fa90 	bl	8003388 <HAL_Delay>

	write_comanda(0x06);
 8001e68:	2006      	movs	r0, #6
 8001e6a:	f7ff fd65 	bl	8001938 <write_comanda>
	HAL_Delay(1);
 8001e6e:	2001      	movs	r0, #1
 8001e70:	f001 fa8a 	bl	8003388 <HAL_Delay>

	write_comanda(0x0c); //   0xd,(_) 0x0e
 8001e74:	200c      	movs	r0, #12
 8001e76:	f7ff fd5f 	bl	8001938 <write_comanda>
	HAL_Delay(1);
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f001 fa84 	bl	8003388 <HAL_Delay>

	write_comanda(0x02);
 8001e80:	2002      	movs	r0, #2
 8001e82:	f7ff fd59 	bl	8001938 <write_comanda>
	HAL_Delay(2);
 8001e86:	2002      	movs	r0, #2
 8001e88:	f001 fa7e 	bl	8003388 <HAL_Delay>
	lcd_goto(0,0);
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2000      	movs	r0, #0
 8001e90:	f7ff fe66 	bl	8001b60 <lcd_goto>
}
 8001e94:	bf00      	nop
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	200000a4 	.word	0x200000a4
 8001ea0:	2000017a 	.word	0x2000017a

08001ea4 <lcd_clear>:

void lcd_clear (void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
lcd_goto(0, 0);
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff fe58 	bl	8001b60 <lcd_goto>
lcd_string("                ");
 8001eb0:	4805      	ldr	r0, [pc, #20]	; (8001ec8 <lcd_clear+0x24>)
 8001eb2:	f7ff fe8b 	bl	8001bcc <lcd_string>
lcd_goto(0, 1);
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f7ff fe51 	bl	8001b60 <lcd_goto>
lcd_string("                ");
 8001ebe:	4802      	ldr	r0, [pc, #8]	; (8001ec8 <lcd_clear+0x24>)
 8001ec0:	f7ff fe84 	bl	8001bcc <lcd_string>
}
 8001ec4:	bf00      	nop
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	080074c0 	.word	0x080074c0

08001ecc <invert>:
#include "inverse.h"
extern uint16_t count_timer;
extern  param p_work;
extern uint8_t start_play,counter_number,random_numder[50],flag_beg,count_zumer,flag_zumer,count_mem,rand_number_duble_one[50],rand_number_duble_two[50];
void invert (void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
      if((p_work.timer_game==p_work.period))
 8001ed0:	4b5c      	ldr	r3, [pc, #368]	; (8002044 <invert+0x178>)
 8001ed2:	791b      	ldrb	r3, [r3, #4]
 8001ed4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	4b59      	ldr	r3, [pc, #356]	; (8002044 <invert+0x178>)
 8001ede:	785b      	ldrb	r3, [r3, #1]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d142      	bne.n	8001f6a <invert+0x9e>
		 {
    	  	  p_work.timer_game=0;
 8001ee4:	4a57      	ldr	r2, [pc, #348]	; (8002044 <invert+0x178>)
 8001ee6:	7913      	ldrb	r3, [r2, #4]
 8001ee8:	f36f 0303 	bfc	r3, #0, #4
 8001eec:	7113      	strb	r3, [r2, #4]
    	  	  counter_number++;
 8001eee:	4b56      	ldr	r3, [pc, #344]	; (8002048 <invert+0x17c>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	4b54      	ldr	r3, [pc, #336]	; (8002048 <invert+0x17c>)
 8001ef8:	701a      	strb	r2, [r3, #0]
	    	  {
	    		  off_all_invert();
	    	  }
	    	  else
	    	  {
	    		  off_all_invert_half();
 8001efa:	2201      	movs	r2, #1
 8001efc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f00:	4852      	ldr	r0, [pc, #328]	; (800204c <invert+0x180>)
 8001f02:	f002 f8f5 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f0c:	484f      	ldr	r0, [pc, #316]	; (800204c <invert+0x180>)
 8001f0e:	f002 f8ef 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f12:	2201      	movs	r2, #1
 8001f14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f18:	484c      	ldr	r0, [pc, #304]	; (800204c <invert+0x180>)
 8001f1a:	f002 f8e9 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f24:	4849      	ldr	r0, [pc, #292]	; (800204c <invert+0x180>)
 8001f26:	f002 f8e3 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	2104      	movs	r1, #4
 8001f2e:	4848      	ldr	r0, [pc, #288]	; (8002050 <invert+0x184>)
 8001f30:	f002 f8de 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f34:	2200      	movs	r2, #0
 8001f36:	2108      	movs	r1, #8
 8001f38:	4845      	ldr	r0, [pc, #276]	; (8002050 <invert+0x184>)
 8001f3a:	f002 f8d9 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2110      	movs	r1, #16
 8001f42:	4843      	ldr	r0, [pc, #268]	; (8002050 <invert+0x184>)
 8001f44:	f002 f8d4 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2120      	movs	r1, #32
 8001f4c:	4840      	ldr	r0, [pc, #256]	; (8002050 <invert+0x184>)
 8001f4e:	f002 f8cf 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f52:	2200      	movs	r2, #0
 8001f54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f58:	483d      	ldr	r0, [pc, #244]	; (8002050 <invert+0x184>)
 8001f5a:	f002 f8c9 	bl	80040f0 <HAL_GPIO_WritePin>
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f64:	483a      	ldr	r0, [pc, #232]	; (8002050 <invert+0x184>)
 8001f66:	f002 f8c3 	bl	80040f0 <HAL_GPIO_WritePin>
	    	  }
    	  }

      if( counter_number<=p_work.number_cycles )
 8001f6a:	4b36      	ldr	r3, [pc, #216]	; (8002044 <invert+0x178>)
 8001f6c:	781a      	ldrb	r2, [r3, #0]
 8001f6e:	4b36      	ldr	r3, [pc, #216]	; (8002048 <invert+0x17c>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d313      	bcc.n	8001f9e <invert+0xd2>
	    {
	    	count_timer=0;
 8001f76:	4b37      	ldr	r3, [pc, #220]	; (8002054 <invert+0x188>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	801a      	strh	r2, [r3, #0]
	    	onLedInvert(random_numder[counter_number]);
 8001f7c:	4b32      	ldr	r3, [pc, #200]	; (8002048 <invert+0x17c>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	461a      	mov	r2, r3
 8001f82:	4b35      	ldr	r3, [pc, #212]	; (8002058 <invert+0x18c>)
 8001f84:	5c9b      	ldrb	r3, [r3, r2]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f86e 	bl	8002068 <onLedInvert>
	    	chekBottonInvert(random_numder[counter_number]);
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	; (8002048 <invert+0x17c>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b31      	ldr	r3, [pc, #196]	; (8002058 <invert+0x18c>)
 8001f94:	5c9b      	ldrb	r3, [r3, r2]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 f930 	bl	80021fc <chekBottonInvert>
 8001f9c:	e03d      	b.n	800201a <invert+0x14e>
	    }
	    else
	    {
	    	off_all();
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fa4:	4829      	ldr	r0, [pc, #164]	; (800204c <invert+0x180>)
 8001fa6:	f002 f8a3 	bl	80040f0 <HAL_GPIO_WritePin>
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb0:	4826      	ldr	r0, [pc, #152]	; (800204c <invert+0x180>)
 8001fb2:	f002 f89d 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fbc:	4823      	ldr	r0, [pc, #140]	; (800204c <invert+0x180>)
 8001fbe:	f002 f897 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fc8:	4820      	ldr	r0, [pc, #128]	; (800204c <invert+0x180>)
 8001fca:	f002 f891 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2104      	movs	r1, #4
 8001fd2:	481f      	ldr	r0, [pc, #124]	; (8002050 <invert+0x184>)
 8001fd4:	f002 f88c 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2108      	movs	r1, #8
 8001fdc:	481c      	ldr	r0, [pc, #112]	; (8002050 <invert+0x184>)
 8001fde:	f002 f887 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2110      	movs	r1, #16
 8001fe6:	481a      	ldr	r0, [pc, #104]	; (8002050 <invert+0x184>)
 8001fe8:	f002 f882 	bl	80040f0 <HAL_GPIO_WritePin>
 8001fec:	2200      	movs	r2, #0
 8001fee:	2120      	movs	r1, #32
 8001ff0:	4817      	ldr	r0, [pc, #92]	; (8002050 <invert+0x184>)
 8001ff2:	f002 f87d 	bl	80040f0 <HAL_GPIO_WritePin>
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ffc:	4814      	ldr	r0, [pc, #80]	; (8002050 <invert+0x184>)
 8001ffe:	f002 f877 	bl	80040f0 <HAL_GPIO_WritePin>
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002008:	4811      	ldr	r0, [pc, #68]	; (8002050 <invert+0x184>)
 800200a:	f002 f871 	bl	80040f0 <HAL_GPIO_WritePin>
	    	start_play=2;
 800200e:	4b13      	ldr	r3, [pc, #76]	; (800205c <invert+0x190>)
 8002010:	2202      	movs	r2, #2
 8002012:	701a      	strb	r2, [r3, #0]
	    	flag_zumer=1;
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <invert+0x194>)
 8002016:	2201      	movs	r2, #1
 8002018:	701a      	strb	r2, [r3, #0]
	    }
	    if(flag_beg==0)p_work.timer_game++;
 800201a:	4b12      	ldr	r3, [pc, #72]	; (8002064 <invert+0x198>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10d      	bne.n	800203e <invert+0x172>
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <invert+0x178>)
 8002024:	791b      	ldrb	r3, [r3, #4]
 8002026:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800202a:	b2db      	uxtb	r3, r3
 800202c:	3301      	adds	r3, #1
 800202e:	f003 030f 	and.w	r3, r3, #15
 8002032:	b2d9      	uxtb	r1, r3
 8002034:	4a03      	ldr	r2, [pc, #12]	; (8002044 <invert+0x178>)
 8002036:	7913      	ldrb	r3, [r2, #4]
 8002038:	f361 0303 	bfi	r3, r1, #0, #4
 800203c:	7113      	strb	r3, [r2, #4]
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200000f8 	.word	0x200000f8
 8002048:	20000095 	.word	0x20000095
 800204c:	40020000 	.word	0x40020000
 8002050:	40020400 	.word	0x40020400
 8002054:	20000092 	.word	0x20000092
 8002058:	200001c4 	.word	0x200001c4
 800205c:	20000094 	.word	0x20000094
 8002060:	20000096 	.word	0x20000096
 8002064:	20000090 	.word	0x20000090

08002068 <onLedInvert>:
void onLedInvert(uint8_t on)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
		switch(on)
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	2b09      	cmp	r3, #9
 8002076:	d859      	bhi.n	800212c <onLedInvert+0xc4>
 8002078:	a201      	add	r2, pc, #4	; (adr r2, 8002080 <onLedInvert+0x18>)
 800207a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207e:	bf00      	nop
 8002080:	080020a9 	.word	0x080020a9
 8002084:	080020b7 	.word	0x080020b7
 8002088:	080020c5 	.word	0x080020c5
 800208c:	080020d3 	.word	0x080020d3
 8002090:	080020e1 	.word	0x080020e1
 8002094:	080020ed 	.word	0x080020ed
 8002098:	080020f9 	.word	0x080020f9
 800209c:	08002105 	.word	0x08002105
 80020a0:	08002111 	.word	0x08002111
 80020a4:	0800211f 	.word	0x0800211f
		{
			case 0:
				on_one_invert();
 80020a8:	2200      	movs	r2, #0
 80020aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020ae:	4821      	ldr	r0, [pc, #132]	; (8002134 <onLedInvert+0xcc>)
 80020b0:	f002 f81e 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020b4:	e03a      	b.n	800212c <onLedInvert+0xc4>
			case 1:
				on_two_invert();
 80020b6:	2200      	movs	r2, #0
 80020b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020bc:	481d      	ldr	r0, [pc, #116]	; (8002134 <onLedInvert+0xcc>)
 80020be:	f002 f817 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020c2:	e033      	b.n	800212c <onLedInvert+0xc4>
			case 2:
				on_three_invert();
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020ca:	481a      	ldr	r0, [pc, #104]	; (8002134 <onLedInvert+0xcc>)
 80020cc:	f002 f810 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020d0:	e02c      	b.n	800212c <onLedInvert+0xc4>
			case 3:
				on_four_invert();
 80020d2:	2200      	movs	r2, #0
 80020d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020d8:	4816      	ldr	r0, [pc, #88]	; (8002134 <onLedInvert+0xcc>)
 80020da:	f002 f809 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020de:	e025      	b.n	800212c <onLedInvert+0xc4>
			case 4:
				on_five_invert();
 80020e0:	2200      	movs	r2, #0
 80020e2:	2104      	movs	r1, #4
 80020e4:	4814      	ldr	r0, [pc, #80]	; (8002138 <onLedInvert+0xd0>)
 80020e6:	f002 f803 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020ea:	e01f      	b.n	800212c <onLedInvert+0xc4>
			case 5:
				on_six_invert();
 80020ec:	2200      	movs	r2, #0
 80020ee:	2108      	movs	r1, #8
 80020f0:	4811      	ldr	r0, [pc, #68]	; (8002138 <onLedInvert+0xd0>)
 80020f2:	f001 fffd 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 80020f6:	e019      	b.n	800212c <onLedInvert+0xc4>
			case 6:
				on_seven_invert();
 80020f8:	2200      	movs	r2, #0
 80020fa:	2110      	movs	r1, #16
 80020fc:	480e      	ldr	r0, [pc, #56]	; (8002138 <onLedInvert+0xd0>)
 80020fe:	f001 fff7 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 8002102:	e013      	b.n	800212c <onLedInvert+0xc4>
			case 7:
				on_eight_invert();
 8002104:	2200      	movs	r2, #0
 8002106:	2120      	movs	r1, #32
 8002108:	480b      	ldr	r0, [pc, #44]	; (8002138 <onLedInvert+0xd0>)
 800210a:	f001 fff1 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 800210e:	e00d      	b.n	800212c <onLedInvert+0xc4>
			case 8:
				on_nine_invert();
 8002110:	2200      	movs	r2, #0
 8002112:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002116:	4808      	ldr	r0, [pc, #32]	; (8002138 <onLedInvert+0xd0>)
 8002118:	f001 ffea 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 800211c:	e006      	b.n	800212c <onLedInvert+0xc4>
			case 9:
				on_ten_invert();
 800211e:	2200      	movs	r2, #0
 8002120:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <onLedInvert+0xd0>)
 8002126:	f001 ffe3 	bl	80040f0 <HAL_GPIO_WritePin>
			    break;
 800212a:	bf00      	nop
		}
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	40020000 	.word	0x40020000
 8002138:	40020400 	.word	0x40020400

0800213c <ifBottonOnInvert>:

void ifBottonOnInvert (uint8_t n)    // ���� ��������� ������ ������
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	71fb      	strb	r3, [r7, #7]
	  p_work.bal++;
 8002146:	4b29      	ldr	r3, [pc, #164]	; (80021ec <ifBottonOnInvert+0xb0>)
 8002148:	789b      	ldrb	r3, [r3, #2]
 800214a:	3301      	adds	r3, #1
 800214c:	b2da      	uxtb	r2, r3
 800214e:	4b27      	ldr	r3, [pc, #156]	; (80021ec <ifBottonOnInvert+0xb0>)
 8002150:	709a      	strb	r2, [r3, #2]
	  {
		  off_all_invert();
	  }
	  else
	  {
		  off_all_invert_half();
 8002152:	2201      	movs	r2, #1
 8002154:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002158:	4825      	ldr	r0, [pc, #148]	; (80021f0 <ifBottonOnInvert+0xb4>)
 800215a:	f001 ffc9 	bl	80040f0 <HAL_GPIO_WritePin>
 800215e:	2201      	movs	r2, #1
 8002160:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002164:	4822      	ldr	r0, [pc, #136]	; (80021f0 <ifBottonOnInvert+0xb4>)
 8002166:	f001 ffc3 	bl	80040f0 <HAL_GPIO_WritePin>
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002170:	481f      	ldr	r0, [pc, #124]	; (80021f0 <ifBottonOnInvert+0xb4>)
 8002172:	f001 ffbd 	bl	80040f0 <HAL_GPIO_WritePin>
 8002176:	2201      	movs	r2, #1
 8002178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800217c:	481c      	ldr	r0, [pc, #112]	; (80021f0 <ifBottonOnInvert+0xb4>)
 800217e:	f001 ffb7 	bl	80040f0 <HAL_GPIO_WritePin>
 8002182:	2201      	movs	r2, #1
 8002184:	2104      	movs	r1, #4
 8002186:	481b      	ldr	r0, [pc, #108]	; (80021f4 <ifBottonOnInvert+0xb8>)
 8002188:	f001 ffb2 	bl	80040f0 <HAL_GPIO_WritePin>
 800218c:	2200      	movs	r2, #0
 800218e:	2108      	movs	r1, #8
 8002190:	4818      	ldr	r0, [pc, #96]	; (80021f4 <ifBottonOnInvert+0xb8>)
 8002192:	f001 ffad 	bl	80040f0 <HAL_GPIO_WritePin>
 8002196:	2200      	movs	r2, #0
 8002198:	2110      	movs	r1, #16
 800219a:	4816      	ldr	r0, [pc, #88]	; (80021f4 <ifBottonOnInvert+0xb8>)
 800219c:	f001 ffa8 	bl	80040f0 <HAL_GPIO_WritePin>
 80021a0:	2200      	movs	r2, #0
 80021a2:	2120      	movs	r1, #32
 80021a4:	4813      	ldr	r0, [pc, #76]	; (80021f4 <ifBottonOnInvert+0xb8>)
 80021a6:	f001 ffa3 	bl	80040f0 <HAL_GPIO_WritePin>
 80021aa:	2200      	movs	r2, #0
 80021ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b0:	4810      	ldr	r0, [pc, #64]	; (80021f4 <ifBottonOnInvert+0xb8>)
 80021b2:	f001 ff9d 	bl	80040f0 <HAL_GPIO_WritePin>
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021bc:	480d      	ldr	r0, [pc, #52]	; (80021f4 <ifBottonOnInvert+0xb8>)
 80021be:	f001 ff97 	bl	80040f0 <HAL_GPIO_WritePin>
	  }
	  flag_beg=n+1;
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	3301      	adds	r3, #1
 80021c6:	b2da      	uxtb	r2, r3
 80021c8:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <ifBottonOnInvert+0xbc>)
 80021ca:	701a      	strb	r2, [r3, #0]
	  p_work.timer_game=p_work.period;
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <ifBottonOnInvert+0xb0>)
 80021ce:	785b      	ldrb	r3, [r3, #1]
 80021d0:	f003 030f 	and.w	r3, r3, #15
 80021d4:	b2d9      	uxtb	r1, r3
 80021d6:	4a05      	ldr	r2, [pc, #20]	; (80021ec <ifBottonOnInvert+0xb0>)
 80021d8:	7913      	ldrb	r3, [r2, #4]
 80021da:	f361 0303 	bfi	r3, r1, #0, #4
 80021de:	7113      	strb	r3, [r2, #4]
	  Zumer();
 80021e0:	f7fe fd56 	bl	8000c90 <Zumer>
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200000f8 	.word	0x200000f8
 80021f0:	40020000 	.word	0x40020000
 80021f4:	40020400 	.word	0x40020400
 80021f8:	20000090 	.word	0x20000090

080021fc <chekBottonInvert>:

void chekBottonInvert (uint8_t bot)   /// �������� ������ �� ������
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	71fb      	strb	r3, [r7, #7]
	if(chekInputBotton(GPIOA,bot))
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	b29b      	uxth	r3, r3
 800220a:	4619      	mov	r1, r3
 800220c:	4806      	ldr	r0, [pc, #24]	; (8002228 <chekBottonInvert+0x2c>)
 800220e:	f000 ff25 	bl	800305c <chekInputBotton>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d003      	beq.n	8002220 <chekBottonInvert+0x24>
		ifBottonOnInvert(bot);
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff8e 	bl	800213c <ifBottonOnInvert>
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40020000 	.word	0x40020000

0800222c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002230:	f001 f838 	bl	80032a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002234:	f000 fa02 	bl	800263c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002238:	f000 fb10 	bl	800285c <MX_GPIO_Init>
  MX_I2C1_Init();
 800223c:	f000 fabc 	bl	80027b8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8002240:	f000 fa66 	bl	8002710 <MX_ADC1_Init>
  MX_TIM10_Init();
 8002244:	f000 fae6 	bl	8002814 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8002248:	f7ff fd6a 	bl	8001d20 <lcd_init>
  //HAL_TIM_Base_Start(&htim10);
  HAL_TIM_Base_Start_IT(&htim10);
 800224c:	48c1      	ldr	r0, [pc, #772]	; (8002554 <main+0x328>)
 800224e:	f003 fe5b 	bl	8005f08 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  off_all();
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002258:	48bf      	ldr	r0, [pc, #764]	; (8002558 <main+0x32c>)
 800225a:	f001 ff49 	bl	80040f0 <HAL_GPIO_WritePin>
 800225e:	2200      	movs	r2, #0
 8002260:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002264:	48bc      	ldr	r0, [pc, #752]	; (8002558 <main+0x32c>)
 8002266:	f001 ff43 	bl	80040f0 <HAL_GPIO_WritePin>
 800226a:	2200      	movs	r2, #0
 800226c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002270:	48b9      	ldr	r0, [pc, #740]	; (8002558 <main+0x32c>)
 8002272:	f001 ff3d 	bl	80040f0 <HAL_GPIO_WritePin>
 8002276:	2200      	movs	r2, #0
 8002278:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800227c:	48b6      	ldr	r0, [pc, #728]	; (8002558 <main+0x32c>)
 800227e:	f001 ff37 	bl	80040f0 <HAL_GPIO_WritePin>
 8002282:	2200      	movs	r2, #0
 8002284:	2104      	movs	r1, #4
 8002286:	48b5      	ldr	r0, [pc, #724]	; (800255c <main+0x330>)
 8002288:	f001 ff32 	bl	80040f0 <HAL_GPIO_WritePin>
 800228c:	2200      	movs	r2, #0
 800228e:	2108      	movs	r1, #8
 8002290:	48b2      	ldr	r0, [pc, #712]	; (800255c <main+0x330>)
 8002292:	f001 ff2d 	bl	80040f0 <HAL_GPIO_WritePin>
 8002296:	2200      	movs	r2, #0
 8002298:	2110      	movs	r1, #16
 800229a:	48b0      	ldr	r0, [pc, #704]	; (800255c <main+0x330>)
 800229c:	f001 ff28 	bl	80040f0 <HAL_GPIO_WritePin>
 80022a0:	2200      	movs	r2, #0
 80022a2:	2120      	movs	r1, #32
 80022a4:	48ad      	ldr	r0, [pc, #692]	; (800255c <main+0x330>)
 80022a6:	f001 ff23 	bl	80040f0 <HAL_GPIO_WritePin>
 80022aa:	2200      	movs	r2, #0
 80022ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022b0:	48aa      	ldr	r0, [pc, #680]	; (800255c <main+0x330>)
 80022b2:	f001 ff1d 	bl	80040f0 <HAL_GPIO_WritePin>
 80022b6:	2200      	movs	r2, #0
 80022b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022bc:	48a7      	ldr	r0, [pc, #668]	; (800255c <main+0x330>)
 80022be:	f001 ff17 	bl	80040f0 <HAL_GPIO_WritePin>
  if(read_adcn()<5) Setbotton();
 80022c2:	f000 fbb1 	bl	8002a28 <read_adcn>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b04      	cmp	r3, #4
 80022ca:	d801      	bhi.n	80022d0 <main+0xa4>
 80022cc:	f7fe f970 	bl	80005b0 <Setbotton>
   HAL_Delay(1000);
 80022d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022d4:	f001 f858 	bl	8003388 <HAL_Delay>
  SystemMem();
 80022d8:	f000 fc52 	bl	8002b80 <SystemMem>
  indication();
 80022dc:	f7fe fa76 	bl	80007cc <indication>
  start_play=3;
 80022e0:	4b9f      	ldr	r3, [pc, #636]	; (8002560 <main+0x334>)
 80022e2:	2203      	movs	r2, #3
 80022e4:	701a      	strb	r2, [r3, #0]
while (1)
{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 lcd_goto(14,1);
 80022e6:	2101      	movs	r1, #1
 80022e8:	200e      	movs	r0, #14
 80022ea:	f7ff fc39 	bl	8001b60 <lcd_goto>
	 lcd_number(p_work.bal);
 80022ee:	4b9d      	ldr	r3, [pc, #628]	; (8002564 <main+0x338>)
 80022f0:	789b      	ldrb	r3, [r3, #2]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff fc86 	bl	8001c04 <lcd_number>
	if(!(GPIOB->IDR&(GPIO_IDR_ID10)) &&(debonse(20,GPIOB,10)))  // стоп/ старт
 80022f8:	4b98      	ldr	r3, [pc, #608]	; (800255c <main+0x330>)
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002300:	2b00      	cmp	r3, #0
 8002302:	d16c      	bne.n	80023de <main+0x1b2>
 8002304:	220a      	movs	r2, #10
 8002306:	4995      	ldr	r1, [pc, #596]	; (800255c <main+0x330>)
 8002308:	2014      	movs	r0, #20
 800230a:	f000 febf 	bl	800308c <debonse>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d064      	beq.n	80023de <main+0x1b2>
	{
		ledon=0;
 8002314:	4b94      	ldr	r3, [pc, #592]	; (8002568 <main+0x33c>)
 8002316:	2200      	movs	r2, #0
 8002318:	701a      	strb	r2, [r3, #0]
		lcd_clear();
 800231a:	f7ff fdc3 	bl	8001ea4 <lcd_clear>
		start_play=3;
 800231e:	4b90      	ldr	r3, [pc, #576]	; (8002560 <main+0x334>)
 8002320:	2203      	movs	r2, #3
 8002322:	701a      	strb	r2, [r3, #0]
		p_work.bal=0;
 8002324:	4b8f      	ldr	r3, [pc, #572]	; (8002564 <main+0x338>)
 8002326:	2200      	movs	r2, #0
 8002328:	709a      	strb	r2, [r3, #2]
		off_all();
 800232a:	2200      	movs	r2, #0
 800232c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002330:	4889      	ldr	r0, [pc, #548]	; (8002558 <main+0x32c>)
 8002332:	f001 fedd 	bl	80040f0 <HAL_GPIO_WritePin>
 8002336:	2200      	movs	r2, #0
 8002338:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800233c:	4886      	ldr	r0, [pc, #536]	; (8002558 <main+0x32c>)
 800233e:	f001 fed7 	bl	80040f0 <HAL_GPIO_WritePin>
 8002342:	2200      	movs	r2, #0
 8002344:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002348:	4883      	ldr	r0, [pc, #524]	; (8002558 <main+0x32c>)
 800234a:	f001 fed1 	bl	80040f0 <HAL_GPIO_WritePin>
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002354:	4880      	ldr	r0, [pc, #512]	; (8002558 <main+0x32c>)
 8002356:	f001 fecb 	bl	80040f0 <HAL_GPIO_WritePin>
 800235a:	2200      	movs	r2, #0
 800235c:	2104      	movs	r1, #4
 800235e:	487f      	ldr	r0, [pc, #508]	; (800255c <main+0x330>)
 8002360:	f001 fec6 	bl	80040f0 <HAL_GPIO_WritePin>
 8002364:	2200      	movs	r2, #0
 8002366:	2108      	movs	r1, #8
 8002368:	487c      	ldr	r0, [pc, #496]	; (800255c <main+0x330>)
 800236a:	f001 fec1 	bl	80040f0 <HAL_GPIO_WritePin>
 800236e:	2200      	movs	r2, #0
 8002370:	2110      	movs	r1, #16
 8002372:	487a      	ldr	r0, [pc, #488]	; (800255c <main+0x330>)
 8002374:	f001 febc 	bl	80040f0 <HAL_GPIO_WritePin>
 8002378:	2200      	movs	r2, #0
 800237a:	2120      	movs	r1, #32
 800237c:	4877      	ldr	r0, [pc, #476]	; (800255c <main+0x330>)
 800237e:	f001 feb7 	bl	80040f0 <HAL_GPIO_WritePin>
 8002382:	2200      	movs	r2, #0
 8002384:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002388:	4874      	ldr	r0, [pc, #464]	; (800255c <main+0x330>)
 800238a:	f001 feb1 	bl	80040f0 <HAL_GPIO_WritePin>
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002394:	4871      	ldr	r0, [pc, #452]	; (800255c <main+0x330>)
 8002396:	f001 feab 	bl	80040f0 <HAL_GPIO_WritePin>
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 800239a:	bf00      	nop
 800239c:	4b6f      	ldr	r3, [pc, #444]	; (800255c <main+0x330>)
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f9      	beq.n	800239c <main+0x170>
		while((GPIOB->IDR&(GPIO_IDR_ID10))&& (debonse(20,GPIOB,10)) )
 80023a8:	bf00      	nop
 80023aa:	4b6c      	ldr	r3, [pc, #432]	; (800255c <main+0x330>)
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <main+0x19a>
 80023b6:	220a      	movs	r2, #10
 80023b8:	4968      	ldr	r1, [pc, #416]	; (800255c <main+0x330>)
 80023ba:	2014      	movs	r0, #20
 80023bc:	f000 fe66 	bl	800308c <debonse>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f1      	bne.n	80023aa <main+0x17e>
		{}
		while(!(GPIOB->IDR&(GPIO_IDR_ID10)));
 80023c6:	bf00      	nop
 80023c8:	4b64      	ldr	r3, [pc, #400]	; (800255c <main+0x330>)
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0f9      	beq.n	80023c8 <main+0x19c>
		ledon=1;
 80023d4:	4b64      	ldr	r3, [pc, #400]	; (8002568 <main+0x33c>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	701a      	strb	r2, [r3, #0]
		indication();
 80023da:	f7fe f9f7 	bl	80007cc <indication>
	}

	if(flag_zumer==1)  // ��������� ������
 80023de:	4b63      	ldr	r3, [pc, #396]	; (800256c <main+0x340>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d10d      	bne.n	8002402 <main+0x1d6>
	{
		p_work.bal==p_work.number_cycles ? ZumerOk():ZumerError();
 80023e6:	4b5f      	ldr	r3, [pc, #380]	; (8002564 <main+0x338>)
 80023e8:	789a      	ldrb	r2, [r3, #2]
 80023ea:	4b5e      	ldr	r3, [pc, #376]	; (8002564 <main+0x338>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d102      	bne.n	80023f8 <main+0x1cc>
 80023f2:	f7fe fc0f 	bl	8000c14 <ZumerOk>
 80023f6:	e001      	b.n	80023fc <main+0x1d0>
 80023f8:	f7fe fc34 	bl	8000c64 <ZumerError>
		flag_zumer=0;
 80023fc:	4b5b      	ldr	r3, [pc, #364]	; (800256c <main+0x340>)
 80023fe:	2200      	movs	r2, #0
 8002400:	701a      	strb	r2, [r3, #0]
	}
	if(p_work.mode==game_invers || p_work.mode==game_beg)
 8002402:	4b58      	ldr	r3, [pc, #352]	; (8002564 <main+0x338>)
 8002404:	78db      	ldrb	r3, [r3, #3]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d003      	beq.n	8002412 <main+0x1e6>
 800240a:	4b56      	ldr	r3, [pc, #344]	; (8002564 <main+0x338>)
 800240c:	78db      	ldrb	r3, [r3, #3]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d104      	bne.n	800241c <main+0x1f0>
	{
		proverka(flag_beg);//���� ������ �������� �� ��������  flag_beg � ���� ���� ����� ������
 8002412:	4b57      	ldr	r3, [pc, #348]	; (8002570 <main+0x344>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	4618      	mov	r0, r3
 8002418:	f7fe fc5c 	bl	8000cd4 <proverka>
	}

	if((out(p_work.duble_one_flag,p_work.duble_two_flag))==2 && p_work.mode==game_duble)
 800241c:	4b51      	ldr	r3, [pc, #324]	; (8002564 <main+0x338>)
 800241e:	795b      	ldrb	r3, [r3, #5]
 8002420:	4a50      	ldr	r2, [pc, #320]	; (8002564 <main+0x338>)
 8002422:	7992      	ldrb	r2, [r2, #6]
 8002424:	4611      	mov	r1, r2
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe ff38 	bl	800129c <out>
 800242c:	4603      	mov	r3, r0
 800242e:	2b02      	cmp	r3, #2
 8002430:	d106      	bne.n	8002440 <main+0x214>
 8002432:	4b4c      	ldr	r3, [pc, #304]	; (8002564 <main+0x338>)
 8002434:	78db      	ldrb	r3, [r3, #3]
 8002436:	2b02      	cmp	r3, #2
 8002438:	d102      	bne.n	8002440 <main+0x214>
	{
		flag_beg=0;
 800243a:	4b4d      	ldr	r3, [pc, #308]	; (8002570 <main+0x344>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
	}


	 if(bt_ok()) SetParametrPlay();
 8002440:	f000 faf2 	bl	8002a28 <read_adcn>
 8002444:	4603      	mov	r3, r0
 8002446:	2b04      	cmp	r3, #4
 8002448:	d801      	bhi.n	800244e <main+0x222>
 800244a:	f7fe fa5d 	bl	8000908 <SetParametrPlay>


   if(!(in_one()) && start_play==0 )
 800244e:	2101      	movs	r1, #1
 8002450:	4841      	ldr	r0, [pc, #260]	; (8002558 <main+0x32c>)
 8002452:	f001 fe35 	bl	80040c0 <HAL_GPIO_ReadPin>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d172      	bne.n	8002542 <main+0x316>
 800245c:	4b40      	ldr	r3, [pc, #256]	; (8002560 <main+0x334>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d16e      	bne.n	8002542 <main+0x316>
	{
	      p_work.mode==game_duble?randomNumberDuble():RandomNumber();// ��������� ������ ���������� �������
 8002464:	4b3f      	ldr	r3, [pc, #252]	; (8002564 <main+0x338>)
 8002466:	78db      	ldrb	r3, [r3, #3]
 8002468:	2b02      	cmp	r3, #2
 800246a:	d102      	bne.n	8002472 <main+0x246>
 800246c:	f7fe fe90 	bl	8001190 <randomNumberDuble>
 8002470:	e001      	b.n	8002476 <main+0x24a>
 8002472:	f7fe fa0d 	bl	8000890 <RandomNumber>
	      if(p_work.mode==game_invers || p_work.mode==game_beg)
 8002476:	4b3b      	ldr	r3, [pc, #236]	; (8002564 <main+0x338>)
 8002478:	78db      	ldrb	r3, [r3, #3]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d003      	beq.n	8002486 <main+0x25a>
 800247e:	4b39      	ldr	r3, [pc, #228]	; (8002564 <main+0x338>)
 8002480:	78db      	ldrb	r3, [r3, #3]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d102      	bne.n	800248c <main+0x260>
	    	  	RandomNumber();
 8002486:	f7fe fa03 	bl	8000890 <RandomNumber>
 800248a:	e005      	b.n	8002498 <main+0x26c>
	      else if(p_work.mode==game_duble)
 800248c:	4b35      	ldr	r3, [pc, #212]	; (8002564 <main+0x338>)
 800248e:	78db      	ldrb	r3, [r3, #3]
 8002490:	2b02      	cmp	r3, #2
 8002492:	d101      	bne.n	8002498 <main+0x26c>
				randomNumberDuble();
 8002494:	f7fe fe7c 	bl	8001190 <randomNumberDuble>
	      else
	      {

	      }
	   	  counter_number=1;
 8002498:	4b36      	ldr	r3, [pc, #216]	; (8002574 <main+0x348>)
 800249a:	2201      	movs	r2, #1
 800249c:	701a      	strb	r2, [r3, #0]
	      p_work.timer_game=0;
 800249e:	4a31      	ldr	r2, [pc, #196]	; (8002564 <main+0x338>)
 80024a0:	7913      	ldrb	r3, [r2, #4]
 80024a2:	f36f 0303 	bfc	r3, #0, #4
 80024a6:	7113      	strb	r3, [r2, #4]
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80024a8:	2200      	movs	r2, #0
 80024aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ae:	482a      	ldr	r0, [pc, #168]	; (8002558 <main+0x32c>)
 80024b0:	f001 fe1e 	bl	80040f0 <HAL_GPIO_WritePin>
	      while(!(in_one()));
 80024b4:	bf00      	nop
 80024b6:	2101      	movs	r1, #1
 80024b8:	4827      	ldr	r0, [pc, #156]	; (8002558 <main+0x32c>)
 80024ba:	f001 fe01 	bl	80040c0 <HAL_GPIO_ReadPin>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0f8      	beq.n	80024b6 <main+0x28a>
	      start_play=1;
 80024c4:	4b26      	ldr	r3, [pc, #152]	; (8002560 <main+0x334>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	701a      	strb	r2, [r3, #0]
	      if(p_work.mode==game_invers)
 80024ca:	4b26      	ldr	r3, [pc, #152]	; (8002564 <main+0x338>)
 80024cc:	78db      	ldrb	r3, [r3, #3]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d137      	bne.n	8002542 <main+0x316>
	    	  {
	    		  off_all_invert();
	    	  }
	    	  else
	    	  {
	    		  off_all_invert_half();
 80024d2:	2201      	movs	r2, #1
 80024d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024d8:	481f      	ldr	r0, [pc, #124]	; (8002558 <main+0x32c>)
 80024da:	f001 fe09 	bl	80040f0 <HAL_GPIO_WritePin>
 80024de:	2201      	movs	r2, #1
 80024e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e4:	481c      	ldr	r0, [pc, #112]	; (8002558 <main+0x32c>)
 80024e6:	f001 fe03 	bl	80040f0 <HAL_GPIO_WritePin>
 80024ea:	2201      	movs	r2, #1
 80024ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024f0:	4819      	ldr	r0, [pc, #100]	; (8002558 <main+0x32c>)
 80024f2:	f001 fdfd 	bl	80040f0 <HAL_GPIO_WritePin>
 80024f6:	2201      	movs	r2, #1
 80024f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024fc:	4816      	ldr	r0, [pc, #88]	; (8002558 <main+0x32c>)
 80024fe:	f001 fdf7 	bl	80040f0 <HAL_GPIO_WritePin>
 8002502:	2201      	movs	r2, #1
 8002504:	2104      	movs	r1, #4
 8002506:	4815      	ldr	r0, [pc, #84]	; (800255c <main+0x330>)
 8002508:	f001 fdf2 	bl	80040f0 <HAL_GPIO_WritePin>
 800250c:	2200      	movs	r2, #0
 800250e:	2108      	movs	r1, #8
 8002510:	4812      	ldr	r0, [pc, #72]	; (800255c <main+0x330>)
 8002512:	f001 fded 	bl	80040f0 <HAL_GPIO_WritePin>
 8002516:	2200      	movs	r2, #0
 8002518:	2110      	movs	r1, #16
 800251a:	4810      	ldr	r0, [pc, #64]	; (800255c <main+0x330>)
 800251c:	f001 fde8 	bl	80040f0 <HAL_GPIO_WritePin>
 8002520:	2200      	movs	r2, #0
 8002522:	2120      	movs	r1, #32
 8002524:	480d      	ldr	r0, [pc, #52]	; (800255c <main+0x330>)
 8002526:	f001 fde3 	bl	80040f0 <HAL_GPIO_WritePin>
 800252a:	2200      	movs	r2, #0
 800252c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002530:	480a      	ldr	r0, [pc, #40]	; (800255c <main+0x330>)
 8002532:	f001 fddd 	bl	80040f0 <HAL_GPIO_WritePin>
 8002536:	2200      	movs	r2, #0
 8002538:	f44f 7100 	mov.w	r1, #512	; 0x200
 800253c:	4807      	ldr	r0, [pc, #28]	; (800255c <main+0x330>)
 800253e:	f001 fdd7 	bl	80040f0 <HAL_GPIO_WritePin>
	    	  }
	      }
	  }

   if(time_random>50) {time_random=0;} else {time_random++;}       // ��������� Srand
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <main+0x34c>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b32      	cmp	r3, #50	; 0x32
 8002548:	d918      	bls.n	800257c <main+0x350>
 800254a:	4b0b      	ldr	r3, [pc, #44]	; (8002578 <main+0x34c>)
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
 8002550:	e01a      	b.n	8002588 <main+0x35c>
 8002552:	bf00      	nop
 8002554:	2000017c 	.word	0x2000017c
 8002558:	40020000 	.word	0x40020000
 800255c:	40020400 	.word	0x40020400
 8002560:	20000094 	.word	0x20000094
 8002564:	200000f8 	.word	0x200000f8
 8002568:	20000001 	.word	0x20000001
 800256c:	20000096 	.word	0x20000096
 8002570:	20000090 	.word	0x20000090
 8002574:	20000095 	.word	0x20000095
 8002578:	20000232 	.word	0x20000232
 800257c:	4b28      	ldr	r3, [pc, #160]	; (8002620 <main+0x3f4>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	3301      	adds	r3, #1
 8002582:	b2da      	uxtb	r2, r3
 8002584:	4b26      	ldr	r3, [pc, #152]	; (8002620 <main+0x3f4>)
 8002586:	701a      	strb	r2, [r3, #0]

          if(bt_reset())
 8002588:	f000 fa4e 	bl	8002a28 <read_adcn>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	4b24      	ldr	r3, [pc, #144]	; (8002624 <main+0x3f8>)
 8002592:	88db      	ldrh	r3, [r3, #6]
 8002594:	3b0a      	subs	r3, #10
 8002596:	429a      	cmp	r2, r3
 8002598:	db3e      	blt.n	8002618 <main+0x3ec>
 800259a:	f000 fa45 	bl	8002a28 <read_adcn>
 800259e:	4603      	mov	r3, r0
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <main+0x3f8>)
 80025a4:	88db      	ldrh	r3, [r3, #6]
 80025a6:	330a      	adds	r3, #10
 80025a8:	429a      	cmp	r2, r3
 80025aa:	dc35      	bgt.n	8002618 <main+0x3ec>
            {
                 count_timer=0;
 80025ac:	4b1e      	ldr	r3, [pc, #120]	; (8002628 <main+0x3fc>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	801a      	strh	r2, [r3, #0]
    	         while(bt_reset())
 80025b2:	e003      	b.n	80025bc <main+0x390>
    	         {
    	        	 if(count_timer>20) break;
 80025b4:	4b1c      	ldr	r3, [pc, #112]	; (8002628 <main+0x3fc>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	2b14      	cmp	r3, #20
 80025ba:	d812      	bhi.n	80025e2 <main+0x3b6>
    	         while(bt_reset())
 80025bc:	f000 fa34 	bl	8002a28 <read_adcn>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461a      	mov	r2, r3
 80025c4:	4b17      	ldr	r3, [pc, #92]	; (8002624 <main+0x3f8>)
 80025c6:	88db      	ldrh	r3, [r3, #6]
 80025c8:	3b0a      	subs	r3, #10
 80025ca:	429a      	cmp	r2, r3
 80025cc:	db0a      	blt.n	80025e4 <main+0x3b8>
 80025ce:	f000 fa2b 	bl	8002a28 <read_adcn>
 80025d2:	4603      	mov	r3, r0
 80025d4:	461a      	mov	r2, r3
 80025d6:	4b13      	ldr	r3, [pc, #76]	; (8002624 <main+0x3f8>)
 80025d8:	88db      	ldrh	r3, [r3, #6]
 80025da:	330a      	adds	r3, #10
 80025dc:	429a      	cmp	r2, r3
 80025de:	dde9      	ble.n	80025b4 <main+0x388>
 80025e0:	e000      	b.n	80025e4 <main+0x3b8>
    	        	 if(count_timer>20) break;
 80025e2:	bf00      	nop
    	         }
    	         if(count_timer>10)
 80025e4:	4b10      	ldr	r3, [pc, #64]	; (8002628 <main+0x3fc>)
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	2b0a      	cmp	r3, #10
 80025ea:	d902      	bls.n	80025f2 <main+0x3c6>
                 {
            	   	 SetMode();
 80025ec:	f7fe fa7c 	bl	8000ae8 <SetMode>
 80025f0:	e012      	b.n	8002618 <main+0x3ec>
                 }
            else
            {
            	p_work.bal=0;
 80025f2:	4b0e      	ldr	r3, [pc, #56]	; (800262c <main+0x400>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	709a      	strb	r2, [r3, #2]
            	lcd_goto(15,1);
 80025f8:	2101      	movs	r1, #1
 80025fa:	200f      	movs	r0, #15
 80025fc:	f7ff fab0 	bl	8001b60 <lcd_goto>
                lcd_string(" ");
 8002600:	480b      	ldr	r0, [pc, #44]	; (8002630 <main+0x404>)
 8002602:	f7ff fae3 	bl	8001bcc <lcd_string>
                on_one();
 8002606:	2201      	movs	r2, #1
 8002608:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800260c:	4809      	ldr	r0, [pc, #36]	; (8002634 <main+0x408>)
 800260e:	f001 fd6f 	bl	80040f0 <HAL_GPIO_WritePin>
                start_play=0;
 8002612:	4b09      	ldr	r3, [pc, #36]	; (8002638 <main+0x40c>)
 8002614:	2200      	movs	r2, #0
 8002616:	701a      	strb	r2, [r3, #0]
            }

            }

  HAL_Delay(100);
 8002618:	2064      	movs	r0, #100	; 0x64
 800261a:	f000 feb5 	bl	8003388 <HAL_Delay>
	 lcd_goto(14,1);
 800261e:	e662      	b.n	80022e6 <main+0xba>
 8002620:	20000232 	.word	0x20000232
 8002624:	200001f8 	.word	0x200001f8
 8002628:	20000092 	.word	0x20000092
 800262c:	200000f8 	.word	0x200000f8
 8002630:	080074d4 	.word	0x080074d4
 8002634:	40020000 	.word	0x40020000
 8002638:	20000094 	.word	0x20000094

0800263c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b094      	sub	sp, #80	; 0x50
 8002640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002642:	f107 0320 	add.w	r3, r7, #32
 8002646:	2230      	movs	r2, #48	; 0x30
 8002648:	2100      	movs	r1, #0
 800264a:	4618      	mov	r0, r3
 800264c:	f003 feb6 	bl	80063bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002650:	f107 030c 	add.w	r3, r7, #12
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	60da      	str	r2, [r3, #12]
 800265e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
 8002664:	4b28      	ldr	r3, [pc, #160]	; (8002708 <SystemClock_Config+0xcc>)
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	4a27      	ldr	r2, [pc, #156]	; (8002708 <SystemClock_Config+0xcc>)
 800266a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800266e:	6413      	str	r3, [r2, #64]	; 0x40
 8002670:	4b25      	ldr	r3, [pc, #148]	; (8002708 <SystemClock_Config+0xcc>)
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800267c:	2300      	movs	r3, #0
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	4b22      	ldr	r3, [pc, #136]	; (800270c <SystemClock_Config+0xd0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002688:	4a20      	ldr	r2, [pc, #128]	; (800270c <SystemClock_Config+0xd0>)
 800268a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268e:	6013      	str	r3, [r2, #0]
 8002690:	4b1e      	ldr	r3, [pc, #120]	; (800270c <SystemClock_Config+0xd0>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002698:	607b      	str	r3, [r7, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800269c:	2301      	movs	r3, #1
 800269e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026a6:	2302      	movs	r3, #2
 80026a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80026b0:	2319      	movs	r3, #25
 80026b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80026b4:	23a8      	movs	r3, #168	; 0xa8
 80026b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026b8:	2302      	movs	r3, #2
 80026ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026bc:	2304      	movs	r3, #4
 80026be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026c0:	f107 0320 	add.w	r3, r7, #32
 80026c4:	4618      	mov	r0, r3
 80026c6:	f002 ff9b 	bl	8005600 <HAL_RCC_OscConfig>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80026d0:	f000 f96c 	bl	80029ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026d4:	230f      	movs	r3, #15
 80026d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026d8:	2302      	movs	r3, #2
 80026da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026ea:	f107 030c 	add.w	r3, r7, #12
 80026ee:	2102      	movs	r1, #2
 80026f0:	4618      	mov	r0, r3
 80026f2:	f003 f9fd 	bl	8005af0 <HAL_RCC_ClockConfig>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80026fc:	f000 f956 	bl	80029ac <Error_Handler>
  }
}
 8002700:	bf00      	nop
 8002702:	3750      	adds	r7, #80	; 0x50
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40023800 	.word	0x40023800
 800270c:	40007000 	.word	0x40007000

08002710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002716:	463b      	mov	r3, r7
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002722:	4b22      	ldr	r3, [pc, #136]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002724:	4a22      	ldr	r2, [pc, #136]	; (80027b0 <MX_ADC1_Init+0xa0>)
 8002726:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <MX_ADC1_Init+0x9c>)
 800272a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800272e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8002730:	4b1e      	ldr	r3, [pc, #120]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002732:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002736:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002738:	4b1c      	ldr	r3, [pc, #112]	; (80027ac <MX_ADC1_Init+0x9c>)
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800273e:	4b1b      	ldr	r3, [pc, #108]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002740:	2200      	movs	r2, #0
 8002742:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002744:	4b19      	ldr	r3, [pc, #100]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800274c:	4b17      	ldr	r3, [pc, #92]	; (80027ac <MX_ADC1_Init+0x9c>)
 800274e:	2200      	movs	r2, #0
 8002750:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002752:	4b16      	ldr	r3, [pc, #88]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002754:	4a17      	ldr	r2, [pc, #92]	; (80027b4 <MX_ADC1_Init+0xa4>)
 8002756:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002758:	4b14      	ldr	r3, [pc, #80]	; (80027ac <MX_ADC1_Init+0x9c>)
 800275a:	2200      	movs	r2, #0
 800275c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002760:	2201      	movs	r2, #1
 8002762:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002764:	4b11      	ldr	r3, [pc, #68]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <MX_ADC1_Init+0x9c>)
 800276e:	2201      	movs	r2, #1
 8002770:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002772:	480e      	ldr	r0, [pc, #56]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002774:	f000 fe2c 	bl	80033d0 <HAL_ADC_Init>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800277e:	f000 f915 	bl	80029ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002782:	2308      	movs	r3, #8
 8002784:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002786:	2301      	movs	r3, #1
 8002788:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800278e:	463b      	mov	r3, r7
 8002790:	4619      	mov	r1, r3
 8002792:	4806      	ldr	r0, [pc, #24]	; (80027ac <MX_ADC1_Init+0x9c>)
 8002794:	f000 ffe0 	bl	8003758 <HAL_ADC_ConfigChannel>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800279e:	f000 f905 	bl	80029ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027a2:	bf00      	nop
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000100 	.word	0x20000100
 80027b0:	40012000 	.word	0x40012000
 80027b4:	0f000001 	.word	0x0f000001

080027b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027bc:	4b12      	ldr	r3, [pc, #72]	; (8002808 <MX_I2C1_Init+0x50>)
 80027be:	4a13      	ldr	r2, [pc, #76]	; (800280c <MX_I2C1_Init+0x54>)
 80027c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027c2:	4b11      	ldr	r3, [pc, #68]	; (8002808 <MX_I2C1_Init+0x50>)
 80027c4:	4a12      	ldr	r2, [pc, #72]	; (8002810 <MX_I2C1_Init+0x58>)
 80027c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027c8:	4b0f      	ldr	r3, [pc, #60]	; (8002808 <MX_I2C1_Init+0x50>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027ce:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <MX_I2C1_Init+0x50>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027d4:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <MX_I2C1_Init+0x50>)
 80027d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <MX_I2C1_Init+0x50>)
 80027de:	2200      	movs	r2, #0
 80027e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <MX_I2C1_Init+0x50>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027e8:	4b07      	ldr	r3, [pc, #28]	; (8002808 <MX_I2C1_Init+0x50>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027ee:	4b06      	ldr	r3, [pc, #24]	; (8002808 <MX_I2C1_Init+0x50>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027f4:	4804      	ldr	r0, [pc, #16]	; (8002808 <MX_I2C1_Init+0x50>)
 80027f6:	f001 fc95 	bl	8004124 <HAL_I2C_Init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002800:	f000 f8d4 	bl	80029ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002804:	bf00      	nop
 8002806:	bd80      	pop	{r7, pc}
 8002808:	200000a4 	.word	0x200000a4
 800280c:	40005400 	.word	0x40005400
 8002810:	000186a0 	.word	0x000186a0

08002814 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002818:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <MX_TIM10_Init+0x40>)
 800281a:	4a0f      	ldr	r2, [pc, #60]	; (8002858 <MX_TIM10_Init+0x44>)
 800281c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 800281e:	4b0d      	ldr	r3, [pc, #52]	; (8002854 <MX_TIM10_Init+0x40>)
 8002820:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002824:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002826:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <MX_TIM10_Init+0x40>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 199;
 800282c:	4b09      	ldr	r3, [pc, #36]	; (8002854 <MX_TIM10_Init+0x40>)
 800282e:	22c7      	movs	r2, #199	; 0xc7
 8002830:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <MX_TIM10_Init+0x40>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002838:	4b06      	ldr	r3, [pc, #24]	; (8002854 <MX_TIM10_Init+0x40>)
 800283a:	2200      	movs	r2, #0
 800283c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800283e:	4805      	ldr	r0, [pc, #20]	; (8002854 <MX_TIM10_Init+0x40>)
 8002840:	f003 fb12 	bl	8005e68 <HAL_TIM_Base_Init>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800284a:	f000 f8af 	bl	80029ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	2000017c 	.word	0x2000017c
 8002858:	40014400 	.word	0x40014400

0800285c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08a      	sub	sp, #40	; 0x28
 8002860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002862:	f107 0314 	add.w	r3, r7, #20
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	605a      	str	r2, [r3, #4]
 800286c:	609a      	str	r2, [r3, #8]
 800286e:	60da      	str	r2, [r3, #12]
 8002870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	4b49      	ldr	r3, [pc, #292]	; (800299c <MX_GPIO_Init+0x140>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	4a48      	ldr	r2, [pc, #288]	; (800299c <MX_GPIO_Init+0x140>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	6313      	str	r3, [r2, #48]	; 0x30
 8002882:	4b46      	ldr	r3, [pc, #280]	; (800299c <MX_GPIO_Init+0x140>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	f003 0304 	and.w	r3, r3, #4
 800288a:	613b      	str	r3, [r7, #16]
 800288c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b42      	ldr	r3, [pc, #264]	; (800299c <MX_GPIO_Init+0x140>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	4a41      	ldr	r2, [pc, #260]	; (800299c <MX_GPIO_Init+0x140>)
 8002898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800289c:	6313      	str	r3, [r2, #48]	; 0x30
 800289e:	4b3f      	ldr	r3, [pc, #252]	; (800299c <MX_GPIO_Init+0x140>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	4b3b      	ldr	r3, [pc, #236]	; (800299c <MX_GPIO_Init+0x140>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a3a      	ldr	r2, [pc, #232]	; (800299c <MX_GPIO_Init+0x140>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b38      	ldr	r3, [pc, #224]	; (800299c <MX_GPIO_Init+0x140>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	60bb      	str	r3, [r7, #8]
 80028c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
 80028ca:	4b34      	ldr	r3, [pc, #208]	; (800299c <MX_GPIO_Init+0x140>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a33      	ldr	r2, [pc, #204]	; (800299c <MX_GPIO_Init+0x140>)
 80028d0:	f043 0302 	orr.w	r3, r3, #2
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b31      	ldr	r3, [pc, #196]	; (800299c <MX_GPIO_Init+0x140>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 80028e8:	482d      	ldr	r0, [pc, #180]	; (80029a0 <MX_GPIO_Init+0x144>)
 80028ea:	f001 fc01 	bl	80040f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 80028ee:	2200      	movs	r2, #0
 80028f0:	f241 313c 	movw	r1, #4924	; 0x133c
 80028f4:	482b      	ldr	r0, [pc, #172]	; (80029a4 <MX_GPIO_Init+0x148>)
 80028f6:	f001 fbfb 	bl	80040f0 <HAL_GPIO_WritePin>
                          |out8_Pin|out9_Pin|out10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, out1_Pin|out2_Pin|out3_Pin|out4_Pin, GPIO_PIN_RESET);
 80028fa:	2200      	movs	r2, #0
 80028fc:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8002900:	4829      	ldr	r0, [pc, #164]	; (80029a8 <MX_GPIO_Init+0x14c>)
 8002902:	f001 fbf5 	bl	80040f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002906:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800290a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800290c:	2301      	movs	r3, #1
 800290e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002918:	f107 0314 	add.w	r3, r7, #20
 800291c:	4619      	mov	r1, r3
 800291e:	4820      	ldr	r0, [pc, #128]	; (80029a0 <MX_GPIO_Init+0x144>)
 8002920:	f001 fa4a 	bl	8003db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : in1_Pin in2_Pin in3_Pin in4_Pin
                           in5_Pin in6_Pin in7_Pin in8_Pin
                           in9_Pin in10_Pin */
  GPIO_InitStruct.Pin = in1_Pin|in2_Pin|in3_Pin|in4_Pin
 8002924:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002928:	617b      	str	r3, [r7, #20]
                          |in5_Pin|in6_Pin|in7_Pin|in8_Pin
                          |in9_Pin|in10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800292e:	2301      	movs	r3, #1
 8002930:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002932:	f107 0314 	add.w	r3, r7, #20
 8002936:	4619      	mov	r1, r3
 8002938:	481b      	ldr	r0, [pc, #108]	; (80029a8 <MX_GPIO_Init+0x14c>)
 800293a:	f001 fa3d 	bl	8003db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : out5_Pin zumer_Pin out6_Pin out7_Pin
                           out8_Pin out9_Pin out10_Pin */
  GPIO_InitStruct.Pin = out5_Pin|zumer_Pin|out6_Pin|out7_Pin
 800293e:	f241 333c 	movw	r3, #4924	; 0x133c
 8002942:	617b      	str	r3, [r7, #20]
                          |out8_Pin|out9_Pin|out10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002944:	2301      	movs	r3, #1
 8002946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	2300      	movs	r3, #0
 800294e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	4619      	mov	r1, r3
 8002956:	4813      	ldr	r0, [pc, #76]	; (80029a4 <MX_GPIO_Init+0x148>)
 8002958:	f001 fa2e 	bl	8003db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Botton_Pin PB13 */
  GPIO_InitStruct.Pin = Botton_Pin|GPIO_PIN_13;
 800295c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8002960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002966:	2301      	movs	r3, #1
 8002968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4619      	mov	r1, r3
 8002970:	480c      	ldr	r0, [pc, #48]	; (80029a4 <MX_GPIO_Init+0x148>)
 8002972:	f001 fa21 	bl	8003db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : out1_Pin out2_Pin out3_Pin out4_Pin */
  GPIO_InitStruct.Pin = out1_Pin|out2_Pin|out3_Pin|out4_Pin;
 8002976:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 800297a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297c:	2301      	movs	r3, #1
 800297e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002984:	2300      	movs	r3, #0
 8002986:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002988:	f107 0314 	add.w	r3, r7, #20
 800298c:	4619      	mov	r1, r3
 800298e:	4806      	ldr	r0, [pc, #24]	; (80029a8 <MX_GPIO_Init+0x14c>)
 8002990:	f001 fa12 	bl	8003db8 <HAL_GPIO_Init>

}
 8002994:	bf00      	nop
 8002996:	3728      	adds	r7, #40	; 0x28
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40023800 	.word	0x40023800
 80029a0:	40020800 	.word	0x40020800
 80029a4:	40020400 	.word	0x40020400
 80029a8:	40020000 	.word	0x40020000

080029ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029b0:	b672      	cpsid	i
}
 80029b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029b4:	e7fe      	b.n	80029b4 <Error_Handler+0x8>
	...

080029b8 <read_memory>:
#include "memory.h"
extern param p_work;
extern const uint8_t temp_numder[7];
uint8_t read_memory (uint8_t data)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b088      	sub	sp, #32
 80029bc:	af04      	add	r7, sp, #16
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
	uint8_t  data_out;
	HAL_I2C_Mem_Read(&hi2c1, 80<<1, data, I2C_MEMADD_SIZE_16BIT,&data_out , 1,HAL_MAX_DELAY );
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	f04f 33ff 	mov.w	r3, #4294967295
 80029ca:	9302      	str	r3, [sp, #8]
 80029cc:	2301      	movs	r3, #1
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	f107 030f 	add.w	r3, r7, #15
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	2310      	movs	r3, #16
 80029d8:	21a0      	movs	r1, #160	; 0xa0
 80029da:	4804      	ldr	r0, [pc, #16]	; (80029ec <read_memory+0x34>)
 80029dc:	f001 fede 	bl	800479c <HAL_I2C_Mem_Read>

return data_out;
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	200000a4 	.word	0x200000a4

080029f0 <write_memory>:

void write_memory (uint8_t addr,uint8_t data)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af04      	add	r7, sp, #16
 80029f6:	4603      	mov	r3, r0
 80029f8:	460a      	mov	r2, r1
 80029fa:	71fb      	strb	r3, [r7, #7]
 80029fc:	4613      	mov	r3, r2
 80029fe:	71bb      	strb	r3, [r7, #6]
HAL_I2C_Mem_Write(&hi2c1, 80<<1, addr, I2C_MEMADD_SIZE_16BIT,&data , 1,HAL_MAX_DELAY);
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	f04f 33ff 	mov.w	r3, #4294967295
 8002a08:	9302      	str	r3, [sp, #8]
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	1dbb      	adds	r3, r7, #6
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	2310      	movs	r3, #16
 8002a14:	21a0      	movs	r1, #160	; 0xa0
 8002a16:	4803      	ldr	r0, [pc, #12]	; (8002a24 <write_memory+0x34>)
 8002a18:	f001 fdc6 	bl	80045a8 <HAL_I2C_Mem_Write>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200000a4 	.word	0x200000a4

08002a28 <read_adcn>:

uint16_t read_adcn (void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
uint16_t our=0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Start(&hadc1);
 8002a32:	4811      	ldr	r0, [pc, #68]	; (8002a78 <read_adcn+0x50>)
 8002a34:	f000 fd10 	bl	8003458 <HAL_ADC_Start>
for(uint8_t i=0;i<4;i++)
 8002a38:	2300      	movs	r3, #0
 8002a3a:	717b      	strb	r3, [r7, #5]
 8002a3c:	e00e      	b.n	8002a5c <read_adcn+0x34>
{
	HAL_ADC_PollForConversion(&hadc1, 10);
 8002a3e:	210a      	movs	r1, #10
 8002a40:	480d      	ldr	r0, [pc, #52]	; (8002a78 <read_adcn+0x50>)
 8002a42:	f000 fdf0 	bl	8003626 <HAL_ADC_PollForConversion>
	our=HAL_ADC_GetValue(&hadc1);
 8002a46:	480c      	ldr	r0, [pc, #48]	; (8002a78 <read_adcn+0x50>)
 8002a48:	f000 fe78 	bl	800373c <HAL_ADC_GetValue>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	80fb      	strh	r3, [r7, #6]
	our+=our;
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	80fb      	strh	r3, [r7, #6]
for(uint8_t i=0;i<4;i++)
 8002a56:	797b      	ldrb	r3, [r7, #5]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	717b      	strb	r3, [r7, #5]
 8002a5c:	797b      	ldrb	r3, [r7, #5]
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d9ed      	bls.n	8002a3e <read_adcn+0x16>
}
our=our/2;
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	085b      	lsrs	r3, r3, #1
 8002a66:	80fb      	strh	r3, [r7, #6]
HAL_ADC_Stop(&hadc1);
 8002a68:	4803      	ldr	r0, [pc, #12]	; (8002a78 <read_adcn+0x50>)
 8002a6a:	f000 fda9 	bl	80035c0 <HAL_ADC_Stop>
return our;
 8002a6e:	88fb      	ldrh	r3, [r7, #6]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000100 	.word	0x20000100

08002a7c <write_memory_adc>:

void write_memory_adc (uint8_t adresMem,uint16_t dataMem)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af04      	add	r7, sp, #16
 8002a82:	4603      	mov	r3, r0
 8002a84:	460a      	mov	r2, r1
 8002a86:	71fb      	strb	r3, [r7, #7]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	80bb      	strh	r3, [r7, #4]
   uint8_t adr=80;
 8002a8c:	2350      	movs	r3, #80	; 0x50
 8002a8e:	73fb      	strb	r3, [r7, #15]
   uint8_t out[3];
 if(dataMem<=255)
 8002a90:	88bb      	ldrh	r3, [r7, #4]
 8002a92:	2bff      	cmp	r3, #255	; 0xff
 8002a94:	d819      	bhi.n	8002aca <write_memory_adc+0x4e>
 {
	 out[0]=dataMem;
 8002a96:	88bb      	ldrh	r3, [r7, #4]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	733b      	strb	r3, [r7, #12]
	 out[1]=0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	737b      	strb	r3, [r7, #13]
	 out[2]=0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	73bb      	strb	r3, [r7, #14]
	 HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	b299      	uxth	r1, r3
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab4:	9302      	str	r3, [sp, #8]
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	4815      	ldr	r0, [pc, #84]	; (8002b18 <write_memory_adc+0x9c>)
 8002ac4:	f001 fd70 	bl	80045a8 <HAL_I2C_Mem_Write>
	out[0]=dataMem/255;
	out[1]=dataMem-(255*out[0]);
	out[2]=1;
	HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 }
}
 8002ac8:	e021      	b.n	8002b0e <write_memory_adc+0x92>
	out[0]=dataMem/255;
 8002aca:	88bb      	ldrh	r3, [r7, #4]
 8002acc:	4a13      	ldr	r2, [pc, #76]	; (8002b1c <write_memory_adc+0xa0>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	09db      	lsrs	r3, r3, #7
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	733b      	strb	r3, [r7, #12]
	out[1]=dataMem-(255*out[0]);
 8002ada:	88bb      	ldrh	r3, [r7, #4]
 8002adc:	b2da      	uxtb	r2, r3
 8002ade:	7b3b      	ldrb	r3, [r7, #12]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	737b      	strb	r3, [r7, #13]
	out[2]=1;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(&hi2c1, adr<<1, adresMem, I2C_MEMADD_SIZE_16BIT, out ,3,HAL_MAX_DELAY);
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	b299      	uxth	r1, r3
 8002af2:	79fb      	ldrb	r3, [r7, #7]
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	2303      	movs	r3, #3
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	f107 030c 	add.w	r3, r7, #12
 8002b04:	9300      	str	r3, [sp, #0]
 8002b06:	2310      	movs	r3, #16
 8002b08:	4803      	ldr	r0, [pc, #12]	; (8002b18 <write_memory_adc+0x9c>)
 8002b0a:	f001 fd4d 	bl	80045a8 <HAL_I2C_Mem_Write>
}
 8002b0e:	bf00      	nop
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	200000a4 	.word	0x200000a4
 8002b1c:	80808081 	.word	0x80808081

08002b20 <read_memory_adc>:

uint16_t read_memory_adc (uint8_t adrress)
{
 8002b20:	b590      	push	{r4, r7, lr}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
	uint16_t out=0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	81fb      	strh	r3, [r7, #14]
	if(read_memory(adrress+2)==0)
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	3302      	adds	r3, #2
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ff3f 	bl	80029b8 <read_memory>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d106      	bne.n	8002b4e <read_memory_adc+0x2e>
	{
		return  read_memory (adrress);
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff38 	bl	80029b8 <read_memory>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	e014      	b.n	8002b78 <read_memory_adc+0x58>
	}
   else
    {
       out=(255 * read_memory(adrress) ) + read_memory(adrress+1);
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff ff31 	bl	80029b8 <read_memory>
 8002b56:	4603      	mov	r3, r0
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	0212      	lsls	r2, r2, #8
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	b29c      	uxth	r4, r3
 8002b62:	79fb      	ldrb	r3, [r7, #7]
 8002b64:	3301      	adds	r3, #1
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff25 	bl	80029b8 <read_memory>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	4423      	add	r3, r4
 8002b74:	81fb      	strh	r3, [r7, #14]
       return out;
 8002b76:	89fb      	ldrh	r3, [r7, #14]
    }
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd90      	pop	{r4, r7, pc}

08002b80 <SystemMem>:

void SystemMem (void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
	 button._minus = read_memory_adc(200);
 8002b84:	20c8      	movs	r0, #200	; 0xc8
 8002b86:	f7ff ffcb 	bl	8002b20 <read_memory_adc>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b26      	ldr	r3, [pc, #152]	; (8002c28 <SystemMem+0xa8>)
 8002b90:	801a      	strh	r2, [r3, #0]
     button._plus  = read_memory_adc(20);
 8002b92:	2014      	movs	r0, #20
 8002b94:	f7ff ffc4 	bl	8002b20 <read_memory_adc>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4b22      	ldr	r3, [pc, #136]	; (8002c28 <SystemMem+0xa8>)
 8002b9e:	805a      	strh	r2, [r3, #2]
	 button._reset = read_memory_adc(30);
 8002ba0:	201e      	movs	r0, #30
 8002ba2:	f7ff ffbd 	bl	8002b20 <read_memory_adc>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b1f      	ldr	r3, [pc, #124]	; (8002c28 <SystemMem+0xa8>)
 8002bac:	80da      	strh	r2, [r3, #6]
     p_work.mode   = read_memory(40);                    //  
 8002bae:	2028      	movs	r0, #40	; 0x28
 8002bb0:	f7ff ff02 	bl	80029b8 <read_memory>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <SystemMem+0xac>)
 8002bba:	70da      	strb	r2, [r3, #3]
	 p_work.number_cycles= temp_numder[read_memory(41)]; // 
 8002bbc:	2029      	movs	r0, #41	; 0x29
 8002bbe:	f7ff fefb 	bl	80029b8 <read_memory>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <SystemMem+0xb0>)
 8002bc8:	5c9a      	ldrb	r2, [r3, r2]
 8002bca:	4b18      	ldr	r3, [pc, #96]	; (8002c2c <SystemMem+0xac>)
 8002bcc:	701a      	strb	r2, [r3, #0]
	 p_work.period= read_memory(100);                    //  
 8002bce:	2064      	movs	r0, #100	; 0x64
 8002bd0:	f7ff fef2 	bl	80029b8 <read_memory>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4b14      	ldr	r3, [pc, #80]	; (8002c2c <SystemMem+0xac>)
 8002bda:	705a      	strb	r2, [r3, #1]

     if( p_work.number_cycles>100)
 8002bdc:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <SystemMem+0xac>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b64      	cmp	r3, #100	; 0x64
 8002be2:	d906      	bls.n	8002bf2 <SystemMem+0x72>
	 {
		 write_memory(41,0);
 8002be4:	2100      	movs	r1, #0
 8002be6:	2029      	movs	r0, #41	; 0x29
 8002be8:	f7ff ff02 	bl	80029f0 <write_memory>
		 p_work.number_cycles=0;
 8002bec:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <SystemMem+0xac>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
	 }
	 if(p_work.mode>3)
 8002bf2:	4b0e      	ldr	r3, [pc, #56]	; (8002c2c <SystemMem+0xac>)
 8002bf4:	78db      	ldrb	r3, [r3, #3]
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d906      	bls.n	8002c08 <SystemMem+0x88>
	 {
		 write_memory(40,0);
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	2028      	movs	r0, #40	; 0x28
 8002bfe:	f7ff fef7 	bl	80029f0 <write_memory>
		 p_work.mode=0;
 8002c02:	4b0a      	ldr	r3, [pc, #40]	; (8002c2c <SystemMem+0xac>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	70da      	strb	r2, [r3, #3]
	 }

	 if(read_memory(100)>20)
 8002c08:	2064      	movs	r0, #100	; 0x64
 8002c0a:	f7ff fed5 	bl	80029b8 <read_memory>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b14      	cmp	r3, #20
 8002c12:	d906      	bls.n	8002c22 <SystemMem+0xa2>
	 {
		 write_memory(100,1);
 8002c14:	2101      	movs	r1, #1
 8002c16:	2064      	movs	r0, #100	; 0x64
 8002c18:	f7ff feea 	bl	80029f0 <write_memory>
		 p_work.period=1;
 8002c1c:	4b03      	ldr	r3, [pc, #12]	; (8002c2c <SystemMem+0xac>)
 8002c1e:	2201      	movs	r2, #1
 8002c20:	705a      	strb	r2, [r3, #1]
	 }
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	200001f8 	.word	0x200001f8
 8002c2c:	200000f8 	.word	0x200000f8
 8002c30:	080074d8 	.word	0x080074d8

08002c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	607b      	str	r3, [r7, #4]
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c48:	6453      	str	r3, [r2, #68]	; 0x44
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c52:	607b      	str	r3, [r7, #4]
 8002c54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	603b      	str	r3, [r7, #0]
 8002c5a:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	4a08      	ldr	r2, [pc, #32]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c64:	6413      	str	r3, [r2, #64]	; 0x40
 8002c66:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <HAL_MspInit+0x4c>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40023800 	.word	0x40023800

08002c84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08a      	sub	sp, #40	; 0x28
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a17      	ldr	r2, [pc, #92]	; (8002d00 <HAL_ADC_MspInit+0x7c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d127      	bne.n	8002cf6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	613b      	str	r3, [r7, #16]
 8002caa:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	4a15      	ldr	r2, [pc, #84]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002cb6:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cbe:	613b      	str	r3, [r7, #16]
 8002cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cca:	4a0e      	ldr	r2, [pc, #56]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002ccc:	f043 0302 	orr.w	r3, r3, #2
 8002cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cd2:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <HAL_ADC_MspInit+0x80>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cea:	f107 0314 	add.w	r3, r7, #20
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4805      	ldr	r0, [pc, #20]	; (8002d08 <HAL_ADC_MspInit+0x84>)
 8002cf2:	f001 f861 	bl	8003db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002cf6:	bf00      	nop
 8002cf8:	3728      	adds	r7, #40	; 0x28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40012000 	.word	0x40012000
 8002d04:	40023800 	.word	0x40023800
 8002d08:	40020400 	.word	0x40020400

08002d0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	; 0x28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d14:	f107 0314 	add.w	r3, r7, #20
 8002d18:	2200      	movs	r2, #0
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	60da      	str	r2, [r3, #12]
 8002d22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a19      	ldr	r2, [pc, #100]	; (8002d90 <HAL_I2C_MspInit+0x84>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d12b      	bne.n	8002d86 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	613b      	str	r3, [r7, #16]
 8002d32:	4b18      	ldr	r3, [pc, #96]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	4a17      	ldr	r2, [pc, #92]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d38:	f043 0302 	orr.w	r3, r3, #2
 8002d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3e:	4b15      	ldr	r3, [pc, #84]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	613b      	str	r3, [r7, #16]
 8002d48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d4a:	23c0      	movs	r3, #192	; 0xc0
 8002d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d4e:	2312      	movs	r3, #18
 8002d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d52:	2301      	movs	r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d56:	2303      	movs	r3, #3
 8002d58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5e:	f107 0314 	add.w	r3, r7, #20
 8002d62:	4619      	mov	r1, r3
 8002d64:	480c      	ldr	r0, [pc, #48]	; (8002d98 <HAL_I2C_MspInit+0x8c>)
 8002d66:	f001 f827 	bl	8003db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	60fb      	str	r3, [r7, #12]
 8002d6e:	4b09      	ldr	r3, [pc, #36]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	4a08      	ldr	r2, [pc, #32]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d78:	6413      	str	r3, [r2, #64]	; 0x40
 8002d7a:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <HAL_I2C_MspInit+0x88>)
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d86:	bf00      	nop
 8002d88:	3728      	adds	r7, #40	; 0x28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40005400 	.word	0x40005400
 8002d94:	40023800 	.word	0x40023800
 8002d98:	40020400 	.word	0x40020400

08002d9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0e      	ldr	r2, [pc, #56]	; (8002de4 <HAL_TIM_Base_MspInit+0x48>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d115      	bne.n	8002dda <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	4b0d      	ldr	r3, [pc, #52]	; (8002de8 <HAL_TIM_Base_MspInit+0x4c>)
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	4a0c      	ldr	r2, [pc, #48]	; (8002de8 <HAL_TIM_Base_MspInit+0x4c>)
 8002db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <HAL_TIM_Base_MspInit+0x4c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002dca:	2200      	movs	r2, #0
 8002dcc:	2100      	movs	r1, #0
 8002dce:	2019      	movs	r0, #25
 8002dd0:	f000 ffbb 	bl	8003d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002dd4:	2019      	movs	r0, #25
 8002dd6:	f000 ffd4 	bl	8003d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40014400 	.word	0x40014400
 8002de8:	40023800 	.word	0x40023800

08002dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002df0:	e7fe      	b.n	8002df0 <NMI_Handler+0x4>

08002df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df6:	e7fe      	b.n	8002df6 <HardFault_Handler+0x4>

08002df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <MemManage_Handler+0x4>

08002dfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <BusFault_Handler+0x4>

08002e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <UsageFault_Handler+0x4>

08002e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e26:	b480      	push	{r7}
 8002e28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e2a:	bf00      	nop
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e38:	f000 fa86 	bl	8003348 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002e44:	481d      	ldr	r0, [pc, #116]	; (8002ebc <TIM1_UP_TIM10_IRQHandler+0x7c>)
 8002e46:	f003 f8c1 	bl	8005fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  count_timer++;
 8002e4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ec0 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <TIM1_UP_TIM10_IRQHandler+0x80>)
 8002e54:	801a      	strh	r2, [r3, #0]

  	  if(start_play==1 && flag_beg==0 && p_work.mode==game_beg )    //бег
 8002e56:	4b1b      	ldr	r3, [pc, #108]	; (8002ec4 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d109      	bne.n	8002e72 <TIM1_UP_TIM10_IRQHandler+0x32>
 8002e5e:	4b1a      	ldr	r3, [pc, #104]	; (8002ec8 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d105      	bne.n	8002e72 <TIM1_UP_TIM10_IRQHandler+0x32>
 8002e66:	4b19      	ldr	r3, [pc, #100]	; (8002ecc <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e68:	78db      	ldrb	r3, [r3, #3]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <TIM1_UP_TIM10_IRQHandler+0x32>
	  {
		Beg();
 8002e6e:	f7fd ffdf 	bl	8000e30 <Beg>
	  }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_invers ) //инверсия
 8002e72:	4b14      	ldr	r3, [pc, #80]	; (8002ec4 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d109      	bne.n	8002e8e <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002e7a:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d105      	bne.n	8002e8e <TIM1_UP_TIM10_IRQHandler+0x4e>
 8002e82:	4b12      	ldr	r3, [pc, #72]	; (8002ecc <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002e84:	78db      	ldrb	r3, [r3, #3]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d101      	bne.n	8002e8e <TIM1_UP_TIM10_IRQHandler+0x4e>
	 {
		 invert();
 8002e8a:	f7ff f81f 	bl	8001ecc <invert>
	 }

	 if(start_play==1 && flag_beg==0 && p_work.mode==game_duble ) //дубль
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ec4 <TIM1_UP_TIM10_IRQHandler+0x84>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d109      	bne.n	8002eaa <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e96:	4b0c      	ldr	r3, [pc, #48]	; (8002ec8 <TIM1_UP_TIM10_IRQHandler+0x88>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d105      	bne.n	8002eaa <TIM1_UP_TIM10_IRQHandler+0x6a>
 8002e9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ecc <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002ea0:	78db      	ldrb	r3, [r3, #3]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d101      	bne.n	8002eaa <TIM1_UP_TIM10_IRQHandler+0x6a>
	   {
		 duble();
 8002ea6:	f7fe fab1 	bl	800140c <duble>
	   }



	 if( p_work.mode==test) //start_play==1 && flag_beg==0 &&
 8002eaa:	4b08      	ldr	r3, [pc, #32]	; (8002ecc <TIM1_UP_TIM10_IRQHandler+0x8c>)
 8002eac:	78db      	ldrb	r3, [r3, #3]
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d101      	bne.n	8002eb6 <TIM1_UP_TIM10_IRQHandler+0x76>
	 {
		 testButton();
 8002eb2:	f000 f931 	bl	8003118 <testButton>
	 }


  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	2000017c 	.word	0x2000017c
 8002ec0:	20000092 	.word	0x20000092
 8002ec4:	20000094 	.word	0x20000094
 8002ec8:	20000090 	.word	0x20000090
 8002ecc:	200000f8 	.word	0x200000f8

08002ed0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
	return 1;
 8002ed4:	2301      	movs	r3, #1
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <_kill>:

int _kill(int pid, int sig)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002eea:	f003 fa3d 	bl	8006368 <__errno>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2216      	movs	r2, #22
 8002ef2:	601a      	str	r2, [r3, #0]
	return -1;
 8002ef4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <_exit>:

void _exit (int status)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f08:	f04f 31ff 	mov.w	r1, #4294967295
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7ff ffe7 	bl	8002ee0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f12:	e7fe      	b.n	8002f12 <_exit+0x12>

08002f14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	e00a      	b.n	8002f3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f26:	f3af 8000 	nop.w
 8002f2a:	4601      	mov	r1, r0
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	60ba      	str	r2, [r7, #8]
 8002f32:	b2ca      	uxtb	r2, r1
 8002f34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	dbf0      	blt.n	8002f26 <_read+0x12>
	}

return len;
 8002f44:	687b      	ldr	r3, [r7, #4]
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b086      	sub	sp, #24
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	60b9      	str	r1, [r7, #8]
 8002f58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]
 8002f5e:	e009      	b.n	8002f74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	1c5a      	adds	r2, r3, #1
 8002f64:	60ba      	str	r2, [r7, #8]
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	3301      	adds	r3, #1
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	dbf1      	blt.n	8002f60 <_write+0x12>
	}
	return len;
 8002f7c:	687b      	ldr	r3, [r7, #4]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <_close>:

int _close(int file)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b083      	sub	sp, #12
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
	return -1;
 8002f8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fae:	605a      	str	r2, [r3, #4]
	return 0;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <_isatty>:

int _isatty(int file)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
	return 1;
 8002fc6:	2301      	movs	r3, #1
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
	return 0;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
	...

08002ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff8:	4a14      	ldr	r2, [pc, #80]	; (800304c <_sbrk+0x5c>)
 8002ffa:	4b15      	ldr	r3, [pc, #84]	; (8003050 <_sbrk+0x60>)
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003004:	4b13      	ldr	r3, [pc, #76]	; (8003054 <_sbrk+0x64>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d102      	bne.n	8003012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <_sbrk+0x64>)
 800300e:	4a12      	ldr	r2, [pc, #72]	; (8003058 <_sbrk+0x68>)
 8003010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003012:	4b10      	ldr	r3, [pc, #64]	; (8003054 <_sbrk+0x64>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	429a      	cmp	r2, r3
 800301e:	d207      	bcs.n	8003030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003020:	f003 f9a2 	bl	8006368 <__errno>
 8003024:	4603      	mov	r3, r0
 8003026:	220c      	movs	r2, #12
 8003028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800302a:	f04f 33ff 	mov.w	r3, #4294967295
 800302e:	e009      	b.n	8003044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003030:	4b08      	ldr	r3, [pc, #32]	; (8003054 <_sbrk+0x64>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003036:	4b07      	ldr	r3, [pc, #28]	; (8003054 <_sbrk+0x64>)
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4413      	add	r3, r2
 800303e:	4a05      	ldr	r2, [pc, #20]	; (8003054 <_sbrk+0x64>)
 8003040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3718      	adds	r7, #24
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20010000 	.word	0x20010000
 8003050:	00000400 	.word	0x00000400
 8003054:	20000098 	.word	0x20000098
 8003058:	20000258 	.word	0x20000258

0800305c <chekInputBotton>:
#include "system.h"

u8 chekInputBotton (GPIO_TypeDef *g,uint16_t Pin)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	807b      	strh	r3, [r7, #2]
	if(READ_BIT(g->IDR,0x1UL << Pin )==RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691a      	ldr	r2, [r3, #16]
 800306c:	887b      	ldrh	r3, [r7, #2]
 800306e:	fa22 f303 	lsr.w	r3, r2, r3
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <chekInputBotton+0x22>
		return 1;
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <chekInputBotton+0x24>
	else
		return 0;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <debonse>:

u8 debonse(u8 count,GPIO_TypeDef *g,uint16_t pin)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	6039      	str	r1, [r7, #0]
 8003096:	71fb      	strb	r3, [r7, #7]
 8003098:	4613      	mov	r3, r2
 800309a:	80bb      	strh	r3, [r7, #4]
	u8 c=0,on=0,off=0;
 800309c:	2300      	movs	r3, #0
 800309e:	73fb      	strb	r3, [r7, #15]
 80030a0:	2300      	movs	r3, #0
 80030a2:	73bb      	strb	r3, [r7, #14]
 80030a4:	2300      	movs	r3, #0
 80030a6:	737b      	strb	r3, [r7, #13]
	for(c=0;c<count;c++)
 80030a8:	2300      	movs	r3, #0
 80030aa:	73fb      	strb	r3, [r7, #15]
 80030ac:	e012      	b.n	80030d4 <debonse+0x48>
	{
		if((g->IDR&pin)==RESET)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	88bb      	ldrh	r3, [r7, #4]
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d103      	bne.n	80030c2 <debonse+0x36>
		  on++;
 80030ba:	7bbb      	ldrb	r3, [r7, #14]
 80030bc:	3301      	adds	r3, #1
 80030be:	73bb      	strb	r3, [r7, #14]
 80030c0:	e002      	b.n	80030c8 <debonse+0x3c>
		else
		  off++;
 80030c2:	7b7b      	ldrb	r3, [r7, #13]
 80030c4:	3301      	adds	r3, #1
 80030c6:	737b      	strb	r3, [r7, #13]
		HAL_Delay(1);
 80030c8:	2001      	movs	r0, #1
 80030ca:	f000 f95d 	bl	8003388 <HAL_Delay>
	for(c=0;c<count;c++)
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	3301      	adds	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
 80030d4:	7bfa      	ldrb	r2, [r7, #15]
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d3e8      	bcc.n	80030ae <debonse+0x22>
	}
	if (on>off) return 1; else return 0;
 80030dc:	7bba      	ldrb	r2, [r7, #14]
 80030de:	7b7b      	ldrb	r3, [r7, #13]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d901      	bls.n	80030e8 <debonse+0x5c>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <debonse+0x5e>
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030f8:	4b06      	ldr	r3, [pc, #24]	; (8003114 <SystemInit+0x20>)
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030fe:	4a05      	ldr	r2, [pc, #20]	; (8003114 <SystemInit+0x20>)
 8003100:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003104:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	e000ed00 	.word	0xe000ed00

08003118 <testButton>:
#include "test.h"


void testButton ()
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
	off_all();
 800311c:	2200      	movs	r2, #0
 800311e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003122:	4849      	ldr	r0, [pc, #292]	; (8003248 <testButton+0x130>)
 8003124:	f000 ffe4 	bl	80040f0 <HAL_GPIO_WritePin>
 8003128:	2200      	movs	r2, #0
 800312a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800312e:	4846      	ldr	r0, [pc, #280]	; (8003248 <testButton+0x130>)
 8003130:	f000 ffde 	bl	80040f0 <HAL_GPIO_WritePin>
 8003134:	2200      	movs	r2, #0
 8003136:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800313a:	4843      	ldr	r0, [pc, #268]	; (8003248 <testButton+0x130>)
 800313c:	f000 ffd8 	bl	80040f0 <HAL_GPIO_WritePin>
 8003140:	2200      	movs	r2, #0
 8003142:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003146:	4840      	ldr	r0, [pc, #256]	; (8003248 <testButton+0x130>)
 8003148:	f000 ffd2 	bl	80040f0 <HAL_GPIO_WritePin>
 800314c:	2200      	movs	r2, #0
 800314e:	2104      	movs	r1, #4
 8003150:	483e      	ldr	r0, [pc, #248]	; (800324c <testButton+0x134>)
 8003152:	f000 ffcd 	bl	80040f0 <HAL_GPIO_WritePin>
 8003156:	2200      	movs	r2, #0
 8003158:	2108      	movs	r1, #8
 800315a:	483c      	ldr	r0, [pc, #240]	; (800324c <testButton+0x134>)
 800315c:	f000 ffc8 	bl	80040f0 <HAL_GPIO_WritePin>
 8003160:	2200      	movs	r2, #0
 8003162:	2110      	movs	r1, #16
 8003164:	4839      	ldr	r0, [pc, #228]	; (800324c <testButton+0x134>)
 8003166:	f000 ffc3 	bl	80040f0 <HAL_GPIO_WritePin>
 800316a:	2200      	movs	r2, #0
 800316c:	2120      	movs	r1, #32
 800316e:	4837      	ldr	r0, [pc, #220]	; (800324c <testButton+0x134>)
 8003170:	f000 ffbe 	bl	80040f0 <HAL_GPIO_WritePin>
 8003174:	2200      	movs	r2, #0
 8003176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800317a:	4834      	ldr	r0, [pc, #208]	; (800324c <testButton+0x134>)
 800317c:	f000 ffb8 	bl	80040f0 <HAL_GPIO_WritePin>
 8003180:	2200      	movs	r2, #0
 8003182:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003186:	4831      	ldr	r0, [pc, #196]	; (800324c <testButton+0x134>)
 8003188:	f000 ffb2 	bl	80040f0 <HAL_GPIO_WritePin>
	  if (in_one()==0)         //1
 800318c:	2101      	movs	r1, #1
 800318e:	482e      	ldr	r0, [pc, #184]	; (8003248 <testButton+0x130>)
 8003190:	f000 ff96 	bl	80040c0 <HAL_GPIO_ReadPin>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d106      	bne.n	80031a8 <testButton+0x90>
	  {
		  on_one();
 800319a:	2201      	movs	r2, #1
 800319c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80031a0:	4829      	ldr	r0, [pc, #164]	; (8003248 <testButton+0x130>)
 80031a2:	f000 ffa5 	bl	80040f0 <HAL_GPIO_WritePin>
	  }
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
	  {
		  on_ten();
	  }
}
 80031a6:	e04c      	b.n	8003242 <testButton+0x12a>
	  else if (in_two()==0)   //2
 80031a8:	2102      	movs	r1, #2
 80031aa:	4827      	ldr	r0, [pc, #156]	; (8003248 <testButton+0x130>)
 80031ac:	f000 ff88 	bl	80040c0 <HAL_GPIO_ReadPin>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d106      	bne.n	80031c4 <testButton+0xac>
		  on_two();
 80031b6:	2201      	movs	r2, #1
 80031b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80031bc:	4822      	ldr	r0, [pc, #136]	; (8003248 <testButton+0x130>)
 80031be:	f000 ff97 	bl	80040f0 <HAL_GPIO_WritePin>
}
 80031c2:	e03e      	b.n	8003242 <testButton+0x12a>
	  else if (in_three()==0)  //3
 80031c4:	2104      	movs	r1, #4
 80031c6:	4820      	ldr	r0, [pc, #128]	; (8003248 <testButton+0x130>)
 80031c8:	f000 ff7a 	bl	80040c0 <HAL_GPIO_ReadPin>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <testButton+0xc8>
		  on_three();
 80031d2:	2201      	movs	r2, #1
 80031d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031d8:	481b      	ldr	r0, [pc, #108]	; (8003248 <testButton+0x130>)
 80031da:	f000 ff89 	bl	80040f0 <HAL_GPIO_WritePin>
}
 80031de:	e030      	b.n	8003242 <testButton+0x12a>
	  else if (in_four()==0)  //4
 80031e0:	2108      	movs	r1, #8
 80031e2:	4819      	ldr	r0, [pc, #100]	; (8003248 <testButton+0x130>)
 80031e4:	f000 ff6c 	bl	80040c0 <HAL_GPIO_ReadPin>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d106      	bne.n	80031fc <testButton+0xe4>
		  on_four();
 80031ee:	2201      	movs	r2, #1
 80031f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031f4:	4814      	ldr	r0, [pc, #80]	; (8003248 <testButton+0x130>)
 80031f6:	f000 ff7b 	bl	80040f0 <HAL_GPIO_WritePin>
}
 80031fa:	e022      	b.n	8003242 <testButton+0x12a>
	  else if (in_five()==0)  //5
 80031fc:	2110      	movs	r1, #16
 80031fe:	4812      	ldr	r0, [pc, #72]	; (8003248 <testButton+0x130>)
 8003200:	f000 ff5e 	bl	80040c0 <HAL_GPIO_ReadPin>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d105      	bne.n	8003216 <testButton+0xfe>
		  on_five();
 800320a:	2201      	movs	r2, #1
 800320c:	2104      	movs	r1, #4
 800320e:	480f      	ldr	r0, [pc, #60]	; (800324c <testButton+0x134>)
 8003210:	f000 ff6e 	bl	80040f0 <HAL_GPIO_WritePin>
}
 8003214:	e015      	b.n	8003242 <testButton+0x12a>
	  else if (in_six()==0 && (COUNT_LED==10))  //6
 8003216:	2120      	movs	r1, #32
 8003218:	480b      	ldr	r0, [pc, #44]	; (8003248 <testButton+0x130>)
 800321a:	f000 ff51 	bl	80040c0 <HAL_GPIO_ReadPin>
	  else if ( in_seven()==0 && (COUNT_LED==10)) //7
 800321e:	2140      	movs	r1, #64	; 0x40
 8003220:	4809      	ldr	r0, [pc, #36]	; (8003248 <testButton+0x130>)
 8003222:	f000 ff4d 	bl	80040c0 <HAL_GPIO_ReadPin>
	  else if (in_eight()==0 && (COUNT_LED==10)) //8
 8003226:	2180      	movs	r1, #128	; 0x80
 8003228:	4807      	ldr	r0, [pc, #28]	; (8003248 <testButton+0x130>)
 800322a:	f000 ff49 	bl	80040c0 <HAL_GPIO_ReadPin>
	  else if (in_nine()==0 && (COUNT_LED==10)) //9
 800322e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003232:	4805      	ldr	r0, [pc, #20]	; (8003248 <testButton+0x130>)
 8003234:	f000 ff44 	bl	80040c0 <HAL_GPIO_ReadPin>
	  else if (in_ten()==0 && (COUNT_LED==10)) //10
 8003238:	f44f 7100 	mov.w	r1, #512	; 0x200
 800323c:	4802      	ldr	r0, [pc, #8]	; (8003248 <testButton+0x130>)
 800323e:	f000 ff3f 	bl	80040c0 <HAL_GPIO_ReadPin>
}
 8003242:	bf00      	nop
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40020000 	.word	0x40020000
 800324c:	40020400 	.word	0x40020400

08003250 <Reset_Handler>:
 8003250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003288 <LoopFillZerobss+0x12>
 8003254:	480d      	ldr	r0, [pc, #52]	; (800328c <LoopFillZerobss+0x16>)
 8003256:	490e      	ldr	r1, [pc, #56]	; (8003290 <LoopFillZerobss+0x1a>)
 8003258:	4a0e      	ldr	r2, [pc, #56]	; (8003294 <LoopFillZerobss+0x1e>)
 800325a:	2300      	movs	r3, #0
 800325c:	e002      	b.n	8003264 <LoopCopyDataInit>

0800325e <CopyDataInit>:
 800325e:	58d4      	ldr	r4, [r2, r3]
 8003260:	50c4      	str	r4, [r0, r3]
 8003262:	3304      	adds	r3, #4

08003264 <LoopCopyDataInit>:
 8003264:	18c4      	adds	r4, r0, r3
 8003266:	428c      	cmp	r4, r1
 8003268:	d3f9      	bcc.n	800325e <CopyDataInit>
 800326a:	4a0b      	ldr	r2, [pc, #44]	; (8003298 <LoopFillZerobss+0x22>)
 800326c:	4c0b      	ldr	r4, [pc, #44]	; (800329c <LoopFillZerobss+0x26>)
 800326e:	2300      	movs	r3, #0
 8003270:	e001      	b.n	8003276 <LoopFillZerobss>

08003272 <FillZerobss>:
 8003272:	6013      	str	r3, [r2, #0]
 8003274:	3204      	adds	r2, #4

08003276 <LoopFillZerobss>:
 8003276:	42a2      	cmp	r2, r4
 8003278:	d3fb      	bcc.n	8003272 <FillZerobss>
 800327a:	f7ff ff3b 	bl	80030f4 <SystemInit>
 800327e:	f003 f879 	bl	8006374 <__libc_init_array>
 8003282:	f7fe ffd3 	bl	800222c <main>
 8003286:	4770      	bx	lr
 8003288:	20010000 	.word	0x20010000
 800328c:	20000000 	.word	0x20000000
 8003290:	20000074 	.word	0x20000074
 8003294:	08007654 	.word	0x08007654
 8003298:	20000074 	.word	0x20000074
 800329c:	20000254 	.word	0x20000254

080032a0 <ADC_IRQHandler>:
 80032a0:	e7fe      	b.n	80032a0 <ADC_IRQHandler>
	...

080032a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032a8:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <HAL_Init+0x40>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <HAL_Init+0x40>)
 80032ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_Init+0x40>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <HAL_Init+0x40>)
 80032ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <HAL_Init+0x40>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <HAL_Init+0x40>)
 80032c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032cc:	2003      	movs	r0, #3
 80032ce:	f000 fd31 	bl	8003d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d2:	2000      	movs	r0, #0
 80032d4:	f000 f808 	bl	80032e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032d8:	f7ff fcac 	bl	8002c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40023c00 	.word	0x40023c00

080032e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032f0:	4b12      	ldr	r3, [pc, #72]	; (800333c <HAL_InitTick+0x54>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_InitTick+0x58>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	4619      	mov	r1, r3
 80032fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003302:	fbb2 f3f3 	udiv	r3, r2, r3
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fd49 	bl	8003d9e <HAL_SYSTICK_Config>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e00e      	b.n	8003334 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b0f      	cmp	r3, #15
 800331a:	d80a      	bhi.n	8003332 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800331c:	2200      	movs	r2, #0
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	f04f 30ff 	mov.w	r0, #4294967295
 8003324:	f000 fd11 	bl	8003d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003328:	4a06      	ldr	r2, [pc, #24]	; (8003344 <HAL_InitTick+0x5c>)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	e000      	b.n	8003334 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
}
 8003334:	4618      	mov	r0, r3
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000004 	.word	0x20000004
 8003340:	2000000c 	.word	0x2000000c
 8003344:	20000008 	.word	0x20000008

08003348 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800334c:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_IncTick+0x20>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	461a      	mov	r2, r3
 8003352:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_IncTick+0x24>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4413      	add	r3, r2
 8003358:	4a04      	ldr	r2, [pc, #16]	; (800336c <HAL_IncTick+0x24>)
 800335a:	6013      	str	r3, [r2, #0]
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	2000000c 	.word	0x2000000c
 800336c:	20000240 	.word	0x20000240

08003370 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  return uwTick;
 8003374:	4b03      	ldr	r3, [pc, #12]	; (8003384 <HAL_GetTick+0x14>)
 8003376:	681b      	ldr	r3, [r3, #0]
}
 8003378:	4618      	mov	r0, r3
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20000240 	.word	0x20000240

08003388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003390:	f7ff ffee 	bl	8003370 <HAL_GetTick>
 8003394:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a0:	d005      	beq.n	80033ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033a2:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_Delay+0x44>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	461a      	mov	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	4413      	add	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033ae:	bf00      	nop
 80033b0:	f7ff ffde 	bl	8003370 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d8f7      	bhi.n	80033b0 <HAL_Delay+0x28>
  {
  }
}
 80033c0:	bf00      	nop
 80033c2:	bf00      	nop
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	2000000c 	.word	0x2000000c

080033d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e033      	b.n	800344e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff fc48 	bl	8002c84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 0310 	and.w	r3, r3, #16
 800340a:	2b00      	cmp	r3, #0
 800340c:	d118      	bne.n	8003440 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003412:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003416:	f023 0302 	bic.w	r3, r3, #2
 800341a:	f043 0202 	orr.w	r2, r3, #2
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 faba 	bl	800399c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f023 0303 	bic.w	r3, r3, #3
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	641a      	str	r2, [r3, #64]	; 0x40
 800343e:	e001      	b.n	8003444 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800344c:	7bfb      	ldrb	r3, [r7, #15]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800346a:	2b01      	cmp	r3, #1
 800346c:	d101      	bne.n	8003472 <HAL_ADC_Start+0x1a>
 800346e:	2302      	movs	r3, #2
 8003470:	e097      	b.n	80035a2 <HAL_ADC_Start+0x14a>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2201      	movs	r2, #1
 8003476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b01      	cmp	r3, #1
 8003486:	d018      	beq.n	80034ba <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003498:	4b45      	ldr	r3, [pc, #276]	; (80035b0 <HAL_ADC_Start+0x158>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a45      	ldr	r2, [pc, #276]	; (80035b4 <HAL_ADC_Start+0x15c>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	0c9a      	lsrs	r2, r3, #18
 80034a4:	4613      	mov	r3, r2
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	4413      	add	r3, r2
 80034aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034ac:	e002      	b.n	80034b4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f9      	bne.n	80034ae <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 0301 	and.w	r3, r3, #1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d15f      	bne.n	8003588 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034d0:	f023 0301 	bic.w	r3, r3, #1
 80034d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d007      	beq.n	80034fa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003506:	d106      	bne.n	8003516 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350c:	f023 0206 	bic.w	r2, r3, #6
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	645a      	str	r2, [r3, #68]	; 0x44
 8003514:	e002      	b.n	800351c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003524:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <HAL_ADC_Start+0x160>)
 8003526:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003530:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f003 031f 	and.w	r3, r3, #31
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10f      	bne.n	800355e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d129      	bne.n	80035a0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689a      	ldr	r2, [r3, #8]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	e020      	b.n	80035a0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a16      	ldr	r2, [pc, #88]	; (80035bc <HAL_ADC_Start+0x164>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d11b      	bne.n	80035a0 <HAL_ADC_Start+0x148>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d114      	bne.n	80035a0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003584:	609a      	str	r2, [r3, #8]
 8003586:	e00b      	b.n	80035a0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358c:	f043 0210 	orr.w	r2, r3, #16
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	f043 0201 	orr.w	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	20000004 	.word	0x20000004
 80035b4:	431bde83 	.word	0x431bde83
 80035b8:	40012300 	.word	0x40012300
 80035bc:	40012000 	.word	0x40012000

080035c0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_Stop+0x16>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e021      	b.n	800361a <HAL_ADC_Stop+0x5a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 0201 	bic.w	r2, r2, #1
 80035ec:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d109      	bne.n	8003610 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003600:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003604:	f023 0301 	bic.w	r3, r3, #1
 8003608:	f043 0201 	orr.w	r2, r3, #1
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b084      	sub	sp, #16
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800363e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003642:	d113      	bne.n	800366c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800364e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003652:	d10b      	bne.n	800366c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	f043 0220 	orr.w	r2, r3, #32
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e063      	b.n	8003734 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800366c:	f7ff fe80 	bl	8003370 <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003672:	e021      	b.n	80036b8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800367a:	d01d      	beq.n	80036b8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d007      	beq.n	8003692 <HAL_ADC_PollForConversion+0x6c>
 8003682:	f7ff fe75 	bl	8003370 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d212      	bcs.n	80036b8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b02      	cmp	r3, #2
 800369e:	d00b      	beq.n	80036b8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f043 0204 	orr.w	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e03d      	b.n	8003734 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d1d6      	bne.n	8003674 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f06f 0212 	mvn.w	r2, #18
 80036ce:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d123      	bne.n	8003732 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d11f      	bne.n	8003732 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d006      	beq.n	800370e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800370a:	2b00      	cmp	r3, #0
 800370c:	d111      	bne.n	8003732 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d105      	bne.n	8003732 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372a:	f043 0201 	orr.w	r2, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800374a:	4618      	mov	r0, r3
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x1c>
 8003770:	2302      	movs	r3, #2
 8003772:	e105      	b.n	8003980 <HAL_ADC_ConfigChannel+0x228>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2b09      	cmp	r3, #9
 8003782:	d925      	bls.n	80037d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68d9      	ldr	r1, [r3, #12]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	b29b      	uxth	r3, r3
 8003790:	461a      	mov	r2, r3
 8003792:	4613      	mov	r3, r2
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	4413      	add	r3, r2
 8003798:	3b1e      	subs	r3, #30
 800379a:	2207      	movs	r2, #7
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43da      	mvns	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	400a      	ands	r2, r1
 80037a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68d9      	ldr	r1, [r3, #12]
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	4618      	mov	r0, r3
 80037bc:	4603      	mov	r3, r0
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	4403      	add	r3, r0
 80037c2:	3b1e      	subs	r3, #30
 80037c4:	409a      	lsls	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	60da      	str	r2, [r3, #12]
 80037ce:	e022      	b.n	8003816 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6919      	ldr	r1, [r3, #16]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	b29b      	uxth	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	4613      	mov	r3, r2
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	4413      	add	r3, r2
 80037e4:	2207      	movs	r2, #7
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	43da      	mvns	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	400a      	ands	r2, r1
 80037f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6919      	ldr	r1, [r3, #16]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	b29b      	uxth	r3, r3
 8003804:	4618      	mov	r0, r3
 8003806:	4603      	mov	r3, r0
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4403      	add	r3, r0
 800380c:	409a      	lsls	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b06      	cmp	r3, #6
 800381c:	d824      	bhi.n	8003868 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4413      	add	r3, r2
 800382e:	3b05      	subs	r3, #5
 8003830:	221f      	movs	r2, #31
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	400a      	ands	r2, r1
 800383e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	b29b      	uxth	r3, r3
 800384c:	4618      	mov	r0, r3
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685a      	ldr	r2, [r3, #4]
 8003852:	4613      	mov	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	3b05      	subs	r3, #5
 800385a:	fa00 f203 	lsl.w	r2, r0, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	635a      	str	r2, [r3, #52]	; 0x34
 8003866:	e04c      	b.n	8003902 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b0c      	cmp	r3, #12
 800386e:	d824      	bhi.n	80038ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	3b23      	subs	r3, #35	; 0x23
 8003882:	221f      	movs	r2, #31
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	43da      	mvns	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	400a      	ands	r2, r1
 8003890:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	b29b      	uxth	r3, r3
 800389e:	4618      	mov	r0, r3
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	3b23      	subs	r3, #35	; 0x23
 80038ac:	fa00 f203 	lsl.w	r2, r0, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	631a      	str	r2, [r3, #48]	; 0x30
 80038b8:	e023      	b.n	8003902 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	3b41      	subs	r3, #65	; 0x41
 80038cc:	221f      	movs	r2, #31
 80038ce:	fa02 f303 	lsl.w	r3, r2, r3
 80038d2:	43da      	mvns	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	400a      	ands	r2, r1
 80038da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	4618      	mov	r0, r3
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	4613      	mov	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4413      	add	r3, r2
 80038f4:	3b41      	subs	r3, #65	; 0x41
 80038f6:	fa00 f203 	lsl.w	r2, r0, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003902:	4b22      	ldr	r3, [pc, #136]	; (800398c <HAL_ADC_ConfigChannel+0x234>)
 8003904:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a21      	ldr	r2, [pc, #132]	; (8003990 <HAL_ADC_ConfigChannel+0x238>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d109      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x1cc>
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b12      	cmp	r3, #18
 8003916:	d105      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a19      	ldr	r2, [pc, #100]	; (8003990 <HAL_ADC_ConfigChannel+0x238>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d123      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x21e>
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2b10      	cmp	r3, #16
 8003934:	d003      	beq.n	800393e <HAL_ADC_ConfigChannel+0x1e6>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2b11      	cmp	r3, #17
 800393c:	d11b      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b10      	cmp	r3, #16
 8003950:	d111      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003952:	4b10      	ldr	r3, [pc, #64]	; (8003994 <HAL_ADC_ConfigChannel+0x23c>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a10      	ldr	r2, [pc, #64]	; (8003998 <HAL_ADC_ConfigChannel+0x240>)
 8003958:	fba2 2303 	umull	r2, r3, r2, r3
 800395c:	0c9a      	lsrs	r2, r3, #18
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003968:	e002      	b.n	8003970 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	3b01      	subs	r3, #1
 800396e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f9      	bne.n	800396a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr
 800398c:	40012300 	.word	0x40012300
 8003990:	40012000 	.word	0x40012000
 8003994:	20000004 	.word	0x20000004
 8003998:	431bde83 	.word	0x431bde83

0800399c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039a4:	4b79      	ldr	r3, [pc, #484]	; (8003b8c <ADC_Init+0x1f0>)
 80039a6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	431a      	orrs	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6859      	ldr	r1, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	021a      	lsls	r2, r3, #8
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80039f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6859      	ldr	r1, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	430a      	orrs	r2, r1
 8003a06:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689a      	ldr	r2, [r3, #8]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6899      	ldr	r1, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a2e:	4a58      	ldr	r2, [pc, #352]	; (8003b90 <ADC_Init+0x1f4>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d022      	beq.n	8003a7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6899      	ldr	r1, [r3, #8]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6899      	ldr	r1, [r3, #8]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	e00f      	b.n	8003a9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003a88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003a98:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0202 	bic.w	r2, r2, #2
 8003aa8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6899      	ldr	r1, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	7e1b      	ldrb	r3, [r3, #24]
 8003ab4:	005a      	lsls	r2, r3, #1
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d01b      	beq.n	8003b00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ad6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	685a      	ldr	r2, [r3, #4]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003ae6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6859      	ldr	r1, [r3, #4]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	3b01      	subs	r3, #1
 8003af4:	035a      	lsls	r2, r3, #13
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	605a      	str	r2, [r3, #4]
 8003afe:	e007      	b.n	8003b10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b0e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	051a      	lsls	r2, r3, #20
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6899      	ldr	r1, [r3, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b52:	025a      	lsls	r2, r3, #9
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689a      	ldr	r2, [r3, #8]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6899      	ldr	r1, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	029a      	lsls	r2, r3, #10
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	609a      	str	r2, [r3, #8]
}
 8003b80:	bf00      	nop
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	40012300 	.word	0x40012300
 8003b90:	0f000001 	.word	0x0f000001

08003b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bc6:	4a04      	ldr	r2, [pc, #16]	; (8003bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	60d3      	str	r3, [r2, #12]
}
 8003bcc:	bf00      	nop
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003be0:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	0a1b      	lsrs	r3, r3, #8
 8003be6:	f003 0307 	and.w	r3, r3, #7
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	db0b      	blt.n	8003c22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	f003 021f 	and.w	r2, r3, #31
 8003c10:	4907      	ldr	r1, [pc, #28]	; (8003c30 <__NVIC_EnableIRQ+0x38>)
 8003c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	2001      	movs	r0, #1
 8003c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	e000e100 	.word	0xe000e100

08003c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	6039      	str	r1, [r7, #0]
 8003c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	db0a      	blt.n	8003c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	490c      	ldr	r1, [pc, #48]	; (8003c80 <__NVIC_SetPriority+0x4c>)
 8003c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c52:	0112      	lsls	r2, r2, #4
 8003c54:	b2d2      	uxtb	r2, r2
 8003c56:	440b      	add	r3, r1
 8003c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c5c:	e00a      	b.n	8003c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	4908      	ldr	r1, [pc, #32]	; (8003c84 <__NVIC_SetPriority+0x50>)
 8003c64:	79fb      	ldrb	r3, [r7, #7]
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	3b04      	subs	r3, #4
 8003c6c:	0112      	lsls	r2, r2, #4
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	440b      	add	r3, r1
 8003c72:	761a      	strb	r2, [r3, #24]
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	e000e100 	.word	0xe000e100
 8003c84:	e000ed00 	.word	0xe000ed00

08003c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b089      	sub	sp, #36	; 0x24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	bf28      	it	cs
 8003ca6:	2304      	movcs	r3, #4
 8003ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	3304      	adds	r3, #4
 8003cae:	2b06      	cmp	r3, #6
 8003cb0:	d902      	bls.n	8003cb8 <NVIC_EncodePriority+0x30>
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	3b03      	subs	r3, #3
 8003cb6:	e000      	b.n	8003cba <NVIC_EncodePriority+0x32>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43da      	mvns	r2, r3
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	401a      	ands	r2, r3
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cda:	43d9      	mvns	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce0:	4313      	orrs	r3, r2
         );
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3724      	adds	r7, #36	; 0x24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d00:	d301      	bcc.n	8003d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d02:	2301      	movs	r3, #1
 8003d04:	e00f      	b.n	8003d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d06:	4a0a      	ldr	r2, [pc, #40]	; (8003d30 <SysTick_Config+0x40>)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d0e:	210f      	movs	r1, #15
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	f7ff ff8e 	bl	8003c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d18:	4b05      	ldr	r3, [pc, #20]	; (8003d30 <SysTick_Config+0x40>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d1e:	4b04      	ldr	r3, [pc, #16]	; (8003d30 <SysTick_Config+0x40>)
 8003d20:	2207      	movs	r2, #7
 8003d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	e000e010 	.word	0xe000e010

08003d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff ff29 	bl	8003b94 <__NVIC_SetPriorityGrouping>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b086      	sub	sp, #24
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	4603      	mov	r3, r0
 8003d52:	60b9      	str	r1, [r7, #8]
 8003d54:	607a      	str	r2, [r7, #4]
 8003d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d5c:	f7ff ff3e 	bl	8003bdc <__NVIC_GetPriorityGrouping>
 8003d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	6978      	ldr	r0, [r7, #20]
 8003d68:	f7ff ff8e 	bl	8003c88 <NVIC_EncodePriority>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d72:	4611      	mov	r1, r2
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff ff5d 	bl	8003c34 <__NVIC_SetPriority>
}
 8003d7a:	bf00      	nop
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	4603      	mov	r3, r0
 8003d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff31 	bl	8003bf8 <__NVIC_EnableIRQ>
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7ff ffa2 	bl	8003cf0 <SysTick_Config>
 8003dac:	4603      	mov	r3, r0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b089      	sub	sp, #36	; 0x24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
 8003dd2:	e159      	b.n	8004088 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	4013      	ands	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	f040 8148 	bne.w	8004082 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f003 0303 	and.w	r3, r3, #3
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d005      	beq.n	8003e0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d130      	bne.n	8003e6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	2203      	movs	r2, #3
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e40:	2201      	movs	r2, #1
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	091b      	lsrs	r3, r3, #4
 8003e56:	f003 0201 	and.w	r2, r3, #1
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f003 0303 	and.w	r3, r3, #3
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d017      	beq.n	8003ea8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	2203      	movs	r2, #3
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f003 0303 	and.w	r3, r3, #3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d123      	bne.n	8003efc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	08da      	lsrs	r2, r3, #3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3208      	adds	r2, #8
 8003ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	f003 0307 	and.w	r3, r3, #7
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	220f      	movs	r2, #15
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	69ba      	ldr	r2, [r7, #24]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	691a      	ldr	r2, [r3, #16]
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	08da      	lsrs	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3208      	adds	r2, #8
 8003ef6:	69b9      	ldr	r1, [r7, #24]
 8003ef8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	2203      	movs	r2, #3
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 0203 	and.w	r2, r3, #3
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	69ba      	ldr	r2, [r7, #24]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 80a2 	beq.w	8004082 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	4b57      	ldr	r3, [pc, #348]	; (80040a0 <HAL_GPIO_Init+0x2e8>)
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	4a56      	ldr	r2, [pc, #344]	; (80040a0 <HAL_GPIO_Init+0x2e8>)
 8003f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f4e:	4b54      	ldr	r3, [pc, #336]	; (80040a0 <HAL_GPIO_Init+0x2e8>)
 8003f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f5a:	4a52      	ldr	r2, [pc, #328]	; (80040a4 <HAL_GPIO_Init+0x2ec>)
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	089b      	lsrs	r3, r3, #2
 8003f60:	3302      	adds	r3, #2
 8003f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f003 0303 	and.w	r3, r3, #3
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	220f      	movs	r2, #15
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	43db      	mvns	r3, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a49      	ldr	r2, [pc, #292]	; (80040a8 <HAL_GPIO_Init+0x2f0>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d019      	beq.n	8003fba <HAL_GPIO_Init+0x202>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a48      	ldr	r2, [pc, #288]	; (80040ac <HAL_GPIO_Init+0x2f4>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d013      	beq.n	8003fb6 <HAL_GPIO_Init+0x1fe>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a47      	ldr	r2, [pc, #284]	; (80040b0 <HAL_GPIO_Init+0x2f8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d00d      	beq.n	8003fb2 <HAL_GPIO_Init+0x1fa>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a46      	ldr	r2, [pc, #280]	; (80040b4 <HAL_GPIO_Init+0x2fc>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d007      	beq.n	8003fae <HAL_GPIO_Init+0x1f6>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a45      	ldr	r2, [pc, #276]	; (80040b8 <HAL_GPIO_Init+0x300>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d101      	bne.n	8003faa <HAL_GPIO_Init+0x1f2>
 8003fa6:	2304      	movs	r3, #4
 8003fa8:	e008      	b.n	8003fbc <HAL_GPIO_Init+0x204>
 8003faa:	2307      	movs	r3, #7
 8003fac:	e006      	b.n	8003fbc <HAL_GPIO_Init+0x204>
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e004      	b.n	8003fbc <HAL_GPIO_Init+0x204>
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	e002      	b.n	8003fbc <HAL_GPIO_Init+0x204>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_GPIO_Init+0x204>
 8003fba:	2300      	movs	r3, #0
 8003fbc:	69fa      	ldr	r2, [r7, #28]
 8003fbe:	f002 0203 	and.w	r2, r2, #3
 8003fc2:	0092      	lsls	r2, r2, #2
 8003fc4:	4093      	lsls	r3, r2
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fcc:	4935      	ldr	r1, [pc, #212]	; (80040a4 <HAL_GPIO_Init+0x2ec>)
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	089b      	lsrs	r3, r3, #2
 8003fd2:	3302      	adds	r3, #2
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fda:	4b38      	ldr	r3, [pc, #224]	; (80040bc <HAL_GPIO_Init+0x304>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	43db      	mvns	r3, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d003      	beq.n	8003ffe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ffe:	4a2f      	ldr	r2, [pc, #188]	; (80040bc <HAL_GPIO_Init+0x304>)
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004004:	4b2d      	ldr	r3, [pc, #180]	; (80040bc <HAL_GPIO_Init+0x304>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	43db      	mvns	r3, r3
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	4013      	ands	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	4313      	orrs	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004028:	4a24      	ldr	r2, [pc, #144]	; (80040bc <HAL_GPIO_Init+0x304>)
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800402e:	4b23      	ldr	r3, [pc, #140]	; (80040bc <HAL_GPIO_Init+0x304>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	43db      	mvns	r3, r3
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	4013      	ands	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d003      	beq.n	8004052 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004052:	4a1a      	ldr	r2, [pc, #104]	; (80040bc <HAL_GPIO_Init+0x304>)
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004058:	4b18      	ldr	r3, [pc, #96]	; (80040bc <HAL_GPIO_Init+0x304>)
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	43db      	mvns	r3, r3
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4013      	ands	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800407c:	4a0f      	ldr	r2, [pc, #60]	; (80040bc <HAL_GPIO_Init+0x304>)
 800407e:	69bb      	ldr	r3, [r7, #24]
 8004080:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	3301      	adds	r3, #1
 8004086:	61fb      	str	r3, [r7, #28]
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	2b0f      	cmp	r3, #15
 800408c:	f67f aea2 	bls.w	8003dd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	3724      	adds	r7, #36	; 0x24
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40023800 	.word	0x40023800
 80040a4:	40013800 	.word	0x40013800
 80040a8:	40020000 	.word	0x40020000
 80040ac:	40020400 	.word	0x40020400
 80040b0:	40020800 	.word	0x40020800
 80040b4:	40020c00 	.word	0x40020c00
 80040b8:	40021000 	.word	0x40021000
 80040bc:	40013c00 	.word	0x40013c00

080040c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	460b      	mov	r3, r1
 80040ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	691a      	ldr	r2, [r3, #16]
 80040d0:	887b      	ldrh	r3, [r7, #2]
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040d8:	2301      	movs	r3, #1
 80040da:	73fb      	strb	r3, [r7, #15]
 80040dc:	e001      	b.n	80040e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040de:	2300      	movs	r3, #0
 80040e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	460b      	mov	r3, r1
 80040fa:	807b      	strh	r3, [r7, #2]
 80040fc:	4613      	mov	r3, r2
 80040fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004100:	787b      	ldrb	r3, [r7, #1]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004106:	887a      	ldrh	r2, [r7, #2]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800410c:	e003      	b.n	8004116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800410e:	887b      	ldrh	r3, [r7, #2]
 8004110:	041a      	lsls	r2, r3, #16
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	619a      	str	r2, [r3, #24]
}
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e12b      	b.n	800438e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fe fdde 	bl	8002d0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2224      	movs	r2, #36	; 0x24
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004176:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004186:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004188:	f001 fe5a 	bl	8005e40 <HAL_RCC_GetPCLK1Freq>
 800418c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	4a81      	ldr	r2, [pc, #516]	; (8004398 <HAL_I2C_Init+0x274>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d807      	bhi.n	80041a8 <HAL_I2C_Init+0x84>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4a80      	ldr	r2, [pc, #512]	; (800439c <HAL_I2C_Init+0x278>)
 800419c:	4293      	cmp	r3, r2
 800419e:	bf94      	ite	ls
 80041a0:	2301      	movls	r3, #1
 80041a2:	2300      	movhi	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	e006      	b.n	80041b6 <HAL_I2C_Init+0x92>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4a7d      	ldr	r2, [pc, #500]	; (80043a0 <HAL_I2C_Init+0x27c>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	bf94      	ite	ls
 80041b0:	2301      	movls	r3, #1
 80041b2:	2300      	movhi	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e0e7      	b.n	800438e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4a78      	ldr	r2, [pc, #480]	; (80043a4 <HAL_I2C_Init+0x280>)
 80041c2:	fba2 2303 	umull	r2, r3, r2, r3
 80041c6:	0c9b      	lsrs	r3, r3, #18
 80041c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	430a      	orrs	r2, r1
 80041dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	4a6a      	ldr	r2, [pc, #424]	; (8004398 <HAL_I2C_Init+0x274>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d802      	bhi.n	80041f8 <HAL_I2C_Init+0xd4>
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	3301      	adds	r3, #1
 80041f6:	e009      	b.n	800420c <HAL_I2C_Init+0xe8>
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
 8004202:	4a69      	ldr	r2, [pc, #420]	; (80043a8 <HAL_I2C_Init+0x284>)
 8004204:	fba2 2303 	umull	r2, r3, r2, r3
 8004208:	099b      	lsrs	r3, r3, #6
 800420a:	3301      	adds	r3, #1
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6812      	ldr	r2, [r2, #0]
 8004210:	430b      	orrs	r3, r1
 8004212:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800421e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	495c      	ldr	r1, [pc, #368]	; (8004398 <HAL_I2C_Init+0x274>)
 8004228:	428b      	cmp	r3, r1
 800422a:	d819      	bhi.n	8004260 <HAL_I2C_Init+0x13c>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	1e59      	subs	r1, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	fbb1 f3f3 	udiv	r3, r1, r3
 800423a:	1c59      	adds	r1, r3, #1
 800423c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004240:	400b      	ands	r3, r1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <HAL_I2C_Init+0x138>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1e59      	subs	r1, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	fbb1 f3f3 	udiv	r3, r1, r3
 8004254:	3301      	adds	r3, #1
 8004256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425a:	e051      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 800425c:	2304      	movs	r3, #4
 800425e:	e04f      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d111      	bne.n	800428c <HAL_I2C_Init+0x168>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1e58      	subs	r0, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6859      	ldr	r1, [r3, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	440b      	add	r3, r1
 8004276:	fbb0 f3f3 	udiv	r3, r0, r3
 800427a:	3301      	adds	r3, #1
 800427c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004280:	2b00      	cmp	r3, #0
 8004282:	bf0c      	ite	eq
 8004284:	2301      	moveq	r3, #1
 8004286:	2300      	movne	r3, #0
 8004288:	b2db      	uxtb	r3, r3
 800428a:	e012      	b.n	80042b2 <HAL_I2C_Init+0x18e>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	1e58      	subs	r0, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6859      	ldr	r1, [r3, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	0099      	lsls	r1, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	fbb0 f3f3 	udiv	r3, r0, r3
 80042a2:	3301      	adds	r3, #1
 80042a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_I2C_Init+0x196>
 80042b6:	2301      	movs	r3, #1
 80042b8:	e022      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10e      	bne.n	80042e0 <HAL_I2C_Init+0x1bc>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	1e58      	subs	r0, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6859      	ldr	r1, [r3, #4]
 80042ca:	460b      	mov	r3, r1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	440b      	add	r3, r1
 80042d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80042d4:	3301      	adds	r3, #1
 80042d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042de:	e00f      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	1e58      	subs	r0, r3, #1
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6859      	ldr	r1, [r3, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	0099      	lsls	r1, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042f6:	3301      	adds	r3, #1
 80042f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	6809      	ldr	r1, [r1, #0]
 8004304:	4313      	orrs	r3, r2
 8004306:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800432e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6911      	ldr	r1, [r2, #16]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68d2      	ldr	r2, [r2, #12]
 800433a:	4311      	orrs	r1, r2
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	430b      	orrs	r3, r1
 8004342:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	695a      	ldr	r2, [r3, #20]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0201 	orr.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	000186a0 	.word	0x000186a0
 800439c:	001e847f 	.word	0x001e847f
 80043a0:	003d08ff 	.word	0x003d08ff
 80043a4:	431bde83 	.word	0x431bde83
 80043a8:	10624dd3 	.word	0x10624dd3

080043ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af02      	add	r7, sp, #8
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	461a      	mov	r2, r3
 80043b8:	460b      	mov	r3, r1
 80043ba:	817b      	strh	r3, [r7, #10]
 80043bc:	4613      	mov	r3, r2
 80043be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043c0:	f7fe ffd6 	bl	8003370 <HAL_GetTick>
 80043c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	f040 80e0 	bne.w	8004594 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	2319      	movs	r3, #25
 80043da:	2201      	movs	r2, #1
 80043dc:	4970      	ldr	r1, [pc, #448]	; (80045a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 ff30 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	e0d3      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d101      	bne.n	80043fc <HAL_I2C_Master_Transmit+0x50>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e0cc      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b01      	cmp	r3, #1
 8004410:	d007      	beq.n	8004422 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f042 0201 	orr.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004430:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2221      	movs	r2, #33	; 0x21
 8004436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2210      	movs	r2, #16
 800443e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	893a      	ldrh	r2, [r7, #8]
 8004452:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004458:	b29a      	uxth	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4a50      	ldr	r2, [pc, #320]	; (80045a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004462:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004464:	8979      	ldrh	r1, [r7, #10]
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	6a3a      	ldr	r2, [r7, #32]
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 fcea 	bl	8004e44 <I2C_MasterRequestWrite>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e08d      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800447a:	2300      	movs	r3, #0
 800447c:	613b      	str	r3, [r7, #16]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	613b      	str	r3, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004490:	e066      	b.n	8004560 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	6a39      	ldr	r1, [r7, #32]
 8004496:	68f8      	ldr	r0, [r7, #12]
 8004498:	f000 ffaa 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00d      	beq.n	80044be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d107      	bne.n	80044ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e06b      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c2:	781a      	ldrb	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	1c5a      	adds	r2, r3, #1
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d8:	b29b      	uxth	r3, r3
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e6:	3b01      	subs	r3, #1
 80044e8:	b29a      	uxth	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d11b      	bne.n	8004534 <HAL_I2C_Master_Transmit+0x188>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004500:	2b00      	cmp	r3, #0
 8004502:	d017      	beq.n	8004534 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	781a      	ldrb	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	1c5a      	adds	r2, r3, #1
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	6a39      	ldr	r1, [r7, #32]
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f000 ff9a 	bl	8005472 <I2C_WaitOnBTFFlagUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00d      	beq.n	8004560 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	2b04      	cmp	r3, #4
 800454a:	d107      	bne.n	800455c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800455a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e01a      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004564:	2b00      	cmp	r3, #0
 8004566:	d194      	bne.n	8004492 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2220      	movs	r2, #32
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004590:	2300      	movs	r3, #0
 8004592:	e000      	b.n	8004596 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004594:	2302      	movs	r3, #2
  }
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	00100002 	.word	0x00100002
 80045a4:	ffff0000 	.word	0xffff0000

080045a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b088      	sub	sp, #32
 80045ac:	af02      	add	r7, sp, #8
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	4608      	mov	r0, r1
 80045b2:	4611      	mov	r1, r2
 80045b4:	461a      	mov	r2, r3
 80045b6:	4603      	mov	r3, r0
 80045b8:	817b      	strh	r3, [r7, #10]
 80045ba:	460b      	mov	r3, r1
 80045bc:	813b      	strh	r3, [r7, #8]
 80045be:	4613      	mov	r3, r2
 80045c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045c2:	f7fe fed5 	bl	8003370 <HAL_GetTick>
 80045c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	f040 80d9 	bne.w	8004788 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	2319      	movs	r3, #25
 80045dc:	2201      	movs	r2, #1
 80045de:	496d      	ldr	r1, [pc, #436]	; (8004794 <HAL_I2C_Mem_Write+0x1ec>)
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 fe2f 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80045ec:	2302      	movs	r3, #2
 80045ee:	e0cc      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_I2C_Mem_Write+0x56>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e0c5      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	2b01      	cmp	r3, #1
 8004612:	d007      	beq.n	8004624 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004632:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2221      	movs	r2, #33	; 0x21
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2240      	movs	r2, #64	; 0x40
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a3a      	ldr	r2, [r7, #32]
 800464e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004654:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465a:	b29a      	uxth	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a4d      	ldr	r2, [pc, #308]	; (8004798 <HAL_I2C_Mem_Write+0x1f0>)
 8004664:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004666:	88f8      	ldrh	r0, [r7, #6]
 8004668:	893a      	ldrh	r2, [r7, #8]
 800466a:	8979      	ldrh	r1, [r7, #10]
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	9301      	str	r3, [sp, #4]
 8004670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	4603      	mov	r3, r0
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 fc66 	bl	8004f48 <I2C_RequestMemoryWrite>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d052      	beq.n	8004728 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e081      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004686:	697a      	ldr	r2, [r7, #20]
 8004688:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 feb0 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00d      	beq.n	80046b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	2b04      	cmp	r3, #4
 800469c:	d107      	bne.n	80046ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e06b      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	781a      	ldrb	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29a      	uxth	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d11b      	bne.n	8004728 <HAL_I2C_Mem_Write+0x180>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d017      	beq.n	8004728 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fc:	781a      	ldrb	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b01      	subs	r3, #1
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1aa      	bne.n	8004686 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004730:	697a      	ldr	r2, [r7, #20]
 8004732:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fe9c 	bl	8005472 <I2C_WaitOnBTFFlagUntilTimeout>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00d      	beq.n	800475c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004744:	2b04      	cmp	r3, #4
 8004746:	d107      	bne.n	8004758 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004756:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e016      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800476a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	e000      	b.n	800478a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004788:	2302      	movs	r3, #2
  }
}
 800478a:	4618      	mov	r0, r3
 800478c:	3718      	adds	r7, #24
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	00100002 	.word	0x00100002
 8004798:	ffff0000 	.word	0xffff0000

0800479c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08c      	sub	sp, #48	; 0x30
 80047a0:	af02      	add	r7, sp, #8
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	4608      	mov	r0, r1
 80047a6:	4611      	mov	r1, r2
 80047a8:	461a      	mov	r2, r3
 80047aa:	4603      	mov	r3, r0
 80047ac:	817b      	strh	r3, [r7, #10]
 80047ae:	460b      	mov	r3, r1
 80047b0:	813b      	strh	r3, [r7, #8]
 80047b2:	4613      	mov	r3, r2
 80047b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047b6:	f7fe fddb 	bl	8003370 <HAL_GetTick>
 80047ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	f040 8208 	bne.w	8004bda <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	2319      	movs	r3, #25
 80047d0:	2201      	movs	r2, #1
 80047d2:	497b      	ldr	r1, [pc, #492]	; (80049c0 <HAL_I2C_Mem_Read+0x224>)
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 fd35 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80047e0:	2302      	movs	r3, #2
 80047e2:	e1fb      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d101      	bne.n	80047f2 <HAL_I2C_Mem_Read+0x56>
 80047ee:	2302      	movs	r3, #2
 80047f0:	e1f4      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2201      	movs	r2, #1
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b01      	cmp	r3, #1
 8004806:	d007      	beq.n	8004818 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004826:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2222      	movs	r2, #34	; 0x22
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2240      	movs	r2, #64	; 0x40
 8004834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004842:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004848:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a5b      	ldr	r2, [pc, #364]	; (80049c4 <HAL_I2C_Mem_Read+0x228>)
 8004858:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800485a:	88f8      	ldrh	r0, [r7, #6]
 800485c:	893a      	ldrh	r2, [r7, #8]
 800485e:	8979      	ldrh	r1, [r7, #10]
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	9301      	str	r3, [sp, #4]
 8004864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	4603      	mov	r3, r0
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 fc02 	bl	8005074 <I2C_RequestMemoryRead>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e1b0      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487e:	2b00      	cmp	r3, #0
 8004880:	d113      	bne.n	80048aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004882:	2300      	movs	r3, #0
 8004884:	623b      	str	r3, [r7, #32]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	623b      	str	r3, [r7, #32]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	623b      	str	r3, [r7, #32]
 8004896:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	e184      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d11b      	bne.n	80048ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695b      	ldr	r3, [r3, #20]
 80048cc:	61fb      	str	r3, [r7, #28]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	61fb      	str	r3, [r7, #28]
 80048d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048e6:	601a      	str	r2, [r3, #0]
 80048e8:	e164      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d11b      	bne.n	800492a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004900:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004910:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004912:	2300      	movs	r3, #0
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	61bb      	str	r3, [r7, #24]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	61bb      	str	r3, [r7, #24]
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	e144      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800492a:	2300      	movs	r3, #0
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004940:	e138      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004946:	2b03      	cmp	r3, #3
 8004948:	f200 80f1 	bhi.w	8004b2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004950:	2b01      	cmp	r3, #1
 8004952:	d123      	bne.n	800499c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004956:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 fdcb 	bl	80054f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e139      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	691a      	ldr	r2, [r3, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004990:	b29b      	uxth	r3, r3
 8004992:	3b01      	subs	r3, #1
 8004994:	b29a      	uxth	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	855a      	strh	r2, [r3, #42]	; 0x2a
 800499a:	e10b      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d14e      	bne.n	8004a42 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049aa:	2200      	movs	r2, #0
 80049ac:	4906      	ldr	r1, [pc, #24]	; (80049c8 <HAL_I2C_Mem_Read+0x22c>)
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fc48 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d008      	beq.n	80049cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e10e      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
 80049be:	bf00      	nop
 80049c0:	00100002 	.word	0x00100002
 80049c4:	ffff0000 	.word	0xffff0000
 80049c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e6:	b2d2      	uxtb	r2, r2
 80049e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a20:	1c5a      	adds	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a40:	e0b8      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a48:	2200      	movs	r2, #0
 8004a4a:	4966      	ldr	r1, [pc, #408]	; (8004be4 <HAL_I2C_Mem_Read+0x448>)
 8004a4c:	68f8      	ldr	r0, [r7, #12]
 8004a4e:	f000 fbf9 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e0bf      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	3b01      	subs	r3, #1
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	494f      	ldr	r1, [pc, #316]	; (8004be4 <HAL_I2C_Mem_Read+0x448>)
 8004aa8:	68f8      	ldr	r0, [r7, #12]
 8004aaa:	f000 fbcb 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e091      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ac6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	691a      	ldr	r2, [r3, #16]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	1c5a      	adds	r2, r3, #1
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	691a      	ldr	r2, [r3, #16]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b16:	3b01      	subs	r3, #1
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b2c:	e042      	b.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 fcde 	bl	80054f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e04c      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d118      	bne.n	8004bb4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8c:	b2d2      	uxtb	r2, r2
 8004b8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	b29a      	uxth	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f47f aec2 	bne.w	8004942 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	e000      	b.n	8004bdc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004bda:	2302      	movs	r3, #2
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3728      	adds	r7, #40	; 0x28
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	00010004 	.word	0x00010004

08004be8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b08a      	sub	sp, #40	; 0x28
 8004bec:	af02      	add	r7, sp, #8
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	607a      	str	r2, [r7, #4]
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004bf8:	f7fe fbba 	bl	8003370 <HAL_GetTick>
 8004bfc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	f040 8111 	bne.w	8004e32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	2319      	movs	r3, #25
 8004c16:	2201      	movs	r2, #1
 8004c18:	4988      	ldr	r1, [pc, #544]	; (8004e3c <HAL_I2C_IsDeviceReady+0x254>)
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f000 fb12 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004c26:	2302      	movs	r3, #2
 8004c28:	e104      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_I2C_IsDeviceReady+0x50>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e0fd      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d007      	beq.n	8004c5e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0201 	orr.w	r2, r2, #1
 8004c5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2224      	movs	r2, #36	; 0x24
 8004c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4a70      	ldr	r2, [pc, #448]	; (8004e40 <HAL_I2C_IsDeviceReady+0x258>)
 8004c80:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c90:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	9300      	str	r3, [sp, #0]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 fad0 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00d      	beq.n	8004cc6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cb8:	d103      	bne.n	8004cc2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cc0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e0b6      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cc6:	897b      	ldrh	r3, [r7, #10]
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004cd4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004cd6:	f7fe fb4b 	bl	8003370 <HAL_GetTick>
 8004cda:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	bf0c      	ite	eq
 8004cea:	2301      	moveq	r3, #1
 8004cec:	2300      	movne	r3, #0
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d00:	bf0c      	ite	eq
 8004d02:	2301      	moveq	r3, #1
 8004d04:	2300      	movne	r3, #0
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d0a:	e025      	b.n	8004d58 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d0c:	f7fe fb30 	bl	8003370 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d302      	bcc.n	8004d22 <HAL_I2C_IsDeviceReady+0x13a>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d103      	bne.n	8004d2a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	22a0      	movs	r2, #160	; 0xa0
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	bf0c      	ite	eq
 8004d38:	2301      	moveq	r3, #1
 8004d3a:	2300      	movne	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d4e:	bf0c      	ite	eq
 8004d50:	2301      	moveq	r3, #1
 8004d52:	2300      	movne	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2ba0      	cmp	r3, #160	; 0xa0
 8004d62:	d005      	beq.n	8004d70 <HAL_I2C_IsDeviceReady+0x188>
 8004d64:	7dfb      	ldrb	r3, [r7, #23]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <HAL_I2C_IsDeviceReady+0x188>
 8004d6a:	7dbb      	ldrb	r3, [r7, #22]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0cd      	beq.n	8004d0c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d129      	bne.n	8004dda <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d94:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d96:	2300      	movs	r3, #0
 8004d98:	613b      	str	r3, [r7, #16]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	613b      	str	r3, [r7, #16]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	2319      	movs	r3, #25
 8004db2:	2201      	movs	r2, #1
 8004db4:	4921      	ldr	r1, [pc, #132]	; (8004e3c <HAL_I2C_IsDeviceReady+0x254>)
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f000 fa44 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e036      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e02c      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004de8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004df2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	2319      	movs	r3, #25
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	490f      	ldr	r1, [pc, #60]	; (8004e3c <HAL_I2C_IsDeviceReady+0x254>)
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f000 fa20 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e012      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
 8004e10:	3301      	adds	r3, #1
 8004e12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	f4ff af32 	bcc.w	8004c82 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2220      	movs	r2, #32
 8004e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e000      	b.n	8004e34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004e32:	2302      	movs	r3, #2
  }
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	00100002 	.word	0x00100002
 8004e40:	ffff0000 	.word	0xffff0000

08004e44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	607a      	str	r2, [r7, #4]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	460b      	mov	r3, r1
 8004e52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d006      	beq.n	8004e6e <I2C_MasterRequestWrite+0x2a>
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d003      	beq.n	8004e6e <I2C_MasterRequestWrite+0x2a>
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e6c:	d108      	bne.n	8004e80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e7c:	601a      	str	r2, [r3, #0]
 8004e7e:	e00b      	b.n	8004e98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e84:	2b12      	cmp	r3, #18
 8004e86:	d107      	bne.n	8004e98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f9cd 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00d      	beq.n	8004ecc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ebe:	d103      	bne.n	8004ec8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ec6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e035      	b.n	8004f38 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ed4:	d108      	bne.n	8004ee8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ed6:	897b      	ldrh	r3, [r7, #10]
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	461a      	mov	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ee4:	611a      	str	r2, [r3, #16]
 8004ee6:	e01b      	b.n	8004f20 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ee8:	897b      	ldrh	r3, [r7, #10]
 8004eea:	11db      	asrs	r3, r3, #7
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	f003 0306 	and.w	r3, r3, #6
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	f063 030f 	orn	r3, r3, #15
 8004ef8:	b2da      	uxtb	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	490e      	ldr	r1, [pc, #56]	; (8004f40 <I2C_MasterRequestWrite+0xfc>)
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 f9f3 	bl	80052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e010      	b.n	8004f38 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f16:	897b      	ldrh	r3, [r7, #10]
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	4907      	ldr	r1, [pc, #28]	; (8004f44 <I2C_MasterRequestWrite+0x100>)
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 f9e3 	bl	80052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	00010008 	.word	0x00010008
 8004f44:	00010002 	.word	0x00010002

08004f48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b088      	sub	sp, #32
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	4608      	mov	r0, r1
 8004f52:	4611      	mov	r1, r2
 8004f54:	461a      	mov	r2, r3
 8004f56:	4603      	mov	r3, r0
 8004f58:	817b      	strh	r3, [r7, #10]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	813b      	strh	r3, [r7, #8]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 f960 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00d      	beq.n	8004fa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f98:	d103      	bne.n	8004fa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e05f      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fa6:	897b      	ldrh	r3, [r7, #10]
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	461a      	mov	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb8:	6a3a      	ldr	r2, [r7, #32]
 8004fba:	492d      	ldr	r1, [pc, #180]	; (8005070 <I2C_RequestMemoryWrite+0x128>)
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f998 	bl	80052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e04c      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fcc:	2300      	movs	r3, #0
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	617b      	str	r3, [r7, #20]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fe4:	6a39      	ldr	r1, [r7, #32]
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 fa02 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00d      	beq.n	800500e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d107      	bne.n	800500a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005008:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e02b      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800500e:	88fb      	ldrh	r3, [r7, #6]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d105      	bne.n	8005020 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005014:	893b      	ldrh	r3, [r7, #8]
 8005016:	b2da      	uxtb	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	611a      	str	r2, [r3, #16]
 800501e:	e021      	b.n	8005064 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005020:	893b      	ldrh	r3, [r7, #8]
 8005022:	0a1b      	lsrs	r3, r3, #8
 8005024:	b29b      	uxth	r3, r3
 8005026:	b2da      	uxtb	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800502e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005030:	6a39      	ldr	r1, [r7, #32]
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 f9dc 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00d      	beq.n	800505a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	2b04      	cmp	r3, #4
 8005044:	d107      	bne.n	8005056 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005054:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e005      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800505a:	893b      	ldrh	r3, [r7, #8]
 800505c:	b2da      	uxtb	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	00010002 	.word	0x00010002

08005074 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af02      	add	r7, sp, #8
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	4608      	mov	r0, r1
 800507e:	4611      	mov	r1, r2
 8005080:	461a      	mov	r2, r3
 8005082:	4603      	mov	r3, r0
 8005084:	817b      	strh	r3, [r7, #10]
 8005086:	460b      	mov	r3, r1
 8005088:	813b      	strh	r3, [r7, #8]
 800508a:	4613      	mov	r3, r2
 800508c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800509c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f8c2 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00d      	beq.n	80050e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050d4:	d103      	bne.n	80050de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e0aa      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050e2:	897b      	ldrh	r3, [r7, #10]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f4:	6a3a      	ldr	r2, [r7, #32]
 80050f6:	4952      	ldr	r1, [pc, #328]	; (8005240 <I2C_RequestMemoryRead+0x1cc>)
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f8fa 	bl	80052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e097      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800511e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005120:	6a39      	ldr	r1, [r7, #32]
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 f964 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00d      	beq.n	800514a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	2b04      	cmp	r3, #4
 8005134:	d107      	bne.n	8005146 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005144:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e076      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d105      	bne.n	800515c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005150:	893b      	ldrh	r3, [r7, #8]
 8005152:	b2da      	uxtb	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	611a      	str	r2, [r3, #16]
 800515a:	e021      	b.n	80051a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800515c:	893b      	ldrh	r3, [r7, #8]
 800515e:	0a1b      	lsrs	r3, r3, #8
 8005160:	b29b      	uxth	r3, r3
 8005162:	b2da      	uxtb	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800516a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800516c:	6a39      	ldr	r1, [r7, #32]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f93e 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00d      	beq.n	8005196 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517e:	2b04      	cmp	r3, #4
 8005180:	d107      	bne.n	8005192 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005190:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e050      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005196:	893b      	ldrh	r3, [r7, #8]
 8005198:	b2da      	uxtb	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a2:	6a39      	ldr	r1, [r7, #32]
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 f923 	bl	80053f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00d      	beq.n	80051cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d107      	bne.n	80051c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e035      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	6a3b      	ldr	r3, [r7, #32]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f82b 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00d      	beq.n	8005210 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005202:	d103      	bne.n	800520c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f44f 7200 	mov.w	r2, #512	; 0x200
 800520a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e013      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005210:	897b      	ldrh	r3, [r7, #10]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	f043 0301 	orr.w	r3, r3, #1
 8005218:	b2da      	uxtb	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005222:	6a3a      	ldr	r2, [r7, #32]
 8005224:	4906      	ldr	r1, [pc, #24]	; (8005240 <I2C_RequestMemoryRead+0x1cc>)
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 f863 	bl	80052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	00010002 	.word	0x00010002

08005244 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	4613      	mov	r3, r2
 8005252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005254:	e025      	b.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525c:	d021      	beq.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525e:	f7fe f887 	bl	8003370 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	429a      	cmp	r2, r3
 800526c:	d302      	bcc.n	8005274 <I2C_WaitOnFlagUntilTimeout+0x30>
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d116      	bne.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2220      	movs	r2, #32
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	f043 0220 	orr.w	r2, r3, #32
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e023      	b.n	80052ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	0c1b      	lsrs	r3, r3, #16
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d10d      	bne.n	80052c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	43da      	mvns	r2, r3
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	4013      	ands	r3, r2
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	bf0c      	ite	eq
 80052be:	2301      	moveq	r3, #1
 80052c0:	2300      	movne	r3, #0
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	461a      	mov	r2, r3
 80052c6:	e00c      	b.n	80052e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	43da      	mvns	r2, r3
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	4013      	ands	r3, r2
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	bf0c      	ite	eq
 80052da:	2301      	moveq	r3, #1
 80052dc:	2300      	movne	r3, #0
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	461a      	mov	r2, r3
 80052e2:	79fb      	ldrb	r3, [r7, #7]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d0b6      	beq.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b084      	sub	sp, #16
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	60f8      	str	r0, [r7, #12]
 80052fa:	60b9      	str	r1, [r7, #8]
 80052fc:	607a      	str	r2, [r7, #4]
 80052fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005300:	e051      	b.n	80053a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	695b      	ldr	r3, [r3, #20]
 8005308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800530c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005310:	d123      	bne.n	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005320:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800532a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	f043 0204 	orr.w	r2, r3, #4
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e046      	b.n	80053e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005360:	d021      	beq.n	80053a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005362:	f7fe f805 	bl	8003370 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	429a      	cmp	r2, r3
 8005370:	d302      	bcc.n	8005378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d116      	bne.n	80053a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005392:	f043 0220 	orr.w	r2, r3, #32
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e020      	b.n	80053e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	0c1b      	lsrs	r3, r3, #16
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d10c      	bne.n	80053ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	43da      	mvns	r2, r3
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	4013      	ands	r3, r2
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	bf14      	ite	ne
 80053c2:	2301      	movne	r3, #1
 80053c4:	2300      	moveq	r3, #0
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	e00b      	b.n	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	43da      	mvns	r2, r3
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4013      	ands	r3, r2
 80053d6:	b29b      	uxth	r3, r3
 80053d8:	2b00      	cmp	r3, #0
 80053da:	bf14      	ite	ne
 80053dc:	2301      	movne	r3, #1
 80053de:	2300      	moveq	r3, #0
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d18d      	bne.n	8005302 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053fc:	e02d      	b.n	800545a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053fe:	68f8      	ldr	r0, [r7, #12]
 8005400:	f000 f8ce 	bl	80055a0 <I2C_IsAcknowledgeFailed>
 8005404:	4603      	mov	r3, r0
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e02d      	b.n	800546a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005414:	d021      	beq.n	800545a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005416:	f7fd ffab 	bl	8003370 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	429a      	cmp	r2, r3
 8005424:	d302      	bcc.n	800542c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d116      	bne.n	800545a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2220      	movs	r2, #32
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	f043 0220 	orr.w	r2, r3, #32
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e007      	b.n	800546a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005464:	2b80      	cmp	r3, #128	; 0x80
 8005466:	d1ca      	bne.n	80053fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005472:	b580      	push	{r7, lr}
 8005474:	b084      	sub	sp, #16
 8005476:	af00      	add	r7, sp, #0
 8005478:	60f8      	str	r0, [r7, #12]
 800547a:	60b9      	str	r1, [r7, #8]
 800547c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800547e:	e02d      	b.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f000 f88d 	bl	80055a0 <I2C_IsAcknowledgeFailed>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d001      	beq.n	8005490 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e02d      	b.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005496:	d021      	beq.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005498:	f7fd ff6a 	bl	8003370 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d302      	bcc.n	80054ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d116      	bne.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c8:	f043 0220 	orr.w	r2, r3, #32
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e007      	b.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d1ca      	bne.n	8005480 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005500:	e042      	b.n	8005588 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b10      	cmp	r3, #16
 800550e:	d119      	bne.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f06f 0210 	mvn.w	r2, #16
 8005518:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e029      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005544:	f7fd ff14 	bl	8003370 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	429a      	cmp	r2, r3
 8005552:	d302      	bcc.n	800555a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d116      	bne.n	8005588 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005574:	f043 0220 	orr.w	r2, r3, #32
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e007      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005592:	2b40      	cmp	r3, #64	; 0x40
 8005594:	d1b5      	bne.n	8005502 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055b6:	d11b      	bne.n	80055f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	f043 0204 	orr.w	r2, r3, #4
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e000      	b.n	80055f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
	...

08005600 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e264      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b00      	cmp	r3, #0
 800561c:	d075      	beq.n	800570a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800561e:	4ba3      	ldr	r3, [pc, #652]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 030c 	and.w	r3, r3, #12
 8005626:	2b04      	cmp	r3, #4
 8005628:	d00c      	beq.n	8005644 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800562a:	4ba0      	ldr	r3, [pc, #640]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005632:	2b08      	cmp	r3, #8
 8005634:	d112      	bne.n	800565c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005636:	4b9d      	ldr	r3, [pc, #628]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800563e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005642:	d10b      	bne.n	800565c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005644:	4b99      	ldr	r3, [pc, #612]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800564c:	2b00      	cmp	r3, #0
 800564e:	d05b      	beq.n	8005708 <HAL_RCC_OscConfig+0x108>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d157      	bne.n	8005708 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e23f      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005664:	d106      	bne.n	8005674 <HAL_RCC_OscConfig+0x74>
 8005666:	4b91      	ldr	r3, [pc, #580]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a90      	ldr	r2, [pc, #576]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800566c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	e01d      	b.n	80056b0 <HAL_RCC_OscConfig+0xb0>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800567c:	d10c      	bne.n	8005698 <HAL_RCC_OscConfig+0x98>
 800567e:	4b8b      	ldr	r3, [pc, #556]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a8a      	ldr	r2, [pc, #552]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005684:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4b88      	ldr	r3, [pc, #544]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a87      	ldr	r2, [pc, #540]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	e00b      	b.n	80056b0 <HAL_RCC_OscConfig+0xb0>
 8005698:	4b84      	ldr	r3, [pc, #528]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a83      	ldr	r2, [pc, #524]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800569e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	4b81      	ldr	r3, [pc, #516]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a80      	ldr	r2, [pc, #512]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80056aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d013      	beq.n	80056e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b8:	f7fd fe5a 	bl	8003370 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056c0:	f7fd fe56 	bl	8003370 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b64      	cmp	r3, #100	; 0x64
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e204      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056d2:	4b76      	ldr	r3, [pc, #472]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0f0      	beq.n	80056c0 <HAL_RCC_OscConfig+0xc0>
 80056de:	e014      	b.n	800570a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e0:	f7fd fe46 	bl	8003370 <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056e8:	f7fd fe42 	bl	8003370 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b64      	cmp	r3, #100	; 0x64
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e1f0      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056fa:	4b6c      	ldr	r3, [pc, #432]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f0      	bne.n	80056e8 <HAL_RCC_OscConfig+0xe8>
 8005706:	e000      	b.n	800570a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005708:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	d063      	beq.n	80057de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005716:	4b65      	ldr	r3, [pc, #404]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f003 030c 	and.w	r3, r3, #12
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00b      	beq.n	800573a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005722:	4b62      	ldr	r3, [pc, #392]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800572a:	2b08      	cmp	r3, #8
 800572c:	d11c      	bne.n	8005768 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800572e:	4b5f      	ldr	r3, [pc, #380]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d116      	bne.n	8005768 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800573a:	4b5c      	ldr	r3, [pc, #368]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d005      	beq.n	8005752 <HAL_RCC_OscConfig+0x152>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d001      	beq.n	8005752 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e1c4      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005752:	4b56      	ldr	r3, [pc, #344]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	4952      	ldr	r1, [pc, #328]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005762:	4313      	orrs	r3, r2
 8005764:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005766:	e03a      	b.n	80057de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d020      	beq.n	80057b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005770:	4b4f      	ldr	r3, [pc, #316]	; (80058b0 <HAL_RCC_OscConfig+0x2b0>)
 8005772:	2201      	movs	r2, #1
 8005774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005776:	f7fd fdfb 	bl	8003370 <HAL_GetTick>
 800577a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800577e:	f7fd fdf7 	bl	8003370 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e1a5      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005790:	4b46      	ldr	r3, [pc, #280]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d0f0      	beq.n	800577e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800579c:	4b43      	ldr	r3, [pc, #268]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	00db      	lsls	r3, r3, #3
 80057aa:	4940      	ldr	r1, [pc, #256]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	600b      	str	r3, [r1, #0]
 80057b0:	e015      	b.n	80057de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057b2:	4b3f      	ldr	r3, [pc, #252]	; (80058b0 <HAL_RCC_OscConfig+0x2b0>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd fdda 	bl	8003370 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057c0:	f7fd fdd6 	bl	8003370 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e184      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057d2:	4b36      	ldr	r3, [pc, #216]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d030      	beq.n	800584c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d016      	beq.n	8005820 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f2:	4b30      	ldr	r3, [pc, #192]	; (80058b4 <HAL_RCC_OscConfig+0x2b4>)
 80057f4:	2201      	movs	r2, #1
 80057f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f8:	f7fd fdba 	bl	8003370 <HAL_GetTick>
 80057fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057fe:	e008      	b.n	8005812 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005800:	f7fd fdb6 	bl	8003370 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b02      	cmp	r3, #2
 800580c:	d901      	bls.n	8005812 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e164      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005812:	4b26      	ldr	r3, [pc, #152]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005814:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0f0      	beq.n	8005800 <HAL_RCC_OscConfig+0x200>
 800581e:	e015      	b.n	800584c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005820:	4b24      	ldr	r3, [pc, #144]	; (80058b4 <HAL_RCC_OscConfig+0x2b4>)
 8005822:	2200      	movs	r2, #0
 8005824:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005826:	f7fd fda3 	bl	8003370 <HAL_GetTick>
 800582a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800582c:	e008      	b.n	8005840 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800582e:	f7fd fd9f 	bl	8003370 <HAL_GetTick>
 8005832:	4602      	mov	r2, r0
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	2b02      	cmp	r3, #2
 800583a:	d901      	bls.n	8005840 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e14d      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005840:	4b1a      	ldr	r3, [pc, #104]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005842:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005844:	f003 0302 	and.w	r3, r3, #2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1f0      	bne.n	800582e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 80a0 	beq.w	800599a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800585a:	2300      	movs	r3, #0
 800585c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800585e:	4b13      	ldr	r3, [pc, #76]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10f      	bne.n	800588a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800586a:	2300      	movs	r3, #0
 800586c:	60bb      	str	r3, [r7, #8]
 800586e:	4b0f      	ldr	r3, [pc, #60]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005872:	4a0e      	ldr	r2, [pc, #56]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 8005874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005878:	6413      	str	r3, [r2, #64]	; 0x40
 800587a:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <HAL_RCC_OscConfig+0x2ac>)
 800587c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005882:	60bb      	str	r3, [r7, #8]
 8005884:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005886:	2301      	movs	r3, #1
 8005888:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800588a:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <HAL_RCC_OscConfig+0x2b8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005892:	2b00      	cmp	r3, #0
 8005894:	d121      	bne.n	80058da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005896:	4b08      	ldr	r3, [pc, #32]	; (80058b8 <HAL_RCC_OscConfig+0x2b8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a07      	ldr	r2, [pc, #28]	; (80058b8 <HAL_RCC_OscConfig+0x2b8>)
 800589c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058a2:	f7fd fd65 	bl	8003370 <HAL_GetTick>
 80058a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a8:	e011      	b.n	80058ce <HAL_RCC_OscConfig+0x2ce>
 80058aa:	bf00      	nop
 80058ac:	40023800 	.word	0x40023800
 80058b0:	42470000 	.word	0x42470000
 80058b4:	42470e80 	.word	0x42470e80
 80058b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058bc:	f7fd fd58 	bl	8003370 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e106      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ce:	4b85      	ldr	r3, [pc, #532]	; (8005ae4 <HAL_RCC_OscConfig+0x4e4>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0f0      	beq.n	80058bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d106      	bne.n	80058f0 <HAL_RCC_OscConfig+0x2f0>
 80058e2:	4b81      	ldr	r3, [pc, #516]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80058e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e6:	4a80      	ldr	r2, [pc, #512]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80058e8:	f043 0301 	orr.w	r3, r3, #1
 80058ec:	6713      	str	r3, [r2, #112]	; 0x70
 80058ee:	e01c      	b.n	800592a <HAL_RCC_OscConfig+0x32a>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	2b05      	cmp	r3, #5
 80058f6:	d10c      	bne.n	8005912 <HAL_RCC_OscConfig+0x312>
 80058f8:	4b7b      	ldr	r3, [pc, #492]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80058fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fc:	4a7a      	ldr	r2, [pc, #488]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80058fe:	f043 0304 	orr.w	r3, r3, #4
 8005902:	6713      	str	r3, [r2, #112]	; 0x70
 8005904:	4b78      	ldr	r3, [pc, #480]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005908:	4a77      	ldr	r2, [pc, #476]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	6713      	str	r3, [r2, #112]	; 0x70
 8005910:	e00b      	b.n	800592a <HAL_RCC_OscConfig+0x32a>
 8005912:	4b75      	ldr	r3, [pc, #468]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005916:	4a74      	ldr	r2, [pc, #464]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005918:	f023 0301 	bic.w	r3, r3, #1
 800591c:	6713      	str	r3, [r2, #112]	; 0x70
 800591e:	4b72      	ldr	r3, [pc, #456]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005922:	4a71      	ldr	r2, [pc, #452]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005924:	f023 0304 	bic.w	r3, r3, #4
 8005928:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d015      	beq.n	800595e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005932:	f7fd fd1d 	bl	8003370 <HAL_GetTick>
 8005936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005938:	e00a      	b.n	8005950 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800593a:	f7fd fd19 	bl	8003370 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	f241 3288 	movw	r2, #5000	; 0x1388
 8005948:	4293      	cmp	r3, r2
 800594a:	d901      	bls.n	8005950 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e0c5      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005950:	4b65      	ldr	r3, [pc, #404]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d0ee      	beq.n	800593a <HAL_RCC_OscConfig+0x33a>
 800595c:	e014      	b.n	8005988 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800595e:	f7fd fd07 	bl	8003370 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005964:	e00a      	b.n	800597c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005966:	f7fd fd03 	bl	8003370 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	f241 3288 	movw	r2, #5000	; 0x1388
 8005974:	4293      	cmp	r3, r2
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e0af      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800597c:	4b5a      	ldr	r3, [pc, #360]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 800597e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1ee      	bne.n	8005966 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005988:	7dfb      	ldrb	r3, [r7, #23]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d105      	bne.n	800599a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800598e:	4b56      	ldr	r3, [pc, #344]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	4a55      	ldr	r2, [pc, #340]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005994:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005998:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	f000 809b 	beq.w	8005ada <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059a4:	4b50      	ldr	r3, [pc, #320]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 030c 	and.w	r3, r3, #12
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d05c      	beq.n	8005a6a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d141      	bne.n	8005a3c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059b8:	4b4c      	ldr	r3, [pc, #304]	; (8005aec <HAL_RCC_OscConfig+0x4ec>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059be:	f7fd fcd7 	bl	8003370 <HAL_GetTick>
 80059c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059c6:	f7fd fcd3 	bl	8003370 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e081      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059d8:	4b43      	ldr	r3, [pc, #268]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1f0      	bne.n	80059c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	69da      	ldr	r2, [r3, #28]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	431a      	orrs	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	019b      	lsls	r3, r3, #6
 80059f4:	431a      	orrs	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fa:	085b      	lsrs	r3, r3, #1
 80059fc:	3b01      	subs	r3, #1
 80059fe:	041b      	lsls	r3, r3, #16
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a06:	061b      	lsls	r3, r3, #24
 8005a08:	4937      	ldr	r1, [pc, #220]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a0e:	4b37      	ldr	r3, [pc, #220]	; (8005aec <HAL_RCC_OscConfig+0x4ec>)
 8005a10:	2201      	movs	r2, #1
 8005a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a14:	f7fd fcac 	bl	8003370 <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a1c:	f7fd fca8 	bl	8003370 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e056      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a2e:	4b2e      	ldr	r3, [pc, #184]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0f0      	beq.n	8005a1c <HAL_RCC_OscConfig+0x41c>
 8005a3a:	e04e      	b.n	8005ada <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a3c:	4b2b      	ldr	r3, [pc, #172]	; (8005aec <HAL_RCC_OscConfig+0x4ec>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a42:	f7fd fc95 	bl	8003370 <HAL_GetTick>
 8005a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a48:	e008      	b.n	8005a5c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a4a:	f7fd fc91 	bl	8003370 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e03f      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a5c:	4b22      	ldr	r3, [pc, #136]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1f0      	bne.n	8005a4a <HAL_RCC_OscConfig+0x44a>
 8005a68:	e037      	b.n	8005ada <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e032      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a76:	4b1c      	ldr	r3, [pc, #112]	; (8005ae8 <HAL_RCC_OscConfig+0x4e8>)
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d028      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d121      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d11a      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005aac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d111      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005abc:	085b      	lsrs	r3, r3, #1
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d107      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d001      	beq.n	8005ada <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e000      	b.n	8005adc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3718      	adds	r7, #24
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	40007000 	.word	0x40007000
 8005ae8:	40023800 	.word	0x40023800
 8005aec:	42470060 	.word	0x42470060

08005af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d101      	bne.n	8005b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e0cc      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b04:	4b68      	ldr	r3, [pc, #416]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	683a      	ldr	r2, [r7, #0]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d90c      	bls.n	8005b2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b12:	4b65      	ldr	r3, [pc, #404]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b1a:	4b63      	ldr	r3, [pc, #396]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0307 	and.w	r3, r3, #7
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d001      	beq.n	8005b2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e0b8      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d020      	beq.n	8005b7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0304 	and.w	r3, r3, #4
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d005      	beq.n	8005b50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b44:	4b59      	ldr	r3, [pc, #356]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	4a58      	ldr	r2, [pc, #352]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0308 	and.w	r3, r3, #8
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d005      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b5c:	4b53      	ldr	r3, [pc, #332]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	4a52      	ldr	r2, [pc, #328]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b68:	4b50      	ldr	r3, [pc, #320]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	494d      	ldr	r1, [pc, #308]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0301 	and.w	r3, r3, #1
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d044      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d107      	bne.n	8005b9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b8e:	4b47      	ldr	r3, [pc, #284]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d119      	bne.n	8005bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e07f      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d003      	beq.n	8005bae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005baa:	2b03      	cmp	r3, #3
 8005bac:	d107      	bne.n	8005bbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bae:	4b3f      	ldr	r3, [pc, #252]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d109      	bne.n	8005bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e06f      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bbe:	4b3b      	ldr	r3, [pc, #236]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e067      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bce:	4b37      	ldr	r3, [pc, #220]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f023 0203 	bic.w	r2, r3, #3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	4934      	ldr	r1, [pc, #208]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005be0:	f7fd fbc6 	bl	8003370 <HAL_GetTick>
 8005be4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005be6:	e00a      	b.n	8005bfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005be8:	f7fd fbc2 	bl	8003370 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d901      	bls.n	8005bfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e04f      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bfe:	4b2b      	ldr	r3, [pc, #172]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f003 020c 	and.w	r2, r3, #12
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d1eb      	bne.n	8005be8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c10:	4b25      	ldr	r3, [pc, #148]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0307 	and.w	r3, r3, #7
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d20c      	bcs.n	8005c38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c1e:	4b22      	ldr	r3, [pc, #136]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c20:	683a      	ldr	r2, [r7, #0]
 8005c22:	b2d2      	uxtb	r2, r2
 8005c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c26:	4b20      	ldr	r3, [pc, #128]	; (8005ca8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	683a      	ldr	r2, [r7, #0]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d001      	beq.n	8005c38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e032      	b.n	8005c9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d008      	beq.n	8005c56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c44:	4b19      	ldr	r3, [pc, #100]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	4916      	ldr	r1, [pc, #88]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0308 	and.w	r3, r3, #8
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d009      	beq.n	8005c76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c62:	4b12      	ldr	r3, [pc, #72]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	00db      	lsls	r3, r3, #3
 8005c70:	490e      	ldr	r1, [pc, #56]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c76:	f000 f821 	bl	8005cbc <HAL_RCC_GetSysClockFreq>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	4b0b      	ldr	r3, [pc, #44]	; (8005cac <HAL_RCC_ClockConfig+0x1bc>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	091b      	lsrs	r3, r3, #4
 8005c82:	f003 030f 	and.w	r3, r3, #15
 8005c86:	490a      	ldr	r1, [pc, #40]	; (8005cb0 <HAL_RCC_ClockConfig+0x1c0>)
 8005c88:	5ccb      	ldrb	r3, [r1, r3]
 8005c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c8e:	4a09      	ldr	r2, [pc, #36]	; (8005cb4 <HAL_RCC_ClockConfig+0x1c4>)
 8005c90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c92:	4b09      	ldr	r3, [pc, #36]	; (8005cb8 <HAL_RCC_ClockConfig+0x1c8>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fd fb26 	bl	80032e8 <HAL_InitTick>

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	40023c00 	.word	0x40023c00
 8005cac:	40023800 	.word	0x40023800
 8005cb0:	080074e0 	.word	0x080074e0
 8005cb4:	20000004 	.word	0x20000004
 8005cb8:	20000008 	.word	0x20000008

08005cbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cbc:	b5b0      	push	{r4, r5, r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	6079      	str	r1, [r7, #4]
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	60f9      	str	r1, [r7, #12]
 8005cca:	2100      	movs	r1, #0
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005cce:	2100      	movs	r1, #0
 8005cd0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cd2:	4952      	ldr	r1, [pc, #328]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005cd4:	6889      	ldr	r1, [r1, #8]
 8005cd6:	f001 010c 	and.w	r1, r1, #12
 8005cda:	2908      	cmp	r1, #8
 8005cdc:	d00d      	beq.n	8005cfa <HAL_RCC_GetSysClockFreq+0x3e>
 8005cde:	2908      	cmp	r1, #8
 8005ce0:	f200 8094 	bhi.w	8005e0c <HAL_RCC_GetSysClockFreq+0x150>
 8005ce4:	2900      	cmp	r1, #0
 8005ce6:	d002      	beq.n	8005cee <HAL_RCC_GetSysClockFreq+0x32>
 8005ce8:	2904      	cmp	r1, #4
 8005cea:	d003      	beq.n	8005cf4 <HAL_RCC_GetSysClockFreq+0x38>
 8005cec:	e08e      	b.n	8005e0c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cee:	4b4c      	ldr	r3, [pc, #304]	; (8005e20 <HAL_RCC_GetSysClockFreq+0x164>)
 8005cf0:	60bb      	str	r3, [r7, #8]
       break;
 8005cf2:	e08e      	b.n	8005e12 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cf4:	4b4b      	ldr	r3, [pc, #300]	; (8005e24 <HAL_RCC_GetSysClockFreq+0x168>)
 8005cf6:	60bb      	str	r3, [r7, #8]
      break;
 8005cf8:	e08b      	b.n	8005e12 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cfa:	4948      	ldr	r1, [pc, #288]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005cfc:	6849      	ldr	r1, [r1, #4]
 8005cfe:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005d02:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d04:	4945      	ldr	r1, [pc, #276]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005d06:	6849      	ldr	r1, [r1, #4]
 8005d08:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005d0c:	2900      	cmp	r1, #0
 8005d0e:	d024      	beq.n	8005d5a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d10:	4942      	ldr	r1, [pc, #264]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005d12:	6849      	ldr	r1, [r1, #4]
 8005d14:	0989      	lsrs	r1, r1, #6
 8005d16:	4608      	mov	r0, r1
 8005d18:	f04f 0100 	mov.w	r1, #0
 8005d1c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005d20:	f04f 0500 	mov.w	r5, #0
 8005d24:	ea00 0204 	and.w	r2, r0, r4
 8005d28:	ea01 0305 	and.w	r3, r1, r5
 8005d2c:	493d      	ldr	r1, [pc, #244]	; (8005e24 <HAL_RCC_GetSysClockFreq+0x168>)
 8005d2e:	fb01 f003 	mul.w	r0, r1, r3
 8005d32:	2100      	movs	r1, #0
 8005d34:	fb01 f102 	mul.w	r1, r1, r2
 8005d38:	1844      	adds	r4, r0, r1
 8005d3a:	493a      	ldr	r1, [pc, #232]	; (8005e24 <HAL_RCC_GetSysClockFreq+0x168>)
 8005d3c:	fba2 0101 	umull	r0, r1, r2, r1
 8005d40:	1863      	adds	r3, r4, r1
 8005d42:	4619      	mov	r1, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	461a      	mov	r2, r3
 8005d48:	f04f 0300 	mov.w	r3, #0
 8005d4c:	f7fa fa98 	bl	8000280 <__aeabi_uldivmod>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4613      	mov	r3, r2
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	e04a      	b.n	8005df0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d5a:	4b30      	ldr	r3, [pc, #192]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	099b      	lsrs	r3, r3, #6
 8005d60:	461a      	mov	r2, r3
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005d6a:	f04f 0100 	mov.w	r1, #0
 8005d6e:	ea02 0400 	and.w	r4, r2, r0
 8005d72:	ea03 0501 	and.w	r5, r3, r1
 8005d76:	4620      	mov	r0, r4
 8005d78:	4629      	mov	r1, r5
 8005d7a:	f04f 0200 	mov.w	r2, #0
 8005d7e:	f04f 0300 	mov.w	r3, #0
 8005d82:	014b      	lsls	r3, r1, #5
 8005d84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005d88:	0142      	lsls	r2, r0, #5
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	1b00      	subs	r0, r0, r4
 8005d90:	eb61 0105 	sbc.w	r1, r1, r5
 8005d94:	f04f 0200 	mov.w	r2, #0
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	018b      	lsls	r3, r1, #6
 8005d9e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005da2:	0182      	lsls	r2, r0, #6
 8005da4:	1a12      	subs	r2, r2, r0
 8005da6:	eb63 0301 	sbc.w	r3, r3, r1
 8005daa:	f04f 0000 	mov.w	r0, #0
 8005dae:	f04f 0100 	mov.w	r1, #0
 8005db2:	00d9      	lsls	r1, r3, #3
 8005db4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005db8:	00d0      	lsls	r0, r2, #3
 8005dba:	4602      	mov	r2, r0
 8005dbc:	460b      	mov	r3, r1
 8005dbe:	1912      	adds	r2, r2, r4
 8005dc0:	eb45 0303 	adc.w	r3, r5, r3
 8005dc4:	f04f 0000 	mov.w	r0, #0
 8005dc8:	f04f 0100 	mov.w	r1, #0
 8005dcc:	0299      	lsls	r1, r3, #10
 8005dce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005dd2:	0290      	lsls	r0, r2, #10
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4610      	mov	r0, r2
 8005dda:	4619      	mov	r1, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	461a      	mov	r2, r3
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	f7fa fa4c 	bl	8000280 <__aeabi_uldivmod>
 8005de8:	4602      	mov	r2, r0
 8005dea:	460b      	mov	r3, r1
 8005dec:	4613      	mov	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005df0:	4b0a      	ldr	r3, [pc, #40]	; (8005e1c <HAL_RCC_GetSysClockFreq+0x160>)
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	0c1b      	lsrs	r3, r3, #16
 8005df6:	f003 0303 	and.w	r3, r3, #3
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e08:	60bb      	str	r3, [r7, #8]
      break;
 8005e0a:	e002      	b.n	8005e12 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e0c:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <HAL_RCC_GetSysClockFreq+0x164>)
 8005e0e:	60bb      	str	r3, [r7, #8]
      break;
 8005e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e12:	68bb      	ldr	r3, [r7, #8]
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3710      	adds	r7, #16
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bdb0      	pop	{r4, r5, r7, pc}
 8005e1c:	40023800 	.word	0x40023800
 8005e20:	00f42400 	.word	0x00f42400
 8005e24:	017d7840 	.word	0x017d7840

08005e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e2c:	4b03      	ldr	r3, [pc, #12]	; (8005e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	20000004 	.word	0x20000004

08005e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e44:	f7ff fff0 	bl	8005e28 <HAL_RCC_GetHCLKFreq>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	4b05      	ldr	r3, [pc, #20]	; (8005e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	0a9b      	lsrs	r3, r3, #10
 8005e50:	f003 0307 	and.w	r3, r3, #7
 8005e54:	4903      	ldr	r1, [pc, #12]	; (8005e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e56:	5ccb      	ldrb	r3, [r1, r3]
 8005e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40023800 	.word	0x40023800
 8005e64:	080074f0 	.word	0x080074f0

08005e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b082      	sub	sp, #8
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e041      	b.n	8005efe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d106      	bne.n	8005e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fc ff84 	bl	8002d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	f000 f9ca 	bl	8006240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
	...

08005f08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d001      	beq.n	8005f20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e044      	b.n	8005faa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68da      	ldr	r2, [r3, #12]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a1e      	ldr	r2, [pc, #120]	; (8005fb8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d018      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x6c>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f4a:	d013      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x6c>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a1a      	ldr	r2, [pc, #104]	; (8005fbc <HAL_TIM_Base_Start_IT+0xb4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d00e      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x6c>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a19      	ldr	r2, [pc, #100]	; (8005fc0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d009      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x6c>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a17      	ldr	r2, [pc, #92]	; (8005fc4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d004      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x6c>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a16      	ldr	r2, [pc, #88]	; (8005fc8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d111      	bne.n	8005f98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2b06      	cmp	r3, #6
 8005f84:	d010      	beq.n	8005fa8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f042 0201 	orr.w	r2, r2, #1
 8005f94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f96:	e007      	b.n	8005fa8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0201 	orr.w	r2, r2, #1
 8005fa6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40010000 	.word	0x40010000
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40014000 	.word	0x40014000

08005fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	f003 0302 	and.w	r3, r3, #2
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d122      	bne.n	8006028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d11b      	bne.n	8006028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0202 	mvn.w	r2, #2
 8005ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	f003 0303 	and.w	r3, r3, #3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d003      	beq.n	8006016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 f8f8 	bl	8006204 <HAL_TIM_IC_CaptureCallback>
 8006014:	e005      	b.n	8006022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f8ea 	bl	80061f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f8fb 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	f003 0304 	and.w	r3, r3, #4
 8006032:	2b04      	cmp	r3, #4
 8006034:	d122      	bne.n	800607c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b04      	cmp	r3, #4
 8006042:	d11b      	bne.n	800607c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f06f 0204 	mvn.w	r2, #4
 800604c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2202      	movs	r2, #2
 8006052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800605e:	2b00      	cmp	r3, #0
 8006060:	d003      	beq.n	800606a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f8ce 	bl	8006204 <HAL_TIM_IC_CaptureCallback>
 8006068:	e005      	b.n	8006076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 f8c0 	bl	80061f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 f8d1 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b08      	cmp	r3, #8
 8006088:	d122      	bne.n	80060d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b08      	cmp	r3, #8
 8006096:	d11b      	bne.n	80060d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f06f 0208 	mvn.w	r2, #8
 80060a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2204      	movs	r2, #4
 80060a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	69db      	ldr	r3, [r3, #28]
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f8a4 	bl	8006204 <HAL_TIM_IC_CaptureCallback>
 80060bc:	e005      	b.n	80060ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f896 	bl	80061f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f8a7 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	f003 0310 	and.w	r3, r3, #16
 80060da:	2b10      	cmp	r3, #16
 80060dc:	d122      	bne.n	8006124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b10      	cmp	r3, #16
 80060ea:	d11b      	bne.n	8006124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f06f 0210 	mvn.w	r2, #16
 80060f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2208      	movs	r2, #8
 80060fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f87a 	bl	8006204 <HAL_TIM_IC_CaptureCallback>
 8006110:	e005      	b.n	800611e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 f86c 	bl	80061f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f87d 	bl	8006218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0301 	and.w	r3, r3, #1
 800612e:	2b01      	cmp	r3, #1
 8006130:	d10e      	bne.n	8006150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b01      	cmp	r3, #1
 800613e:	d107      	bne.n	8006150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0201 	mvn.w	r2, #1
 8006148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f846 	bl	80061dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800615a:	2b80      	cmp	r3, #128	; 0x80
 800615c:	d10e      	bne.n	800617c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006168:	2b80      	cmp	r3, #128	; 0x80
 800616a:	d107      	bne.n	800617c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f8ec 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006186:	2b40      	cmp	r3, #64	; 0x40
 8006188:	d10e      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006194:	2b40      	cmp	r3, #64	; 0x40
 8006196:	d107      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 f842 	bl	800622c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0320 	and.w	r3, r3, #32
 80061b2:	2b20      	cmp	r3, #32
 80061b4:	d10e      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f003 0320 	and.w	r3, r3, #32
 80061c0:	2b20      	cmp	r3, #32
 80061c2:	d107      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f06f 0220 	mvn.w	r2, #32
 80061cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f8b6 	bl	8006340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a34      	ldr	r2, [pc, #208]	; (8006324 <TIM_Base_SetConfig+0xe4>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00f      	beq.n	8006278 <TIM_Base_SetConfig+0x38>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800625e:	d00b      	beq.n	8006278 <TIM_Base_SetConfig+0x38>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a31      	ldr	r2, [pc, #196]	; (8006328 <TIM_Base_SetConfig+0xe8>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d007      	beq.n	8006278 <TIM_Base_SetConfig+0x38>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a30      	ldr	r2, [pc, #192]	; (800632c <TIM_Base_SetConfig+0xec>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d003      	beq.n	8006278 <TIM_Base_SetConfig+0x38>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a2f      	ldr	r2, [pc, #188]	; (8006330 <TIM_Base_SetConfig+0xf0>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d108      	bne.n	800628a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800627e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	4313      	orrs	r3, r2
 8006288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a25      	ldr	r2, [pc, #148]	; (8006324 <TIM_Base_SetConfig+0xe4>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d01b      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006298:	d017      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a22      	ldr	r2, [pc, #136]	; (8006328 <TIM_Base_SetConfig+0xe8>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a21      	ldr	r2, [pc, #132]	; (800632c <TIM_Base_SetConfig+0xec>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d00f      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a20      	ldr	r2, [pc, #128]	; (8006330 <TIM_Base_SetConfig+0xf0>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00b      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a1f      	ldr	r2, [pc, #124]	; (8006334 <TIM_Base_SetConfig+0xf4>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d007      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a1e      	ldr	r2, [pc, #120]	; (8006338 <TIM_Base_SetConfig+0xf8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d003      	beq.n	80062ca <TIM_Base_SetConfig+0x8a>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a1d      	ldr	r2, [pc, #116]	; (800633c <TIM_Base_SetConfig+0xfc>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d108      	bne.n	80062dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a08      	ldr	r2, [pc, #32]	; (8006324 <TIM_Base_SetConfig+0xe4>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d103      	bne.n	8006310 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	691a      	ldr	r2, [r3, #16]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	615a      	str	r2, [r3, #20]
}
 8006316:	bf00      	nop
 8006318:	3714      	adds	r7, #20
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40010000 	.word	0x40010000
 8006328:	40000400 	.word	0x40000400
 800632c:	40000800 	.word	0x40000800
 8006330:	40000c00 	.word	0x40000c00
 8006334:	40014000 	.word	0x40014000
 8006338:	40014400 	.word	0x40014400
 800633c:	40014800 	.word	0x40014800

08006340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <__errno>:
 8006368:	4b01      	ldr	r3, [pc, #4]	; (8006370 <__errno+0x8>)
 800636a:	6818      	ldr	r0, [r3, #0]
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	20000010 	.word	0x20000010

08006374 <__libc_init_array>:
 8006374:	b570      	push	{r4, r5, r6, lr}
 8006376:	4d0d      	ldr	r5, [pc, #52]	; (80063ac <__libc_init_array+0x38>)
 8006378:	4c0d      	ldr	r4, [pc, #52]	; (80063b0 <__libc_init_array+0x3c>)
 800637a:	1b64      	subs	r4, r4, r5
 800637c:	10a4      	asrs	r4, r4, #2
 800637e:	2600      	movs	r6, #0
 8006380:	42a6      	cmp	r6, r4
 8006382:	d109      	bne.n	8006398 <__libc_init_array+0x24>
 8006384:	4d0b      	ldr	r5, [pc, #44]	; (80063b4 <__libc_init_array+0x40>)
 8006386:	4c0c      	ldr	r4, [pc, #48]	; (80063b8 <__libc_init_array+0x44>)
 8006388:	f001 f850 	bl	800742c <_init>
 800638c:	1b64      	subs	r4, r4, r5
 800638e:	10a4      	asrs	r4, r4, #2
 8006390:	2600      	movs	r6, #0
 8006392:	42a6      	cmp	r6, r4
 8006394:	d105      	bne.n	80063a2 <__libc_init_array+0x2e>
 8006396:	bd70      	pop	{r4, r5, r6, pc}
 8006398:	f855 3b04 	ldr.w	r3, [r5], #4
 800639c:	4798      	blx	r3
 800639e:	3601      	adds	r6, #1
 80063a0:	e7ee      	b.n	8006380 <__libc_init_array+0xc>
 80063a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063a6:	4798      	blx	r3
 80063a8:	3601      	adds	r6, #1
 80063aa:	e7f2      	b.n	8006392 <__libc_init_array+0x1e>
 80063ac:	0800764c 	.word	0x0800764c
 80063b0:	0800764c 	.word	0x0800764c
 80063b4:	0800764c 	.word	0x0800764c
 80063b8:	08007650 	.word	0x08007650

080063bc <memset>:
 80063bc:	4402      	add	r2, r0
 80063be:	4603      	mov	r3, r0
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d100      	bne.n	80063c6 <memset+0xa>
 80063c4:	4770      	bx	lr
 80063c6:	f803 1b01 	strb.w	r1, [r3], #1
 80063ca:	e7f9      	b.n	80063c0 <memset+0x4>

080063cc <srand>:
 80063cc:	b538      	push	{r3, r4, r5, lr}
 80063ce:	4b10      	ldr	r3, [pc, #64]	; (8006410 <srand+0x44>)
 80063d0:	681d      	ldr	r5, [r3, #0]
 80063d2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80063d4:	4604      	mov	r4, r0
 80063d6:	b9b3      	cbnz	r3, 8006406 <srand+0x3a>
 80063d8:	2018      	movs	r0, #24
 80063da:	f000 f895 	bl	8006508 <malloc>
 80063de:	4602      	mov	r2, r0
 80063e0:	63a8      	str	r0, [r5, #56]	; 0x38
 80063e2:	b920      	cbnz	r0, 80063ee <srand+0x22>
 80063e4:	4b0b      	ldr	r3, [pc, #44]	; (8006414 <srand+0x48>)
 80063e6:	480c      	ldr	r0, [pc, #48]	; (8006418 <srand+0x4c>)
 80063e8:	2142      	movs	r1, #66	; 0x42
 80063ea:	f000 f85d 	bl	80064a8 <__assert_func>
 80063ee:	490b      	ldr	r1, [pc, #44]	; (800641c <srand+0x50>)
 80063f0:	4b0b      	ldr	r3, [pc, #44]	; (8006420 <srand+0x54>)
 80063f2:	e9c0 1300 	strd	r1, r3, [r0]
 80063f6:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <srand+0x58>)
 80063f8:	6083      	str	r3, [r0, #8]
 80063fa:	230b      	movs	r3, #11
 80063fc:	8183      	strh	r3, [r0, #12]
 80063fe:	2100      	movs	r1, #0
 8006400:	2001      	movs	r0, #1
 8006402:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006406:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8006408:	2200      	movs	r2, #0
 800640a:	611c      	str	r4, [r3, #16]
 800640c:	615a      	str	r2, [r3, #20]
 800640e:	bd38      	pop	{r3, r4, r5, pc}
 8006410:	20000010 	.word	0x20000010
 8006414:	080074fc 	.word	0x080074fc
 8006418:	08007513 	.word	0x08007513
 800641c:	abcd330e 	.word	0xabcd330e
 8006420:	e66d1234 	.word	0xe66d1234
 8006424:	0005deec 	.word	0x0005deec

08006428 <rand>:
 8006428:	4b17      	ldr	r3, [pc, #92]	; (8006488 <rand+0x60>)
 800642a:	b510      	push	{r4, lr}
 800642c:	681c      	ldr	r4, [r3, #0]
 800642e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006430:	b9b3      	cbnz	r3, 8006460 <rand+0x38>
 8006432:	2018      	movs	r0, #24
 8006434:	f000 f868 	bl	8006508 <malloc>
 8006438:	63a0      	str	r0, [r4, #56]	; 0x38
 800643a:	b928      	cbnz	r0, 8006448 <rand+0x20>
 800643c:	4602      	mov	r2, r0
 800643e:	4b13      	ldr	r3, [pc, #76]	; (800648c <rand+0x64>)
 8006440:	4813      	ldr	r0, [pc, #76]	; (8006490 <rand+0x68>)
 8006442:	214e      	movs	r1, #78	; 0x4e
 8006444:	f000 f830 	bl	80064a8 <__assert_func>
 8006448:	4a12      	ldr	r2, [pc, #72]	; (8006494 <rand+0x6c>)
 800644a:	4b13      	ldr	r3, [pc, #76]	; (8006498 <rand+0x70>)
 800644c:	e9c0 2300 	strd	r2, r3, [r0]
 8006450:	4b12      	ldr	r3, [pc, #72]	; (800649c <rand+0x74>)
 8006452:	6083      	str	r3, [r0, #8]
 8006454:	230b      	movs	r3, #11
 8006456:	8183      	strh	r3, [r0, #12]
 8006458:	2201      	movs	r2, #1
 800645a:	2300      	movs	r3, #0
 800645c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006460:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006462:	480f      	ldr	r0, [pc, #60]	; (80064a0 <rand+0x78>)
 8006464:	690a      	ldr	r2, [r1, #16]
 8006466:	694b      	ldr	r3, [r1, #20]
 8006468:	4c0e      	ldr	r4, [pc, #56]	; (80064a4 <rand+0x7c>)
 800646a:	4350      	muls	r0, r2
 800646c:	fb04 0003 	mla	r0, r4, r3, r0
 8006470:	fba2 3404 	umull	r3, r4, r2, r4
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	4404      	add	r4, r0
 8006478:	f144 0000 	adc.w	r0, r4, #0
 800647c:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8006480:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006484:	bd10      	pop	{r4, pc}
 8006486:	bf00      	nop
 8006488:	20000010 	.word	0x20000010
 800648c:	080074fc 	.word	0x080074fc
 8006490:	08007513 	.word	0x08007513
 8006494:	abcd330e 	.word	0xabcd330e
 8006498:	e66d1234 	.word	0xe66d1234
 800649c:	0005deec 	.word	0x0005deec
 80064a0:	5851f42d 	.word	0x5851f42d
 80064a4:	4c957f2d 	.word	0x4c957f2d

080064a8 <__assert_func>:
 80064a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064aa:	4614      	mov	r4, r2
 80064ac:	461a      	mov	r2, r3
 80064ae:	4b09      	ldr	r3, [pc, #36]	; (80064d4 <__assert_func+0x2c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4605      	mov	r5, r0
 80064b4:	68d8      	ldr	r0, [r3, #12]
 80064b6:	b14c      	cbz	r4, 80064cc <__assert_func+0x24>
 80064b8:	4b07      	ldr	r3, [pc, #28]	; (80064d8 <__assert_func+0x30>)
 80064ba:	9100      	str	r1, [sp, #0]
 80064bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80064c0:	4906      	ldr	r1, [pc, #24]	; (80064dc <__assert_func+0x34>)
 80064c2:	462b      	mov	r3, r5
 80064c4:	f000 f80e 	bl	80064e4 <fiprintf>
 80064c8:	f000 fc8e 	bl	8006de8 <abort>
 80064cc:	4b04      	ldr	r3, [pc, #16]	; (80064e0 <__assert_func+0x38>)
 80064ce:	461c      	mov	r4, r3
 80064d0:	e7f3      	b.n	80064ba <__assert_func+0x12>
 80064d2:	bf00      	nop
 80064d4:	20000010 	.word	0x20000010
 80064d8:	08007572 	.word	0x08007572
 80064dc:	0800757f 	.word	0x0800757f
 80064e0:	080075ad 	.word	0x080075ad

080064e4 <fiprintf>:
 80064e4:	b40e      	push	{r1, r2, r3}
 80064e6:	b503      	push	{r0, r1, lr}
 80064e8:	4601      	mov	r1, r0
 80064ea:	ab03      	add	r3, sp, #12
 80064ec:	4805      	ldr	r0, [pc, #20]	; (8006504 <fiprintf+0x20>)
 80064ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80064f2:	6800      	ldr	r0, [r0, #0]
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	f000 f8e3 	bl	80066c0 <_vfiprintf_r>
 80064fa:	b002      	add	sp, #8
 80064fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006500:	b003      	add	sp, #12
 8006502:	4770      	bx	lr
 8006504:	20000010 	.word	0x20000010

08006508 <malloc>:
 8006508:	4b02      	ldr	r3, [pc, #8]	; (8006514 <malloc+0xc>)
 800650a:	4601      	mov	r1, r0
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	f000 b853 	b.w	80065b8 <_malloc_r>
 8006512:	bf00      	nop
 8006514:	20000010 	.word	0x20000010

08006518 <_free_r>:
 8006518:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800651a:	2900      	cmp	r1, #0
 800651c:	d048      	beq.n	80065b0 <_free_r+0x98>
 800651e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006522:	9001      	str	r0, [sp, #4]
 8006524:	2b00      	cmp	r3, #0
 8006526:	f1a1 0404 	sub.w	r4, r1, #4
 800652a:	bfb8      	it	lt
 800652c:	18e4      	addlt	r4, r4, r3
 800652e:	f000 fe81 	bl	8007234 <__malloc_lock>
 8006532:	4a20      	ldr	r2, [pc, #128]	; (80065b4 <_free_r+0x9c>)
 8006534:	9801      	ldr	r0, [sp, #4]
 8006536:	6813      	ldr	r3, [r2, #0]
 8006538:	4615      	mov	r5, r2
 800653a:	b933      	cbnz	r3, 800654a <_free_r+0x32>
 800653c:	6063      	str	r3, [r4, #4]
 800653e:	6014      	str	r4, [r2, #0]
 8006540:	b003      	add	sp, #12
 8006542:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006546:	f000 be7b 	b.w	8007240 <__malloc_unlock>
 800654a:	42a3      	cmp	r3, r4
 800654c:	d90b      	bls.n	8006566 <_free_r+0x4e>
 800654e:	6821      	ldr	r1, [r4, #0]
 8006550:	1862      	adds	r2, r4, r1
 8006552:	4293      	cmp	r3, r2
 8006554:	bf04      	itt	eq
 8006556:	681a      	ldreq	r2, [r3, #0]
 8006558:	685b      	ldreq	r3, [r3, #4]
 800655a:	6063      	str	r3, [r4, #4]
 800655c:	bf04      	itt	eq
 800655e:	1852      	addeq	r2, r2, r1
 8006560:	6022      	streq	r2, [r4, #0]
 8006562:	602c      	str	r4, [r5, #0]
 8006564:	e7ec      	b.n	8006540 <_free_r+0x28>
 8006566:	461a      	mov	r2, r3
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	b10b      	cbz	r3, 8006570 <_free_r+0x58>
 800656c:	42a3      	cmp	r3, r4
 800656e:	d9fa      	bls.n	8006566 <_free_r+0x4e>
 8006570:	6811      	ldr	r1, [r2, #0]
 8006572:	1855      	adds	r5, r2, r1
 8006574:	42a5      	cmp	r5, r4
 8006576:	d10b      	bne.n	8006590 <_free_r+0x78>
 8006578:	6824      	ldr	r4, [r4, #0]
 800657a:	4421      	add	r1, r4
 800657c:	1854      	adds	r4, r2, r1
 800657e:	42a3      	cmp	r3, r4
 8006580:	6011      	str	r1, [r2, #0]
 8006582:	d1dd      	bne.n	8006540 <_free_r+0x28>
 8006584:	681c      	ldr	r4, [r3, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	6053      	str	r3, [r2, #4]
 800658a:	4421      	add	r1, r4
 800658c:	6011      	str	r1, [r2, #0]
 800658e:	e7d7      	b.n	8006540 <_free_r+0x28>
 8006590:	d902      	bls.n	8006598 <_free_r+0x80>
 8006592:	230c      	movs	r3, #12
 8006594:	6003      	str	r3, [r0, #0]
 8006596:	e7d3      	b.n	8006540 <_free_r+0x28>
 8006598:	6825      	ldr	r5, [r4, #0]
 800659a:	1961      	adds	r1, r4, r5
 800659c:	428b      	cmp	r3, r1
 800659e:	bf04      	itt	eq
 80065a0:	6819      	ldreq	r1, [r3, #0]
 80065a2:	685b      	ldreq	r3, [r3, #4]
 80065a4:	6063      	str	r3, [r4, #4]
 80065a6:	bf04      	itt	eq
 80065a8:	1949      	addeq	r1, r1, r5
 80065aa:	6021      	streq	r1, [r4, #0]
 80065ac:	6054      	str	r4, [r2, #4]
 80065ae:	e7c7      	b.n	8006540 <_free_r+0x28>
 80065b0:	b003      	add	sp, #12
 80065b2:	bd30      	pop	{r4, r5, pc}
 80065b4:	2000009c 	.word	0x2000009c

080065b8 <_malloc_r>:
 80065b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ba:	1ccd      	adds	r5, r1, #3
 80065bc:	f025 0503 	bic.w	r5, r5, #3
 80065c0:	3508      	adds	r5, #8
 80065c2:	2d0c      	cmp	r5, #12
 80065c4:	bf38      	it	cc
 80065c6:	250c      	movcc	r5, #12
 80065c8:	2d00      	cmp	r5, #0
 80065ca:	4606      	mov	r6, r0
 80065cc:	db01      	blt.n	80065d2 <_malloc_r+0x1a>
 80065ce:	42a9      	cmp	r1, r5
 80065d0:	d903      	bls.n	80065da <_malloc_r+0x22>
 80065d2:	230c      	movs	r3, #12
 80065d4:	6033      	str	r3, [r6, #0]
 80065d6:	2000      	movs	r0, #0
 80065d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065da:	f000 fe2b 	bl	8007234 <__malloc_lock>
 80065de:	4921      	ldr	r1, [pc, #132]	; (8006664 <_malloc_r+0xac>)
 80065e0:	680a      	ldr	r2, [r1, #0]
 80065e2:	4614      	mov	r4, r2
 80065e4:	b99c      	cbnz	r4, 800660e <_malloc_r+0x56>
 80065e6:	4f20      	ldr	r7, [pc, #128]	; (8006668 <_malloc_r+0xb0>)
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	b923      	cbnz	r3, 80065f6 <_malloc_r+0x3e>
 80065ec:	4621      	mov	r1, r4
 80065ee:	4630      	mov	r0, r6
 80065f0:	f000 fb2a 	bl	8006c48 <_sbrk_r>
 80065f4:	6038      	str	r0, [r7, #0]
 80065f6:	4629      	mov	r1, r5
 80065f8:	4630      	mov	r0, r6
 80065fa:	f000 fb25 	bl	8006c48 <_sbrk_r>
 80065fe:	1c43      	adds	r3, r0, #1
 8006600:	d123      	bne.n	800664a <_malloc_r+0x92>
 8006602:	230c      	movs	r3, #12
 8006604:	6033      	str	r3, [r6, #0]
 8006606:	4630      	mov	r0, r6
 8006608:	f000 fe1a 	bl	8007240 <__malloc_unlock>
 800660c:	e7e3      	b.n	80065d6 <_malloc_r+0x1e>
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	1b5b      	subs	r3, r3, r5
 8006612:	d417      	bmi.n	8006644 <_malloc_r+0x8c>
 8006614:	2b0b      	cmp	r3, #11
 8006616:	d903      	bls.n	8006620 <_malloc_r+0x68>
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	441c      	add	r4, r3
 800661c:	6025      	str	r5, [r4, #0]
 800661e:	e004      	b.n	800662a <_malloc_r+0x72>
 8006620:	6863      	ldr	r3, [r4, #4]
 8006622:	42a2      	cmp	r2, r4
 8006624:	bf0c      	ite	eq
 8006626:	600b      	streq	r3, [r1, #0]
 8006628:	6053      	strne	r3, [r2, #4]
 800662a:	4630      	mov	r0, r6
 800662c:	f000 fe08 	bl	8007240 <__malloc_unlock>
 8006630:	f104 000b 	add.w	r0, r4, #11
 8006634:	1d23      	adds	r3, r4, #4
 8006636:	f020 0007 	bic.w	r0, r0, #7
 800663a:	1ac2      	subs	r2, r0, r3
 800663c:	d0cc      	beq.n	80065d8 <_malloc_r+0x20>
 800663e:	1a1b      	subs	r3, r3, r0
 8006640:	50a3      	str	r3, [r4, r2]
 8006642:	e7c9      	b.n	80065d8 <_malloc_r+0x20>
 8006644:	4622      	mov	r2, r4
 8006646:	6864      	ldr	r4, [r4, #4]
 8006648:	e7cc      	b.n	80065e4 <_malloc_r+0x2c>
 800664a:	1cc4      	adds	r4, r0, #3
 800664c:	f024 0403 	bic.w	r4, r4, #3
 8006650:	42a0      	cmp	r0, r4
 8006652:	d0e3      	beq.n	800661c <_malloc_r+0x64>
 8006654:	1a21      	subs	r1, r4, r0
 8006656:	4630      	mov	r0, r6
 8006658:	f000 faf6 	bl	8006c48 <_sbrk_r>
 800665c:	3001      	adds	r0, #1
 800665e:	d1dd      	bne.n	800661c <_malloc_r+0x64>
 8006660:	e7cf      	b.n	8006602 <_malloc_r+0x4a>
 8006662:	bf00      	nop
 8006664:	2000009c 	.word	0x2000009c
 8006668:	200000a0 	.word	0x200000a0

0800666c <__sfputc_r>:
 800666c:	6893      	ldr	r3, [r2, #8]
 800666e:	3b01      	subs	r3, #1
 8006670:	2b00      	cmp	r3, #0
 8006672:	b410      	push	{r4}
 8006674:	6093      	str	r3, [r2, #8]
 8006676:	da08      	bge.n	800668a <__sfputc_r+0x1e>
 8006678:	6994      	ldr	r4, [r2, #24]
 800667a:	42a3      	cmp	r3, r4
 800667c:	db01      	blt.n	8006682 <__sfputc_r+0x16>
 800667e:	290a      	cmp	r1, #10
 8006680:	d103      	bne.n	800668a <__sfputc_r+0x1e>
 8006682:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006686:	f000 baef 	b.w	8006c68 <__swbuf_r>
 800668a:	6813      	ldr	r3, [r2, #0]
 800668c:	1c58      	adds	r0, r3, #1
 800668e:	6010      	str	r0, [r2, #0]
 8006690:	7019      	strb	r1, [r3, #0]
 8006692:	4608      	mov	r0, r1
 8006694:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006698:	4770      	bx	lr

0800669a <__sfputs_r>:
 800669a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800669c:	4606      	mov	r6, r0
 800669e:	460f      	mov	r7, r1
 80066a0:	4614      	mov	r4, r2
 80066a2:	18d5      	adds	r5, r2, r3
 80066a4:	42ac      	cmp	r4, r5
 80066a6:	d101      	bne.n	80066ac <__sfputs_r+0x12>
 80066a8:	2000      	movs	r0, #0
 80066aa:	e007      	b.n	80066bc <__sfputs_r+0x22>
 80066ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b0:	463a      	mov	r2, r7
 80066b2:	4630      	mov	r0, r6
 80066b4:	f7ff ffda 	bl	800666c <__sfputc_r>
 80066b8:	1c43      	adds	r3, r0, #1
 80066ba:	d1f3      	bne.n	80066a4 <__sfputs_r+0xa>
 80066bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080066c0 <_vfiprintf_r>:
 80066c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c4:	460d      	mov	r5, r1
 80066c6:	b09d      	sub	sp, #116	; 0x74
 80066c8:	4614      	mov	r4, r2
 80066ca:	4698      	mov	r8, r3
 80066cc:	4606      	mov	r6, r0
 80066ce:	b118      	cbz	r0, 80066d8 <_vfiprintf_r+0x18>
 80066d0:	6983      	ldr	r3, [r0, #24]
 80066d2:	b90b      	cbnz	r3, 80066d8 <_vfiprintf_r+0x18>
 80066d4:	f000 fcaa 	bl	800702c <__sinit>
 80066d8:	4b89      	ldr	r3, [pc, #548]	; (8006900 <_vfiprintf_r+0x240>)
 80066da:	429d      	cmp	r5, r3
 80066dc:	d11b      	bne.n	8006716 <_vfiprintf_r+0x56>
 80066de:	6875      	ldr	r5, [r6, #4]
 80066e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066e2:	07d9      	lsls	r1, r3, #31
 80066e4:	d405      	bmi.n	80066f2 <_vfiprintf_r+0x32>
 80066e6:	89ab      	ldrh	r3, [r5, #12]
 80066e8:	059a      	lsls	r2, r3, #22
 80066ea:	d402      	bmi.n	80066f2 <_vfiprintf_r+0x32>
 80066ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066ee:	f000 fd3b 	bl	8007168 <__retarget_lock_acquire_recursive>
 80066f2:	89ab      	ldrh	r3, [r5, #12]
 80066f4:	071b      	lsls	r3, r3, #28
 80066f6:	d501      	bpl.n	80066fc <_vfiprintf_r+0x3c>
 80066f8:	692b      	ldr	r3, [r5, #16]
 80066fa:	b9eb      	cbnz	r3, 8006738 <_vfiprintf_r+0x78>
 80066fc:	4629      	mov	r1, r5
 80066fe:	4630      	mov	r0, r6
 8006700:	f000 fb04 	bl	8006d0c <__swsetup_r>
 8006704:	b1c0      	cbz	r0, 8006738 <_vfiprintf_r+0x78>
 8006706:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006708:	07dc      	lsls	r4, r3, #31
 800670a:	d50e      	bpl.n	800672a <_vfiprintf_r+0x6a>
 800670c:	f04f 30ff 	mov.w	r0, #4294967295
 8006710:	b01d      	add	sp, #116	; 0x74
 8006712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006716:	4b7b      	ldr	r3, [pc, #492]	; (8006904 <_vfiprintf_r+0x244>)
 8006718:	429d      	cmp	r5, r3
 800671a:	d101      	bne.n	8006720 <_vfiprintf_r+0x60>
 800671c:	68b5      	ldr	r5, [r6, #8]
 800671e:	e7df      	b.n	80066e0 <_vfiprintf_r+0x20>
 8006720:	4b79      	ldr	r3, [pc, #484]	; (8006908 <_vfiprintf_r+0x248>)
 8006722:	429d      	cmp	r5, r3
 8006724:	bf08      	it	eq
 8006726:	68f5      	ldreq	r5, [r6, #12]
 8006728:	e7da      	b.n	80066e0 <_vfiprintf_r+0x20>
 800672a:	89ab      	ldrh	r3, [r5, #12]
 800672c:	0598      	lsls	r0, r3, #22
 800672e:	d4ed      	bmi.n	800670c <_vfiprintf_r+0x4c>
 8006730:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006732:	f000 fd1a 	bl	800716a <__retarget_lock_release_recursive>
 8006736:	e7e9      	b.n	800670c <_vfiprintf_r+0x4c>
 8006738:	2300      	movs	r3, #0
 800673a:	9309      	str	r3, [sp, #36]	; 0x24
 800673c:	2320      	movs	r3, #32
 800673e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006742:	f8cd 800c 	str.w	r8, [sp, #12]
 8006746:	2330      	movs	r3, #48	; 0x30
 8006748:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800690c <_vfiprintf_r+0x24c>
 800674c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006750:	f04f 0901 	mov.w	r9, #1
 8006754:	4623      	mov	r3, r4
 8006756:	469a      	mov	sl, r3
 8006758:	f813 2b01 	ldrb.w	r2, [r3], #1
 800675c:	b10a      	cbz	r2, 8006762 <_vfiprintf_r+0xa2>
 800675e:	2a25      	cmp	r2, #37	; 0x25
 8006760:	d1f9      	bne.n	8006756 <_vfiprintf_r+0x96>
 8006762:	ebba 0b04 	subs.w	fp, sl, r4
 8006766:	d00b      	beq.n	8006780 <_vfiprintf_r+0xc0>
 8006768:	465b      	mov	r3, fp
 800676a:	4622      	mov	r2, r4
 800676c:	4629      	mov	r1, r5
 800676e:	4630      	mov	r0, r6
 8006770:	f7ff ff93 	bl	800669a <__sfputs_r>
 8006774:	3001      	adds	r0, #1
 8006776:	f000 80aa 	beq.w	80068ce <_vfiprintf_r+0x20e>
 800677a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800677c:	445a      	add	r2, fp
 800677e:	9209      	str	r2, [sp, #36]	; 0x24
 8006780:	f89a 3000 	ldrb.w	r3, [sl]
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 80a2 	beq.w	80068ce <_vfiprintf_r+0x20e>
 800678a:	2300      	movs	r3, #0
 800678c:	f04f 32ff 	mov.w	r2, #4294967295
 8006790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006794:	f10a 0a01 	add.w	sl, sl, #1
 8006798:	9304      	str	r3, [sp, #16]
 800679a:	9307      	str	r3, [sp, #28]
 800679c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067a0:	931a      	str	r3, [sp, #104]	; 0x68
 80067a2:	4654      	mov	r4, sl
 80067a4:	2205      	movs	r2, #5
 80067a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067aa:	4858      	ldr	r0, [pc, #352]	; (800690c <_vfiprintf_r+0x24c>)
 80067ac:	f7f9 fd18 	bl	80001e0 <memchr>
 80067b0:	9a04      	ldr	r2, [sp, #16]
 80067b2:	b9d8      	cbnz	r0, 80067ec <_vfiprintf_r+0x12c>
 80067b4:	06d1      	lsls	r1, r2, #27
 80067b6:	bf44      	itt	mi
 80067b8:	2320      	movmi	r3, #32
 80067ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067be:	0713      	lsls	r3, r2, #28
 80067c0:	bf44      	itt	mi
 80067c2:	232b      	movmi	r3, #43	; 0x2b
 80067c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067c8:	f89a 3000 	ldrb.w	r3, [sl]
 80067cc:	2b2a      	cmp	r3, #42	; 0x2a
 80067ce:	d015      	beq.n	80067fc <_vfiprintf_r+0x13c>
 80067d0:	9a07      	ldr	r2, [sp, #28]
 80067d2:	4654      	mov	r4, sl
 80067d4:	2000      	movs	r0, #0
 80067d6:	f04f 0c0a 	mov.w	ip, #10
 80067da:	4621      	mov	r1, r4
 80067dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067e0:	3b30      	subs	r3, #48	; 0x30
 80067e2:	2b09      	cmp	r3, #9
 80067e4:	d94e      	bls.n	8006884 <_vfiprintf_r+0x1c4>
 80067e6:	b1b0      	cbz	r0, 8006816 <_vfiprintf_r+0x156>
 80067e8:	9207      	str	r2, [sp, #28]
 80067ea:	e014      	b.n	8006816 <_vfiprintf_r+0x156>
 80067ec:	eba0 0308 	sub.w	r3, r0, r8
 80067f0:	fa09 f303 	lsl.w	r3, r9, r3
 80067f4:	4313      	orrs	r3, r2
 80067f6:	9304      	str	r3, [sp, #16]
 80067f8:	46a2      	mov	sl, r4
 80067fa:	e7d2      	b.n	80067a2 <_vfiprintf_r+0xe2>
 80067fc:	9b03      	ldr	r3, [sp, #12]
 80067fe:	1d19      	adds	r1, r3, #4
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	9103      	str	r1, [sp, #12]
 8006804:	2b00      	cmp	r3, #0
 8006806:	bfbb      	ittet	lt
 8006808:	425b      	neglt	r3, r3
 800680a:	f042 0202 	orrlt.w	r2, r2, #2
 800680e:	9307      	strge	r3, [sp, #28]
 8006810:	9307      	strlt	r3, [sp, #28]
 8006812:	bfb8      	it	lt
 8006814:	9204      	strlt	r2, [sp, #16]
 8006816:	7823      	ldrb	r3, [r4, #0]
 8006818:	2b2e      	cmp	r3, #46	; 0x2e
 800681a:	d10c      	bne.n	8006836 <_vfiprintf_r+0x176>
 800681c:	7863      	ldrb	r3, [r4, #1]
 800681e:	2b2a      	cmp	r3, #42	; 0x2a
 8006820:	d135      	bne.n	800688e <_vfiprintf_r+0x1ce>
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	1d1a      	adds	r2, r3, #4
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	9203      	str	r2, [sp, #12]
 800682a:	2b00      	cmp	r3, #0
 800682c:	bfb8      	it	lt
 800682e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006832:	3402      	adds	r4, #2
 8006834:	9305      	str	r3, [sp, #20]
 8006836:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800691c <_vfiprintf_r+0x25c>
 800683a:	7821      	ldrb	r1, [r4, #0]
 800683c:	2203      	movs	r2, #3
 800683e:	4650      	mov	r0, sl
 8006840:	f7f9 fcce 	bl	80001e0 <memchr>
 8006844:	b140      	cbz	r0, 8006858 <_vfiprintf_r+0x198>
 8006846:	2340      	movs	r3, #64	; 0x40
 8006848:	eba0 000a 	sub.w	r0, r0, sl
 800684c:	fa03 f000 	lsl.w	r0, r3, r0
 8006850:	9b04      	ldr	r3, [sp, #16]
 8006852:	4303      	orrs	r3, r0
 8006854:	3401      	adds	r4, #1
 8006856:	9304      	str	r3, [sp, #16]
 8006858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800685c:	482c      	ldr	r0, [pc, #176]	; (8006910 <_vfiprintf_r+0x250>)
 800685e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006862:	2206      	movs	r2, #6
 8006864:	f7f9 fcbc 	bl	80001e0 <memchr>
 8006868:	2800      	cmp	r0, #0
 800686a:	d03f      	beq.n	80068ec <_vfiprintf_r+0x22c>
 800686c:	4b29      	ldr	r3, [pc, #164]	; (8006914 <_vfiprintf_r+0x254>)
 800686e:	bb1b      	cbnz	r3, 80068b8 <_vfiprintf_r+0x1f8>
 8006870:	9b03      	ldr	r3, [sp, #12]
 8006872:	3307      	adds	r3, #7
 8006874:	f023 0307 	bic.w	r3, r3, #7
 8006878:	3308      	adds	r3, #8
 800687a:	9303      	str	r3, [sp, #12]
 800687c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687e:	443b      	add	r3, r7
 8006880:	9309      	str	r3, [sp, #36]	; 0x24
 8006882:	e767      	b.n	8006754 <_vfiprintf_r+0x94>
 8006884:	fb0c 3202 	mla	r2, ip, r2, r3
 8006888:	460c      	mov	r4, r1
 800688a:	2001      	movs	r0, #1
 800688c:	e7a5      	b.n	80067da <_vfiprintf_r+0x11a>
 800688e:	2300      	movs	r3, #0
 8006890:	3401      	adds	r4, #1
 8006892:	9305      	str	r3, [sp, #20]
 8006894:	4619      	mov	r1, r3
 8006896:	f04f 0c0a 	mov.w	ip, #10
 800689a:	4620      	mov	r0, r4
 800689c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068a0:	3a30      	subs	r2, #48	; 0x30
 80068a2:	2a09      	cmp	r2, #9
 80068a4:	d903      	bls.n	80068ae <_vfiprintf_r+0x1ee>
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d0c5      	beq.n	8006836 <_vfiprintf_r+0x176>
 80068aa:	9105      	str	r1, [sp, #20]
 80068ac:	e7c3      	b.n	8006836 <_vfiprintf_r+0x176>
 80068ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80068b2:	4604      	mov	r4, r0
 80068b4:	2301      	movs	r3, #1
 80068b6:	e7f0      	b.n	800689a <_vfiprintf_r+0x1da>
 80068b8:	ab03      	add	r3, sp, #12
 80068ba:	9300      	str	r3, [sp, #0]
 80068bc:	462a      	mov	r2, r5
 80068be:	4b16      	ldr	r3, [pc, #88]	; (8006918 <_vfiprintf_r+0x258>)
 80068c0:	a904      	add	r1, sp, #16
 80068c2:	4630      	mov	r0, r6
 80068c4:	f3af 8000 	nop.w
 80068c8:	4607      	mov	r7, r0
 80068ca:	1c78      	adds	r0, r7, #1
 80068cc:	d1d6      	bne.n	800687c <_vfiprintf_r+0x1bc>
 80068ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068d0:	07d9      	lsls	r1, r3, #31
 80068d2:	d405      	bmi.n	80068e0 <_vfiprintf_r+0x220>
 80068d4:	89ab      	ldrh	r3, [r5, #12]
 80068d6:	059a      	lsls	r2, r3, #22
 80068d8:	d402      	bmi.n	80068e0 <_vfiprintf_r+0x220>
 80068da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80068dc:	f000 fc45 	bl	800716a <__retarget_lock_release_recursive>
 80068e0:	89ab      	ldrh	r3, [r5, #12]
 80068e2:	065b      	lsls	r3, r3, #25
 80068e4:	f53f af12 	bmi.w	800670c <_vfiprintf_r+0x4c>
 80068e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068ea:	e711      	b.n	8006710 <_vfiprintf_r+0x50>
 80068ec:	ab03      	add	r3, sp, #12
 80068ee:	9300      	str	r3, [sp, #0]
 80068f0:	462a      	mov	r2, r5
 80068f2:	4b09      	ldr	r3, [pc, #36]	; (8006918 <_vfiprintf_r+0x258>)
 80068f4:	a904      	add	r1, sp, #16
 80068f6:	4630      	mov	r0, r6
 80068f8:	f000 f880 	bl	80069fc <_printf_i>
 80068fc:	e7e4      	b.n	80068c8 <_vfiprintf_r+0x208>
 80068fe:	bf00      	nop
 8006900:	08007604 	.word	0x08007604
 8006904:	08007624 	.word	0x08007624
 8006908:	080075e4 	.word	0x080075e4
 800690c:	080075ae 	.word	0x080075ae
 8006910:	080075b8 	.word	0x080075b8
 8006914:	00000000 	.word	0x00000000
 8006918:	0800669b 	.word	0x0800669b
 800691c:	080075b4 	.word	0x080075b4

08006920 <_printf_common>:
 8006920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006924:	4616      	mov	r6, r2
 8006926:	4699      	mov	r9, r3
 8006928:	688a      	ldr	r2, [r1, #8]
 800692a:	690b      	ldr	r3, [r1, #16]
 800692c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006930:	4293      	cmp	r3, r2
 8006932:	bfb8      	it	lt
 8006934:	4613      	movlt	r3, r2
 8006936:	6033      	str	r3, [r6, #0]
 8006938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800693c:	4607      	mov	r7, r0
 800693e:	460c      	mov	r4, r1
 8006940:	b10a      	cbz	r2, 8006946 <_printf_common+0x26>
 8006942:	3301      	adds	r3, #1
 8006944:	6033      	str	r3, [r6, #0]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	0699      	lsls	r1, r3, #26
 800694a:	bf42      	ittt	mi
 800694c:	6833      	ldrmi	r3, [r6, #0]
 800694e:	3302      	addmi	r3, #2
 8006950:	6033      	strmi	r3, [r6, #0]
 8006952:	6825      	ldr	r5, [r4, #0]
 8006954:	f015 0506 	ands.w	r5, r5, #6
 8006958:	d106      	bne.n	8006968 <_printf_common+0x48>
 800695a:	f104 0a19 	add.w	sl, r4, #25
 800695e:	68e3      	ldr	r3, [r4, #12]
 8006960:	6832      	ldr	r2, [r6, #0]
 8006962:	1a9b      	subs	r3, r3, r2
 8006964:	42ab      	cmp	r3, r5
 8006966:	dc26      	bgt.n	80069b6 <_printf_common+0x96>
 8006968:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800696c:	1e13      	subs	r3, r2, #0
 800696e:	6822      	ldr	r2, [r4, #0]
 8006970:	bf18      	it	ne
 8006972:	2301      	movne	r3, #1
 8006974:	0692      	lsls	r2, r2, #26
 8006976:	d42b      	bmi.n	80069d0 <_printf_common+0xb0>
 8006978:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800697c:	4649      	mov	r1, r9
 800697e:	4638      	mov	r0, r7
 8006980:	47c0      	blx	r8
 8006982:	3001      	adds	r0, #1
 8006984:	d01e      	beq.n	80069c4 <_printf_common+0xa4>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	68e5      	ldr	r5, [r4, #12]
 800698a:	6832      	ldr	r2, [r6, #0]
 800698c:	f003 0306 	and.w	r3, r3, #6
 8006990:	2b04      	cmp	r3, #4
 8006992:	bf08      	it	eq
 8006994:	1aad      	subeq	r5, r5, r2
 8006996:	68a3      	ldr	r3, [r4, #8]
 8006998:	6922      	ldr	r2, [r4, #16]
 800699a:	bf0c      	ite	eq
 800699c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a0:	2500      	movne	r5, #0
 80069a2:	4293      	cmp	r3, r2
 80069a4:	bfc4      	itt	gt
 80069a6:	1a9b      	subgt	r3, r3, r2
 80069a8:	18ed      	addgt	r5, r5, r3
 80069aa:	2600      	movs	r6, #0
 80069ac:	341a      	adds	r4, #26
 80069ae:	42b5      	cmp	r5, r6
 80069b0:	d11a      	bne.n	80069e8 <_printf_common+0xc8>
 80069b2:	2000      	movs	r0, #0
 80069b4:	e008      	b.n	80069c8 <_printf_common+0xa8>
 80069b6:	2301      	movs	r3, #1
 80069b8:	4652      	mov	r2, sl
 80069ba:	4649      	mov	r1, r9
 80069bc:	4638      	mov	r0, r7
 80069be:	47c0      	blx	r8
 80069c0:	3001      	adds	r0, #1
 80069c2:	d103      	bne.n	80069cc <_printf_common+0xac>
 80069c4:	f04f 30ff 	mov.w	r0, #4294967295
 80069c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069cc:	3501      	adds	r5, #1
 80069ce:	e7c6      	b.n	800695e <_printf_common+0x3e>
 80069d0:	18e1      	adds	r1, r4, r3
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	2030      	movs	r0, #48	; 0x30
 80069d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069da:	4422      	add	r2, r4
 80069dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069e4:	3302      	adds	r3, #2
 80069e6:	e7c7      	b.n	8006978 <_printf_common+0x58>
 80069e8:	2301      	movs	r3, #1
 80069ea:	4622      	mov	r2, r4
 80069ec:	4649      	mov	r1, r9
 80069ee:	4638      	mov	r0, r7
 80069f0:	47c0      	blx	r8
 80069f2:	3001      	adds	r0, #1
 80069f4:	d0e6      	beq.n	80069c4 <_printf_common+0xa4>
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7d9      	b.n	80069ae <_printf_common+0x8e>
	...

080069fc <_printf_i>:
 80069fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a00:	460c      	mov	r4, r1
 8006a02:	4691      	mov	r9, r2
 8006a04:	7e27      	ldrb	r7, [r4, #24]
 8006a06:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006a08:	2f78      	cmp	r7, #120	; 0x78
 8006a0a:	4680      	mov	r8, r0
 8006a0c:	469a      	mov	sl, r3
 8006a0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a12:	d807      	bhi.n	8006a24 <_printf_i+0x28>
 8006a14:	2f62      	cmp	r7, #98	; 0x62
 8006a16:	d80a      	bhi.n	8006a2e <_printf_i+0x32>
 8006a18:	2f00      	cmp	r7, #0
 8006a1a:	f000 80d8 	beq.w	8006bce <_printf_i+0x1d2>
 8006a1e:	2f58      	cmp	r7, #88	; 0x58
 8006a20:	f000 80a3 	beq.w	8006b6a <_printf_i+0x16e>
 8006a24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006a28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a2c:	e03a      	b.n	8006aa4 <_printf_i+0xa8>
 8006a2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a32:	2b15      	cmp	r3, #21
 8006a34:	d8f6      	bhi.n	8006a24 <_printf_i+0x28>
 8006a36:	a001      	add	r0, pc, #4	; (adr r0, 8006a3c <_printf_i+0x40>)
 8006a38:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006a3c:	08006a95 	.word	0x08006a95
 8006a40:	08006aa9 	.word	0x08006aa9
 8006a44:	08006a25 	.word	0x08006a25
 8006a48:	08006a25 	.word	0x08006a25
 8006a4c:	08006a25 	.word	0x08006a25
 8006a50:	08006a25 	.word	0x08006a25
 8006a54:	08006aa9 	.word	0x08006aa9
 8006a58:	08006a25 	.word	0x08006a25
 8006a5c:	08006a25 	.word	0x08006a25
 8006a60:	08006a25 	.word	0x08006a25
 8006a64:	08006a25 	.word	0x08006a25
 8006a68:	08006bb5 	.word	0x08006bb5
 8006a6c:	08006ad9 	.word	0x08006ad9
 8006a70:	08006b97 	.word	0x08006b97
 8006a74:	08006a25 	.word	0x08006a25
 8006a78:	08006a25 	.word	0x08006a25
 8006a7c:	08006bd7 	.word	0x08006bd7
 8006a80:	08006a25 	.word	0x08006a25
 8006a84:	08006ad9 	.word	0x08006ad9
 8006a88:	08006a25 	.word	0x08006a25
 8006a8c:	08006a25 	.word	0x08006a25
 8006a90:	08006b9f 	.word	0x08006b9f
 8006a94:	680b      	ldr	r3, [r1, #0]
 8006a96:	1d1a      	adds	r2, r3, #4
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	600a      	str	r2, [r1, #0]
 8006a9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006aa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e0a3      	b.n	8006bf0 <_printf_i+0x1f4>
 8006aa8:	6825      	ldr	r5, [r4, #0]
 8006aaa:	6808      	ldr	r0, [r1, #0]
 8006aac:	062e      	lsls	r6, r5, #24
 8006aae:	f100 0304 	add.w	r3, r0, #4
 8006ab2:	d50a      	bpl.n	8006aca <_printf_i+0xce>
 8006ab4:	6805      	ldr	r5, [r0, #0]
 8006ab6:	600b      	str	r3, [r1, #0]
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	da03      	bge.n	8006ac4 <_printf_i+0xc8>
 8006abc:	232d      	movs	r3, #45	; 0x2d
 8006abe:	426d      	negs	r5, r5
 8006ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ac4:	485e      	ldr	r0, [pc, #376]	; (8006c40 <_printf_i+0x244>)
 8006ac6:	230a      	movs	r3, #10
 8006ac8:	e019      	b.n	8006afe <_printf_i+0x102>
 8006aca:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006ace:	6805      	ldr	r5, [r0, #0]
 8006ad0:	600b      	str	r3, [r1, #0]
 8006ad2:	bf18      	it	ne
 8006ad4:	b22d      	sxthne	r5, r5
 8006ad6:	e7ef      	b.n	8006ab8 <_printf_i+0xbc>
 8006ad8:	680b      	ldr	r3, [r1, #0]
 8006ada:	6825      	ldr	r5, [r4, #0]
 8006adc:	1d18      	adds	r0, r3, #4
 8006ade:	6008      	str	r0, [r1, #0]
 8006ae0:	0628      	lsls	r0, r5, #24
 8006ae2:	d501      	bpl.n	8006ae8 <_printf_i+0xec>
 8006ae4:	681d      	ldr	r5, [r3, #0]
 8006ae6:	e002      	b.n	8006aee <_printf_i+0xf2>
 8006ae8:	0669      	lsls	r1, r5, #25
 8006aea:	d5fb      	bpl.n	8006ae4 <_printf_i+0xe8>
 8006aec:	881d      	ldrh	r5, [r3, #0]
 8006aee:	4854      	ldr	r0, [pc, #336]	; (8006c40 <_printf_i+0x244>)
 8006af0:	2f6f      	cmp	r7, #111	; 0x6f
 8006af2:	bf0c      	ite	eq
 8006af4:	2308      	moveq	r3, #8
 8006af6:	230a      	movne	r3, #10
 8006af8:	2100      	movs	r1, #0
 8006afa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006afe:	6866      	ldr	r6, [r4, #4]
 8006b00:	60a6      	str	r6, [r4, #8]
 8006b02:	2e00      	cmp	r6, #0
 8006b04:	bfa2      	ittt	ge
 8006b06:	6821      	ldrge	r1, [r4, #0]
 8006b08:	f021 0104 	bicge.w	r1, r1, #4
 8006b0c:	6021      	strge	r1, [r4, #0]
 8006b0e:	b90d      	cbnz	r5, 8006b14 <_printf_i+0x118>
 8006b10:	2e00      	cmp	r6, #0
 8006b12:	d04d      	beq.n	8006bb0 <_printf_i+0x1b4>
 8006b14:	4616      	mov	r6, r2
 8006b16:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b1a:	fb03 5711 	mls	r7, r3, r1, r5
 8006b1e:	5dc7      	ldrb	r7, [r0, r7]
 8006b20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b24:	462f      	mov	r7, r5
 8006b26:	42bb      	cmp	r3, r7
 8006b28:	460d      	mov	r5, r1
 8006b2a:	d9f4      	bls.n	8006b16 <_printf_i+0x11a>
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d10b      	bne.n	8006b48 <_printf_i+0x14c>
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	07df      	lsls	r7, r3, #31
 8006b34:	d508      	bpl.n	8006b48 <_printf_i+0x14c>
 8006b36:	6923      	ldr	r3, [r4, #16]
 8006b38:	6861      	ldr	r1, [r4, #4]
 8006b3a:	4299      	cmp	r1, r3
 8006b3c:	bfde      	ittt	le
 8006b3e:	2330      	movle	r3, #48	; 0x30
 8006b40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b48:	1b92      	subs	r2, r2, r6
 8006b4a:	6122      	str	r2, [r4, #16]
 8006b4c:	f8cd a000 	str.w	sl, [sp]
 8006b50:	464b      	mov	r3, r9
 8006b52:	aa03      	add	r2, sp, #12
 8006b54:	4621      	mov	r1, r4
 8006b56:	4640      	mov	r0, r8
 8006b58:	f7ff fee2 	bl	8006920 <_printf_common>
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	d14c      	bne.n	8006bfa <_printf_i+0x1fe>
 8006b60:	f04f 30ff 	mov.w	r0, #4294967295
 8006b64:	b004      	add	sp, #16
 8006b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6a:	4835      	ldr	r0, [pc, #212]	; (8006c40 <_printf_i+0x244>)
 8006b6c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	680e      	ldr	r6, [r1, #0]
 8006b74:	061f      	lsls	r7, r3, #24
 8006b76:	f856 5b04 	ldr.w	r5, [r6], #4
 8006b7a:	600e      	str	r6, [r1, #0]
 8006b7c:	d514      	bpl.n	8006ba8 <_printf_i+0x1ac>
 8006b7e:	07d9      	lsls	r1, r3, #31
 8006b80:	bf44      	itt	mi
 8006b82:	f043 0320 	orrmi.w	r3, r3, #32
 8006b86:	6023      	strmi	r3, [r4, #0]
 8006b88:	b91d      	cbnz	r5, 8006b92 <_printf_i+0x196>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	f023 0320 	bic.w	r3, r3, #32
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	2310      	movs	r3, #16
 8006b94:	e7b0      	b.n	8006af8 <_printf_i+0xfc>
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	f043 0320 	orr.w	r3, r3, #32
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	2378      	movs	r3, #120	; 0x78
 8006ba0:	4828      	ldr	r0, [pc, #160]	; (8006c44 <_printf_i+0x248>)
 8006ba2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ba6:	e7e3      	b.n	8006b70 <_printf_i+0x174>
 8006ba8:	065e      	lsls	r6, r3, #25
 8006baa:	bf48      	it	mi
 8006bac:	b2ad      	uxthmi	r5, r5
 8006bae:	e7e6      	b.n	8006b7e <_printf_i+0x182>
 8006bb0:	4616      	mov	r6, r2
 8006bb2:	e7bb      	b.n	8006b2c <_printf_i+0x130>
 8006bb4:	680b      	ldr	r3, [r1, #0]
 8006bb6:	6826      	ldr	r6, [r4, #0]
 8006bb8:	6960      	ldr	r0, [r4, #20]
 8006bba:	1d1d      	adds	r5, r3, #4
 8006bbc:	600d      	str	r5, [r1, #0]
 8006bbe:	0635      	lsls	r5, r6, #24
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	d501      	bpl.n	8006bc8 <_printf_i+0x1cc>
 8006bc4:	6018      	str	r0, [r3, #0]
 8006bc6:	e002      	b.n	8006bce <_printf_i+0x1d2>
 8006bc8:	0671      	lsls	r1, r6, #25
 8006bca:	d5fb      	bpl.n	8006bc4 <_printf_i+0x1c8>
 8006bcc:	8018      	strh	r0, [r3, #0]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	6123      	str	r3, [r4, #16]
 8006bd2:	4616      	mov	r6, r2
 8006bd4:	e7ba      	b.n	8006b4c <_printf_i+0x150>
 8006bd6:	680b      	ldr	r3, [r1, #0]
 8006bd8:	1d1a      	adds	r2, r3, #4
 8006bda:	600a      	str	r2, [r1, #0]
 8006bdc:	681e      	ldr	r6, [r3, #0]
 8006bde:	6862      	ldr	r2, [r4, #4]
 8006be0:	2100      	movs	r1, #0
 8006be2:	4630      	mov	r0, r6
 8006be4:	f7f9 fafc 	bl	80001e0 <memchr>
 8006be8:	b108      	cbz	r0, 8006bee <_printf_i+0x1f2>
 8006bea:	1b80      	subs	r0, r0, r6
 8006bec:	6060      	str	r0, [r4, #4]
 8006bee:	6863      	ldr	r3, [r4, #4]
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bf8:	e7a8      	b.n	8006b4c <_printf_i+0x150>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	4632      	mov	r2, r6
 8006bfe:	4649      	mov	r1, r9
 8006c00:	4640      	mov	r0, r8
 8006c02:	47d0      	blx	sl
 8006c04:	3001      	adds	r0, #1
 8006c06:	d0ab      	beq.n	8006b60 <_printf_i+0x164>
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	079b      	lsls	r3, r3, #30
 8006c0c:	d413      	bmi.n	8006c36 <_printf_i+0x23a>
 8006c0e:	68e0      	ldr	r0, [r4, #12]
 8006c10:	9b03      	ldr	r3, [sp, #12]
 8006c12:	4298      	cmp	r0, r3
 8006c14:	bfb8      	it	lt
 8006c16:	4618      	movlt	r0, r3
 8006c18:	e7a4      	b.n	8006b64 <_printf_i+0x168>
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	4632      	mov	r2, r6
 8006c1e:	4649      	mov	r1, r9
 8006c20:	4640      	mov	r0, r8
 8006c22:	47d0      	blx	sl
 8006c24:	3001      	adds	r0, #1
 8006c26:	d09b      	beq.n	8006b60 <_printf_i+0x164>
 8006c28:	3501      	adds	r5, #1
 8006c2a:	68e3      	ldr	r3, [r4, #12]
 8006c2c:	9903      	ldr	r1, [sp, #12]
 8006c2e:	1a5b      	subs	r3, r3, r1
 8006c30:	42ab      	cmp	r3, r5
 8006c32:	dcf2      	bgt.n	8006c1a <_printf_i+0x21e>
 8006c34:	e7eb      	b.n	8006c0e <_printf_i+0x212>
 8006c36:	2500      	movs	r5, #0
 8006c38:	f104 0619 	add.w	r6, r4, #25
 8006c3c:	e7f5      	b.n	8006c2a <_printf_i+0x22e>
 8006c3e:	bf00      	nop
 8006c40:	080075bf 	.word	0x080075bf
 8006c44:	080075d0 	.word	0x080075d0

08006c48 <_sbrk_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4d06      	ldr	r5, [pc, #24]	; (8006c64 <_sbrk_r+0x1c>)
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	4604      	mov	r4, r0
 8006c50:	4608      	mov	r0, r1
 8006c52:	602b      	str	r3, [r5, #0]
 8006c54:	f7fc f9cc 	bl	8002ff0 <_sbrk>
 8006c58:	1c43      	adds	r3, r0, #1
 8006c5a:	d102      	bne.n	8006c62 <_sbrk_r+0x1a>
 8006c5c:	682b      	ldr	r3, [r5, #0]
 8006c5e:	b103      	cbz	r3, 8006c62 <_sbrk_r+0x1a>
 8006c60:	6023      	str	r3, [r4, #0]
 8006c62:	bd38      	pop	{r3, r4, r5, pc}
 8006c64:	20000250 	.word	0x20000250

08006c68 <__swbuf_r>:
 8006c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c6a:	460e      	mov	r6, r1
 8006c6c:	4614      	mov	r4, r2
 8006c6e:	4605      	mov	r5, r0
 8006c70:	b118      	cbz	r0, 8006c7a <__swbuf_r+0x12>
 8006c72:	6983      	ldr	r3, [r0, #24]
 8006c74:	b90b      	cbnz	r3, 8006c7a <__swbuf_r+0x12>
 8006c76:	f000 f9d9 	bl	800702c <__sinit>
 8006c7a:	4b21      	ldr	r3, [pc, #132]	; (8006d00 <__swbuf_r+0x98>)
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	d12b      	bne.n	8006cd8 <__swbuf_r+0x70>
 8006c80:	686c      	ldr	r4, [r5, #4]
 8006c82:	69a3      	ldr	r3, [r4, #24]
 8006c84:	60a3      	str	r3, [r4, #8]
 8006c86:	89a3      	ldrh	r3, [r4, #12]
 8006c88:	071a      	lsls	r2, r3, #28
 8006c8a:	d52f      	bpl.n	8006cec <__swbuf_r+0x84>
 8006c8c:	6923      	ldr	r3, [r4, #16]
 8006c8e:	b36b      	cbz	r3, 8006cec <__swbuf_r+0x84>
 8006c90:	6923      	ldr	r3, [r4, #16]
 8006c92:	6820      	ldr	r0, [r4, #0]
 8006c94:	1ac0      	subs	r0, r0, r3
 8006c96:	6963      	ldr	r3, [r4, #20]
 8006c98:	b2f6      	uxtb	r6, r6
 8006c9a:	4283      	cmp	r3, r0
 8006c9c:	4637      	mov	r7, r6
 8006c9e:	dc04      	bgt.n	8006caa <__swbuf_r+0x42>
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	f000 f92e 	bl	8006f04 <_fflush_r>
 8006ca8:	bb30      	cbnz	r0, 8006cf8 <__swbuf_r+0x90>
 8006caa:	68a3      	ldr	r3, [r4, #8]
 8006cac:	3b01      	subs	r3, #1
 8006cae:	60a3      	str	r3, [r4, #8]
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	1c5a      	adds	r2, r3, #1
 8006cb4:	6022      	str	r2, [r4, #0]
 8006cb6:	701e      	strb	r6, [r3, #0]
 8006cb8:	6963      	ldr	r3, [r4, #20]
 8006cba:	3001      	adds	r0, #1
 8006cbc:	4283      	cmp	r3, r0
 8006cbe:	d004      	beq.n	8006cca <__swbuf_r+0x62>
 8006cc0:	89a3      	ldrh	r3, [r4, #12]
 8006cc2:	07db      	lsls	r3, r3, #31
 8006cc4:	d506      	bpl.n	8006cd4 <__swbuf_r+0x6c>
 8006cc6:	2e0a      	cmp	r6, #10
 8006cc8:	d104      	bne.n	8006cd4 <__swbuf_r+0x6c>
 8006cca:	4621      	mov	r1, r4
 8006ccc:	4628      	mov	r0, r5
 8006cce:	f000 f919 	bl	8006f04 <_fflush_r>
 8006cd2:	b988      	cbnz	r0, 8006cf8 <__swbuf_r+0x90>
 8006cd4:	4638      	mov	r0, r7
 8006cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cd8:	4b0a      	ldr	r3, [pc, #40]	; (8006d04 <__swbuf_r+0x9c>)
 8006cda:	429c      	cmp	r4, r3
 8006cdc:	d101      	bne.n	8006ce2 <__swbuf_r+0x7a>
 8006cde:	68ac      	ldr	r4, [r5, #8]
 8006ce0:	e7cf      	b.n	8006c82 <__swbuf_r+0x1a>
 8006ce2:	4b09      	ldr	r3, [pc, #36]	; (8006d08 <__swbuf_r+0xa0>)
 8006ce4:	429c      	cmp	r4, r3
 8006ce6:	bf08      	it	eq
 8006ce8:	68ec      	ldreq	r4, [r5, #12]
 8006cea:	e7ca      	b.n	8006c82 <__swbuf_r+0x1a>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 f80c 	bl	8006d0c <__swsetup_r>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	d0cb      	beq.n	8006c90 <__swbuf_r+0x28>
 8006cf8:	f04f 37ff 	mov.w	r7, #4294967295
 8006cfc:	e7ea      	b.n	8006cd4 <__swbuf_r+0x6c>
 8006cfe:	bf00      	nop
 8006d00:	08007604 	.word	0x08007604
 8006d04:	08007624 	.word	0x08007624
 8006d08:	080075e4 	.word	0x080075e4

08006d0c <__swsetup_r>:
 8006d0c:	4b32      	ldr	r3, [pc, #200]	; (8006dd8 <__swsetup_r+0xcc>)
 8006d0e:	b570      	push	{r4, r5, r6, lr}
 8006d10:	681d      	ldr	r5, [r3, #0]
 8006d12:	4606      	mov	r6, r0
 8006d14:	460c      	mov	r4, r1
 8006d16:	b125      	cbz	r5, 8006d22 <__swsetup_r+0x16>
 8006d18:	69ab      	ldr	r3, [r5, #24]
 8006d1a:	b913      	cbnz	r3, 8006d22 <__swsetup_r+0x16>
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	f000 f985 	bl	800702c <__sinit>
 8006d22:	4b2e      	ldr	r3, [pc, #184]	; (8006ddc <__swsetup_r+0xd0>)
 8006d24:	429c      	cmp	r4, r3
 8006d26:	d10f      	bne.n	8006d48 <__swsetup_r+0x3c>
 8006d28:	686c      	ldr	r4, [r5, #4]
 8006d2a:	89a3      	ldrh	r3, [r4, #12]
 8006d2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d30:	0719      	lsls	r1, r3, #28
 8006d32:	d42c      	bmi.n	8006d8e <__swsetup_r+0x82>
 8006d34:	06dd      	lsls	r5, r3, #27
 8006d36:	d411      	bmi.n	8006d5c <__swsetup_r+0x50>
 8006d38:	2309      	movs	r3, #9
 8006d3a:	6033      	str	r3, [r6, #0]
 8006d3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d40:	81a3      	strh	r3, [r4, #12]
 8006d42:	f04f 30ff 	mov.w	r0, #4294967295
 8006d46:	e03e      	b.n	8006dc6 <__swsetup_r+0xba>
 8006d48:	4b25      	ldr	r3, [pc, #148]	; (8006de0 <__swsetup_r+0xd4>)
 8006d4a:	429c      	cmp	r4, r3
 8006d4c:	d101      	bne.n	8006d52 <__swsetup_r+0x46>
 8006d4e:	68ac      	ldr	r4, [r5, #8]
 8006d50:	e7eb      	b.n	8006d2a <__swsetup_r+0x1e>
 8006d52:	4b24      	ldr	r3, [pc, #144]	; (8006de4 <__swsetup_r+0xd8>)
 8006d54:	429c      	cmp	r4, r3
 8006d56:	bf08      	it	eq
 8006d58:	68ec      	ldreq	r4, [r5, #12]
 8006d5a:	e7e6      	b.n	8006d2a <__swsetup_r+0x1e>
 8006d5c:	0758      	lsls	r0, r3, #29
 8006d5e:	d512      	bpl.n	8006d86 <__swsetup_r+0x7a>
 8006d60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d62:	b141      	cbz	r1, 8006d76 <__swsetup_r+0x6a>
 8006d64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d68:	4299      	cmp	r1, r3
 8006d6a:	d002      	beq.n	8006d72 <__swsetup_r+0x66>
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	f7ff fbd3 	bl	8006518 <_free_r>
 8006d72:	2300      	movs	r3, #0
 8006d74:	6363      	str	r3, [r4, #52]	; 0x34
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d7c:	81a3      	strh	r3, [r4, #12]
 8006d7e:	2300      	movs	r3, #0
 8006d80:	6063      	str	r3, [r4, #4]
 8006d82:	6923      	ldr	r3, [r4, #16]
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	89a3      	ldrh	r3, [r4, #12]
 8006d88:	f043 0308 	orr.w	r3, r3, #8
 8006d8c:	81a3      	strh	r3, [r4, #12]
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	b94b      	cbnz	r3, 8006da6 <__swsetup_r+0x9a>
 8006d92:	89a3      	ldrh	r3, [r4, #12]
 8006d94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d9c:	d003      	beq.n	8006da6 <__swsetup_r+0x9a>
 8006d9e:	4621      	mov	r1, r4
 8006da0:	4630      	mov	r0, r6
 8006da2:	f000 fa07 	bl	80071b4 <__smakebuf_r>
 8006da6:	89a0      	ldrh	r0, [r4, #12]
 8006da8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dac:	f010 0301 	ands.w	r3, r0, #1
 8006db0:	d00a      	beq.n	8006dc8 <__swsetup_r+0xbc>
 8006db2:	2300      	movs	r3, #0
 8006db4:	60a3      	str	r3, [r4, #8]
 8006db6:	6963      	ldr	r3, [r4, #20]
 8006db8:	425b      	negs	r3, r3
 8006dba:	61a3      	str	r3, [r4, #24]
 8006dbc:	6923      	ldr	r3, [r4, #16]
 8006dbe:	b943      	cbnz	r3, 8006dd2 <__swsetup_r+0xc6>
 8006dc0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006dc4:	d1ba      	bne.n	8006d3c <__swsetup_r+0x30>
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	0781      	lsls	r1, r0, #30
 8006dca:	bf58      	it	pl
 8006dcc:	6963      	ldrpl	r3, [r4, #20]
 8006dce:	60a3      	str	r3, [r4, #8]
 8006dd0:	e7f4      	b.n	8006dbc <__swsetup_r+0xb0>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	e7f7      	b.n	8006dc6 <__swsetup_r+0xba>
 8006dd6:	bf00      	nop
 8006dd8:	20000010 	.word	0x20000010
 8006ddc:	08007604 	.word	0x08007604
 8006de0:	08007624 	.word	0x08007624
 8006de4:	080075e4 	.word	0x080075e4

08006de8 <abort>:
 8006de8:	b508      	push	{r3, lr}
 8006dea:	2006      	movs	r0, #6
 8006dec:	f000 fa56 	bl	800729c <raise>
 8006df0:	2001      	movs	r0, #1
 8006df2:	f7fc f885 	bl	8002f00 <_exit>
	...

08006df8 <__sflush_r>:
 8006df8:	898a      	ldrh	r2, [r1, #12]
 8006dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfe:	4605      	mov	r5, r0
 8006e00:	0710      	lsls	r0, r2, #28
 8006e02:	460c      	mov	r4, r1
 8006e04:	d458      	bmi.n	8006eb8 <__sflush_r+0xc0>
 8006e06:	684b      	ldr	r3, [r1, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	dc05      	bgt.n	8006e18 <__sflush_r+0x20>
 8006e0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	dc02      	bgt.n	8006e18 <__sflush_r+0x20>
 8006e12:	2000      	movs	r0, #0
 8006e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e1a:	2e00      	cmp	r6, #0
 8006e1c:	d0f9      	beq.n	8006e12 <__sflush_r+0x1a>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e24:	682f      	ldr	r7, [r5, #0]
 8006e26:	602b      	str	r3, [r5, #0]
 8006e28:	d032      	beq.n	8006e90 <__sflush_r+0x98>
 8006e2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	075a      	lsls	r2, r3, #29
 8006e30:	d505      	bpl.n	8006e3e <__sflush_r+0x46>
 8006e32:	6863      	ldr	r3, [r4, #4]
 8006e34:	1ac0      	subs	r0, r0, r3
 8006e36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e38:	b10b      	cbz	r3, 8006e3e <__sflush_r+0x46>
 8006e3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e3c:	1ac0      	subs	r0, r0, r3
 8006e3e:	2300      	movs	r3, #0
 8006e40:	4602      	mov	r2, r0
 8006e42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e44:	6a21      	ldr	r1, [r4, #32]
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b0      	blx	r6
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	d106      	bne.n	8006e5e <__sflush_r+0x66>
 8006e50:	6829      	ldr	r1, [r5, #0]
 8006e52:	291d      	cmp	r1, #29
 8006e54:	d82c      	bhi.n	8006eb0 <__sflush_r+0xb8>
 8006e56:	4a2a      	ldr	r2, [pc, #168]	; (8006f00 <__sflush_r+0x108>)
 8006e58:	40ca      	lsrs	r2, r1
 8006e5a:	07d6      	lsls	r6, r2, #31
 8006e5c:	d528      	bpl.n	8006eb0 <__sflush_r+0xb8>
 8006e5e:	2200      	movs	r2, #0
 8006e60:	6062      	str	r2, [r4, #4]
 8006e62:	04d9      	lsls	r1, r3, #19
 8006e64:	6922      	ldr	r2, [r4, #16]
 8006e66:	6022      	str	r2, [r4, #0]
 8006e68:	d504      	bpl.n	8006e74 <__sflush_r+0x7c>
 8006e6a:	1c42      	adds	r2, r0, #1
 8006e6c:	d101      	bne.n	8006e72 <__sflush_r+0x7a>
 8006e6e:	682b      	ldr	r3, [r5, #0]
 8006e70:	b903      	cbnz	r3, 8006e74 <__sflush_r+0x7c>
 8006e72:	6560      	str	r0, [r4, #84]	; 0x54
 8006e74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e76:	602f      	str	r7, [r5, #0]
 8006e78:	2900      	cmp	r1, #0
 8006e7a:	d0ca      	beq.n	8006e12 <__sflush_r+0x1a>
 8006e7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e80:	4299      	cmp	r1, r3
 8006e82:	d002      	beq.n	8006e8a <__sflush_r+0x92>
 8006e84:	4628      	mov	r0, r5
 8006e86:	f7ff fb47 	bl	8006518 <_free_r>
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	6360      	str	r0, [r4, #52]	; 0x34
 8006e8e:	e7c1      	b.n	8006e14 <__sflush_r+0x1c>
 8006e90:	6a21      	ldr	r1, [r4, #32]
 8006e92:	2301      	movs	r3, #1
 8006e94:	4628      	mov	r0, r5
 8006e96:	47b0      	blx	r6
 8006e98:	1c41      	adds	r1, r0, #1
 8006e9a:	d1c7      	bne.n	8006e2c <__sflush_r+0x34>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d0c4      	beq.n	8006e2c <__sflush_r+0x34>
 8006ea2:	2b1d      	cmp	r3, #29
 8006ea4:	d001      	beq.n	8006eaa <__sflush_r+0xb2>
 8006ea6:	2b16      	cmp	r3, #22
 8006ea8:	d101      	bne.n	8006eae <__sflush_r+0xb6>
 8006eaa:	602f      	str	r7, [r5, #0]
 8006eac:	e7b1      	b.n	8006e12 <__sflush_r+0x1a>
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eb4:	81a3      	strh	r3, [r4, #12]
 8006eb6:	e7ad      	b.n	8006e14 <__sflush_r+0x1c>
 8006eb8:	690f      	ldr	r7, [r1, #16]
 8006eba:	2f00      	cmp	r7, #0
 8006ebc:	d0a9      	beq.n	8006e12 <__sflush_r+0x1a>
 8006ebe:	0793      	lsls	r3, r2, #30
 8006ec0:	680e      	ldr	r6, [r1, #0]
 8006ec2:	bf08      	it	eq
 8006ec4:	694b      	ldreq	r3, [r1, #20]
 8006ec6:	600f      	str	r7, [r1, #0]
 8006ec8:	bf18      	it	ne
 8006eca:	2300      	movne	r3, #0
 8006ecc:	eba6 0807 	sub.w	r8, r6, r7
 8006ed0:	608b      	str	r3, [r1, #8]
 8006ed2:	f1b8 0f00 	cmp.w	r8, #0
 8006ed6:	dd9c      	ble.n	8006e12 <__sflush_r+0x1a>
 8006ed8:	6a21      	ldr	r1, [r4, #32]
 8006eda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006edc:	4643      	mov	r3, r8
 8006ede:	463a      	mov	r2, r7
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	47b0      	blx	r6
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	dc06      	bgt.n	8006ef6 <__sflush_r+0xfe>
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eee:	81a3      	strh	r3, [r4, #12]
 8006ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef4:	e78e      	b.n	8006e14 <__sflush_r+0x1c>
 8006ef6:	4407      	add	r7, r0
 8006ef8:	eba8 0800 	sub.w	r8, r8, r0
 8006efc:	e7e9      	b.n	8006ed2 <__sflush_r+0xda>
 8006efe:	bf00      	nop
 8006f00:	20400001 	.word	0x20400001

08006f04 <_fflush_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	690b      	ldr	r3, [r1, #16]
 8006f08:	4605      	mov	r5, r0
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	b913      	cbnz	r3, 8006f14 <_fflush_r+0x10>
 8006f0e:	2500      	movs	r5, #0
 8006f10:	4628      	mov	r0, r5
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	b118      	cbz	r0, 8006f1e <_fflush_r+0x1a>
 8006f16:	6983      	ldr	r3, [r0, #24]
 8006f18:	b90b      	cbnz	r3, 8006f1e <_fflush_r+0x1a>
 8006f1a:	f000 f887 	bl	800702c <__sinit>
 8006f1e:	4b14      	ldr	r3, [pc, #80]	; (8006f70 <_fflush_r+0x6c>)
 8006f20:	429c      	cmp	r4, r3
 8006f22:	d11b      	bne.n	8006f5c <_fflush_r+0x58>
 8006f24:	686c      	ldr	r4, [r5, #4]
 8006f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0ef      	beq.n	8006f0e <_fflush_r+0xa>
 8006f2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f30:	07d0      	lsls	r0, r2, #31
 8006f32:	d404      	bmi.n	8006f3e <_fflush_r+0x3a>
 8006f34:	0599      	lsls	r1, r3, #22
 8006f36:	d402      	bmi.n	8006f3e <_fflush_r+0x3a>
 8006f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f3a:	f000 f915 	bl	8007168 <__retarget_lock_acquire_recursive>
 8006f3e:	4628      	mov	r0, r5
 8006f40:	4621      	mov	r1, r4
 8006f42:	f7ff ff59 	bl	8006df8 <__sflush_r>
 8006f46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f48:	07da      	lsls	r2, r3, #31
 8006f4a:	4605      	mov	r5, r0
 8006f4c:	d4e0      	bmi.n	8006f10 <_fflush_r+0xc>
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	059b      	lsls	r3, r3, #22
 8006f52:	d4dd      	bmi.n	8006f10 <_fflush_r+0xc>
 8006f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f56:	f000 f908 	bl	800716a <__retarget_lock_release_recursive>
 8006f5a:	e7d9      	b.n	8006f10 <_fflush_r+0xc>
 8006f5c:	4b05      	ldr	r3, [pc, #20]	; (8006f74 <_fflush_r+0x70>)
 8006f5e:	429c      	cmp	r4, r3
 8006f60:	d101      	bne.n	8006f66 <_fflush_r+0x62>
 8006f62:	68ac      	ldr	r4, [r5, #8]
 8006f64:	e7df      	b.n	8006f26 <_fflush_r+0x22>
 8006f66:	4b04      	ldr	r3, [pc, #16]	; (8006f78 <_fflush_r+0x74>)
 8006f68:	429c      	cmp	r4, r3
 8006f6a:	bf08      	it	eq
 8006f6c:	68ec      	ldreq	r4, [r5, #12]
 8006f6e:	e7da      	b.n	8006f26 <_fflush_r+0x22>
 8006f70:	08007604 	.word	0x08007604
 8006f74:	08007624 	.word	0x08007624
 8006f78:	080075e4 	.word	0x080075e4

08006f7c <std>:
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	b510      	push	{r4, lr}
 8006f80:	4604      	mov	r4, r0
 8006f82:	e9c0 3300 	strd	r3, r3, [r0]
 8006f86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f8a:	6083      	str	r3, [r0, #8]
 8006f8c:	8181      	strh	r1, [r0, #12]
 8006f8e:	6643      	str	r3, [r0, #100]	; 0x64
 8006f90:	81c2      	strh	r2, [r0, #14]
 8006f92:	6183      	str	r3, [r0, #24]
 8006f94:	4619      	mov	r1, r3
 8006f96:	2208      	movs	r2, #8
 8006f98:	305c      	adds	r0, #92	; 0x5c
 8006f9a:	f7ff fa0f 	bl	80063bc <memset>
 8006f9e:	4b05      	ldr	r3, [pc, #20]	; (8006fb4 <std+0x38>)
 8006fa0:	6263      	str	r3, [r4, #36]	; 0x24
 8006fa2:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <std+0x3c>)
 8006fa4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <std+0x40>)
 8006fa8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006faa:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <std+0x44>)
 8006fac:	6224      	str	r4, [r4, #32]
 8006fae:	6323      	str	r3, [r4, #48]	; 0x30
 8006fb0:	bd10      	pop	{r4, pc}
 8006fb2:	bf00      	nop
 8006fb4:	080072d5 	.word	0x080072d5
 8006fb8:	080072f7 	.word	0x080072f7
 8006fbc:	0800732f 	.word	0x0800732f
 8006fc0:	08007353 	.word	0x08007353

08006fc4 <_cleanup_r>:
 8006fc4:	4901      	ldr	r1, [pc, #4]	; (8006fcc <_cleanup_r+0x8>)
 8006fc6:	f000 b8af 	b.w	8007128 <_fwalk_reent>
 8006fca:	bf00      	nop
 8006fcc:	08006f05 	.word	0x08006f05

08006fd0 <__sfmoreglue>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	1e4a      	subs	r2, r1, #1
 8006fd4:	2568      	movs	r5, #104	; 0x68
 8006fd6:	4355      	muls	r5, r2
 8006fd8:	460e      	mov	r6, r1
 8006fda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006fde:	f7ff faeb 	bl	80065b8 <_malloc_r>
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	b140      	cbz	r0, 8006ff8 <__sfmoreglue+0x28>
 8006fe6:	2100      	movs	r1, #0
 8006fe8:	e9c0 1600 	strd	r1, r6, [r0]
 8006fec:	300c      	adds	r0, #12
 8006fee:	60a0      	str	r0, [r4, #8]
 8006ff0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006ff4:	f7ff f9e2 	bl	80063bc <memset>
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}

08006ffc <__sfp_lock_acquire>:
 8006ffc:	4801      	ldr	r0, [pc, #4]	; (8007004 <__sfp_lock_acquire+0x8>)
 8006ffe:	f000 b8b3 	b.w	8007168 <__retarget_lock_acquire_recursive>
 8007002:	bf00      	nop
 8007004:	2000024c 	.word	0x2000024c

08007008 <__sfp_lock_release>:
 8007008:	4801      	ldr	r0, [pc, #4]	; (8007010 <__sfp_lock_release+0x8>)
 800700a:	f000 b8ae 	b.w	800716a <__retarget_lock_release_recursive>
 800700e:	bf00      	nop
 8007010:	2000024c 	.word	0x2000024c

08007014 <__sinit_lock_acquire>:
 8007014:	4801      	ldr	r0, [pc, #4]	; (800701c <__sinit_lock_acquire+0x8>)
 8007016:	f000 b8a7 	b.w	8007168 <__retarget_lock_acquire_recursive>
 800701a:	bf00      	nop
 800701c:	20000247 	.word	0x20000247

08007020 <__sinit_lock_release>:
 8007020:	4801      	ldr	r0, [pc, #4]	; (8007028 <__sinit_lock_release+0x8>)
 8007022:	f000 b8a2 	b.w	800716a <__retarget_lock_release_recursive>
 8007026:	bf00      	nop
 8007028:	20000247 	.word	0x20000247

0800702c <__sinit>:
 800702c:	b510      	push	{r4, lr}
 800702e:	4604      	mov	r4, r0
 8007030:	f7ff fff0 	bl	8007014 <__sinit_lock_acquire>
 8007034:	69a3      	ldr	r3, [r4, #24]
 8007036:	b11b      	cbz	r3, 8007040 <__sinit+0x14>
 8007038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800703c:	f7ff bff0 	b.w	8007020 <__sinit_lock_release>
 8007040:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007044:	6523      	str	r3, [r4, #80]	; 0x50
 8007046:	4b13      	ldr	r3, [pc, #76]	; (8007094 <__sinit+0x68>)
 8007048:	4a13      	ldr	r2, [pc, #76]	; (8007098 <__sinit+0x6c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	62a2      	str	r2, [r4, #40]	; 0x28
 800704e:	42a3      	cmp	r3, r4
 8007050:	bf04      	itt	eq
 8007052:	2301      	moveq	r3, #1
 8007054:	61a3      	streq	r3, [r4, #24]
 8007056:	4620      	mov	r0, r4
 8007058:	f000 f820 	bl	800709c <__sfp>
 800705c:	6060      	str	r0, [r4, #4]
 800705e:	4620      	mov	r0, r4
 8007060:	f000 f81c 	bl	800709c <__sfp>
 8007064:	60a0      	str	r0, [r4, #8]
 8007066:	4620      	mov	r0, r4
 8007068:	f000 f818 	bl	800709c <__sfp>
 800706c:	2200      	movs	r2, #0
 800706e:	60e0      	str	r0, [r4, #12]
 8007070:	2104      	movs	r1, #4
 8007072:	6860      	ldr	r0, [r4, #4]
 8007074:	f7ff ff82 	bl	8006f7c <std>
 8007078:	68a0      	ldr	r0, [r4, #8]
 800707a:	2201      	movs	r2, #1
 800707c:	2109      	movs	r1, #9
 800707e:	f7ff ff7d 	bl	8006f7c <std>
 8007082:	68e0      	ldr	r0, [r4, #12]
 8007084:	2202      	movs	r2, #2
 8007086:	2112      	movs	r1, #18
 8007088:	f7ff ff78 	bl	8006f7c <std>
 800708c:	2301      	movs	r3, #1
 800708e:	61a3      	str	r3, [r4, #24]
 8007090:	e7d2      	b.n	8007038 <__sinit+0xc>
 8007092:	bf00      	nop
 8007094:	080074f8 	.word	0x080074f8
 8007098:	08006fc5 	.word	0x08006fc5

0800709c <__sfp>:
 800709c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800709e:	4607      	mov	r7, r0
 80070a0:	f7ff ffac 	bl	8006ffc <__sfp_lock_acquire>
 80070a4:	4b1e      	ldr	r3, [pc, #120]	; (8007120 <__sfp+0x84>)
 80070a6:	681e      	ldr	r6, [r3, #0]
 80070a8:	69b3      	ldr	r3, [r6, #24]
 80070aa:	b913      	cbnz	r3, 80070b2 <__sfp+0x16>
 80070ac:	4630      	mov	r0, r6
 80070ae:	f7ff ffbd 	bl	800702c <__sinit>
 80070b2:	3648      	adds	r6, #72	; 0x48
 80070b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	d503      	bpl.n	80070c4 <__sfp+0x28>
 80070bc:	6833      	ldr	r3, [r6, #0]
 80070be:	b30b      	cbz	r3, 8007104 <__sfp+0x68>
 80070c0:	6836      	ldr	r6, [r6, #0]
 80070c2:	e7f7      	b.n	80070b4 <__sfp+0x18>
 80070c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070c8:	b9d5      	cbnz	r5, 8007100 <__sfp+0x64>
 80070ca:	4b16      	ldr	r3, [pc, #88]	; (8007124 <__sfp+0x88>)
 80070cc:	60e3      	str	r3, [r4, #12]
 80070ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80070d2:	6665      	str	r5, [r4, #100]	; 0x64
 80070d4:	f000 f847 	bl	8007166 <__retarget_lock_init_recursive>
 80070d8:	f7ff ff96 	bl	8007008 <__sfp_lock_release>
 80070dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80070e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80070e4:	6025      	str	r5, [r4, #0]
 80070e6:	61a5      	str	r5, [r4, #24]
 80070e8:	2208      	movs	r2, #8
 80070ea:	4629      	mov	r1, r5
 80070ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80070f0:	f7ff f964 	bl	80063bc <memset>
 80070f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80070f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80070fc:	4620      	mov	r0, r4
 80070fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007100:	3468      	adds	r4, #104	; 0x68
 8007102:	e7d9      	b.n	80070b8 <__sfp+0x1c>
 8007104:	2104      	movs	r1, #4
 8007106:	4638      	mov	r0, r7
 8007108:	f7ff ff62 	bl	8006fd0 <__sfmoreglue>
 800710c:	4604      	mov	r4, r0
 800710e:	6030      	str	r0, [r6, #0]
 8007110:	2800      	cmp	r0, #0
 8007112:	d1d5      	bne.n	80070c0 <__sfp+0x24>
 8007114:	f7ff ff78 	bl	8007008 <__sfp_lock_release>
 8007118:	230c      	movs	r3, #12
 800711a:	603b      	str	r3, [r7, #0]
 800711c:	e7ee      	b.n	80070fc <__sfp+0x60>
 800711e:	bf00      	nop
 8007120:	080074f8 	.word	0x080074f8
 8007124:	ffff0001 	.word	0xffff0001

08007128 <_fwalk_reent>:
 8007128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800712c:	4606      	mov	r6, r0
 800712e:	4688      	mov	r8, r1
 8007130:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007134:	2700      	movs	r7, #0
 8007136:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800713a:	f1b9 0901 	subs.w	r9, r9, #1
 800713e:	d505      	bpl.n	800714c <_fwalk_reent+0x24>
 8007140:	6824      	ldr	r4, [r4, #0]
 8007142:	2c00      	cmp	r4, #0
 8007144:	d1f7      	bne.n	8007136 <_fwalk_reent+0xe>
 8007146:	4638      	mov	r0, r7
 8007148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800714c:	89ab      	ldrh	r3, [r5, #12]
 800714e:	2b01      	cmp	r3, #1
 8007150:	d907      	bls.n	8007162 <_fwalk_reent+0x3a>
 8007152:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007156:	3301      	adds	r3, #1
 8007158:	d003      	beq.n	8007162 <_fwalk_reent+0x3a>
 800715a:	4629      	mov	r1, r5
 800715c:	4630      	mov	r0, r6
 800715e:	47c0      	blx	r8
 8007160:	4307      	orrs	r7, r0
 8007162:	3568      	adds	r5, #104	; 0x68
 8007164:	e7e9      	b.n	800713a <_fwalk_reent+0x12>

08007166 <__retarget_lock_init_recursive>:
 8007166:	4770      	bx	lr

08007168 <__retarget_lock_acquire_recursive>:
 8007168:	4770      	bx	lr

0800716a <__retarget_lock_release_recursive>:
 800716a:	4770      	bx	lr

0800716c <__swhatbuf_r>:
 800716c:	b570      	push	{r4, r5, r6, lr}
 800716e:	460e      	mov	r6, r1
 8007170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007174:	2900      	cmp	r1, #0
 8007176:	b096      	sub	sp, #88	; 0x58
 8007178:	4614      	mov	r4, r2
 800717a:	461d      	mov	r5, r3
 800717c:	da07      	bge.n	800718e <__swhatbuf_r+0x22>
 800717e:	2300      	movs	r3, #0
 8007180:	602b      	str	r3, [r5, #0]
 8007182:	89b3      	ldrh	r3, [r6, #12]
 8007184:	061a      	lsls	r2, r3, #24
 8007186:	d410      	bmi.n	80071aa <__swhatbuf_r+0x3e>
 8007188:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800718c:	e00e      	b.n	80071ac <__swhatbuf_r+0x40>
 800718e:	466a      	mov	r2, sp
 8007190:	f000 f906 	bl	80073a0 <_fstat_r>
 8007194:	2800      	cmp	r0, #0
 8007196:	dbf2      	blt.n	800717e <__swhatbuf_r+0x12>
 8007198:	9a01      	ldr	r2, [sp, #4]
 800719a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800719e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071a2:	425a      	negs	r2, r3
 80071a4:	415a      	adcs	r2, r3
 80071a6:	602a      	str	r2, [r5, #0]
 80071a8:	e7ee      	b.n	8007188 <__swhatbuf_r+0x1c>
 80071aa:	2340      	movs	r3, #64	; 0x40
 80071ac:	2000      	movs	r0, #0
 80071ae:	6023      	str	r3, [r4, #0]
 80071b0:	b016      	add	sp, #88	; 0x58
 80071b2:	bd70      	pop	{r4, r5, r6, pc}

080071b4 <__smakebuf_r>:
 80071b4:	898b      	ldrh	r3, [r1, #12]
 80071b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071b8:	079d      	lsls	r5, r3, #30
 80071ba:	4606      	mov	r6, r0
 80071bc:	460c      	mov	r4, r1
 80071be:	d507      	bpl.n	80071d0 <__smakebuf_r+0x1c>
 80071c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	6123      	str	r3, [r4, #16]
 80071c8:	2301      	movs	r3, #1
 80071ca:	6163      	str	r3, [r4, #20]
 80071cc:	b002      	add	sp, #8
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
 80071d0:	ab01      	add	r3, sp, #4
 80071d2:	466a      	mov	r2, sp
 80071d4:	f7ff ffca 	bl	800716c <__swhatbuf_r>
 80071d8:	9900      	ldr	r1, [sp, #0]
 80071da:	4605      	mov	r5, r0
 80071dc:	4630      	mov	r0, r6
 80071de:	f7ff f9eb 	bl	80065b8 <_malloc_r>
 80071e2:	b948      	cbnz	r0, 80071f8 <__smakebuf_r+0x44>
 80071e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071e8:	059a      	lsls	r2, r3, #22
 80071ea:	d4ef      	bmi.n	80071cc <__smakebuf_r+0x18>
 80071ec:	f023 0303 	bic.w	r3, r3, #3
 80071f0:	f043 0302 	orr.w	r3, r3, #2
 80071f4:	81a3      	strh	r3, [r4, #12]
 80071f6:	e7e3      	b.n	80071c0 <__smakebuf_r+0xc>
 80071f8:	4b0d      	ldr	r3, [pc, #52]	; (8007230 <__smakebuf_r+0x7c>)
 80071fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	6020      	str	r0, [r4, #0]
 8007200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007204:	81a3      	strh	r3, [r4, #12]
 8007206:	9b00      	ldr	r3, [sp, #0]
 8007208:	6163      	str	r3, [r4, #20]
 800720a:	9b01      	ldr	r3, [sp, #4]
 800720c:	6120      	str	r0, [r4, #16]
 800720e:	b15b      	cbz	r3, 8007228 <__smakebuf_r+0x74>
 8007210:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007214:	4630      	mov	r0, r6
 8007216:	f000 f8d5 	bl	80073c4 <_isatty_r>
 800721a:	b128      	cbz	r0, 8007228 <__smakebuf_r+0x74>
 800721c:	89a3      	ldrh	r3, [r4, #12]
 800721e:	f023 0303 	bic.w	r3, r3, #3
 8007222:	f043 0301 	orr.w	r3, r3, #1
 8007226:	81a3      	strh	r3, [r4, #12]
 8007228:	89a0      	ldrh	r0, [r4, #12]
 800722a:	4305      	orrs	r5, r0
 800722c:	81a5      	strh	r5, [r4, #12]
 800722e:	e7cd      	b.n	80071cc <__smakebuf_r+0x18>
 8007230:	08006fc5 	.word	0x08006fc5

08007234 <__malloc_lock>:
 8007234:	4801      	ldr	r0, [pc, #4]	; (800723c <__malloc_lock+0x8>)
 8007236:	f7ff bf97 	b.w	8007168 <__retarget_lock_acquire_recursive>
 800723a:	bf00      	nop
 800723c:	20000248 	.word	0x20000248

08007240 <__malloc_unlock>:
 8007240:	4801      	ldr	r0, [pc, #4]	; (8007248 <__malloc_unlock+0x8>)
 8007242:	f7ff bf92 	b.w	800716a <__retarget_lock_release_recursive>
 8007246:	bf00      	nop
 8007248:	20000248 	.word	0x20000248

0800724c <_raise_r>:
 800724c:	291f      	cmp	r1, #31
 800724e:	b538      	push	{r3, r4, r5, lr}
 8007250:	4604      	mov	r4, r0
 8007252:	460d      	mov	r5, r1
 8007254:	d904      	bls.n	8007260 <_raise_r+0x14>
 8007256:	2316      	movs	r3, #22
 8007258:	6003      	str	r3, [r0, #0]
 800725a:	f04f 30ff 	mov.w	r0, #4294967295
 800725e:	bd38      	pop	{r3, r4, r5, pc}
 8007260:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007262:	b112      	cbz	r2, 800726a <_raise_r+0x1e>
 8007264:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007268:	b94b      	cbnz	r3, 800727e <_raise_r+0x32>
 800726a:	4620      	mov	r0, r4
 800726c:	f000 f830 	bl	80072d0 <_getpid_r>
 8007270:	462a      	mov	r2, r5
 8007272:	4601      	mov	r1, r0
 8007274:	4620      	mov	r0, r4
 8007276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800727a:	f000 b817 	b.w	80072ac <_kill_r>
 800727e:	2b01      	cmp	r3, #1
 8007280:	d00a      	beq.n	8007298 <_raise_r+0x4c>
 8007282:	1c59      	adds	r1, r3, #1
 8007284:	d103      	bne.n	800728e <_raise_r+0x42>
 8007286:	2316      	movs	r3, #22
 8007288:	6003      	str	r3, [r0, #0]
 800728a:	2001      	movs	r0, #1
 800728c:	e7e7      	b.n	800725e <_raise_r+0x12>
 800728e:	2400      	movs	r4, #0
 8007290:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007294:	4628      	mov	r0, r5
 8007296:	4798      	blx	r3
 8007298:	2000      	movs	r0, #0
 800729a:	e7e0      	b.n	800725e <_raise_r+0x12>

0800729c <raise>:
 800729c:	4b02      	ldr	r3, [pc, #8]	; (80072a8 <raise+0xc>)
 800729e:	4601      	mov	r1, r0
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	f7ff bfd3 	b.w	800724c <_raise_r>
 80072a6:	bf00      	nop
 80072a8:	20000010 	.word	0x20000010

080072ac <_kill_r>:
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4d07      	ldr	r5, [pc, #28]	; (80072cc <_kill_r+0x20>)
 80072b0:	2300      	movs	r3, #0
 80072b2:	4604      	mov	r4, r0
 80072b4:	4608      	mov	r0, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	602b      	str	r3, [r5, #0]
 80072ba:	f7fb fe11 	bl	8002ee0 <_kill>
 80072be:	1c43      	adds	r3, r0, #1
 80072c0:	d102      	bne.n	80072c8 <_kill_r+0x1c>
 80072c2:	682b      	ldr	r3, [r5, #0]
 80072c4:	b103      	cbz	r3, 80072c8 <_kill_r+0x1c>
 80072c6:	6023      	str	r3, [r4, #0]
 80072c8:	bd38      	pop	{r3, r4, r5, pc}
 80072ca:	bf00      	nop
 80072cc:	20000250 	.word	0x20000250

080072d0 <_getpid_r>:
 80072d0:	f7fb bdfe 	b.w	8002ed0 <_getpid>

080072d4 <__sread>:
 80072d4:	b510      	push	{r4, lr}
 80072d6:	460c      	mov	r4, r1
 80072d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072dc:	f000 f894 	bl	8007408 <_read_r>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	bfab      	itete	ge
 80072e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072e6:	89a3      	ldrhlt	r3, [r4, #12]
 80072e8:	181b      	addge	r3, r3, r0
 80072ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072ee:	bfac      	ite	ge
 80072f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80072f2:	81a3      	strhlt	r3, [r4, #12]
 80072f4:	bd10      	pop	{r4, pc}

080072f6 <__swrite>:
 80072f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072fa:	461f      	mov	r7, r3
 80072fc:	898b      	ldrh	r3, [r1, #12]
 80072fe:	05db      	lsls	r3, r3, #23
 8007300:	4605      	mov	r5, r0
 8007302:	460c      	mov	r4, r1
 8007304:	4616      	mov	r6, r2
 8007306:	d505      	bpl.n	8007314 <__swrite+0x1e>
 8007308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730c:	2302      	movs	r3, #2
 800730e:	2200      	movs	r2, #0
 8007310:	f000 f868 	bl	80073e4 <_lseek_r>
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800731a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	4632      	mov	r2, r6
 8007322:	463b      	mov	r3, r7
 8007324:	4628      	mov	r0, r5
 8007326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800732a:	f000 b817 	b.w	800735c <_write_r>

0800732e <__sseek>:
 800732e:	b510      	push	{r4, lr}
 8007330:	460c      	mov	r4, r1
 8007332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007336:	f000 f855 	bl	80073e4 <_lseek_r>
 800733a:	1c43      	adds	r3, r0, #1
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	bf15      	itete	ne
 8007340:	6560      	strne	r0, [r4, #84]	; 0x54
 8007342:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007346:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800734a:	81a3      	strheq	r3, [r4, #12]
 800734c:	bf18      	it	ne
 800734e:	81a3      	strhne	r3, [r4, #12]
 8007350:	bd10      	pop	{r4, pc}

08007352 <__sclose>:
 8007352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007356:	f000 b813 	b.w	8007380 <_close_r>
	...

0800735c <_write_r>:
 800735c:	b538      	push	{r3, r4, r5, lr}
 800735e:	4d07      	ldr	r5, [pc, #28]	; (800737c <_write_r+0x20>)
 8007360:	4604      	mov	r4, r0
 8007362:	4608      	mov	r0, r1
 8007364:	4611      	mov	r1, r2
 8007366:	2200      	movs	r2, #0
 8007368:	602a      	str	r2, [r5, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	f7fb fdef 	bl	8002f4e <_write>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d102      	bne.n	800737a <_write_r+0x1e>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b103      	cbz	r3, 800737a <_write_r+0x1e>
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	bd38      	pop	{r3, r4, r5, pc}
 800737c:	20000250 	.word	0x20000250

08007380 <_close_r>:
 8007380:	b538      	push	{r3, r4, r5, lr}
 8007382:	4d06      	ldr	r5, [pc, #24]	; (800739c <_close_r+0x1c>)
 8007384:	2300      	movs	r3, #0
 8007386:	4604      	mov	r4, r0
 8007388:	4608      	mov	r0, r1
 800738a:	602b      	str	r3, [r5, #0]
 800738c:	f7fb fdfb 	bl	8002f86 <_close>
 8007390:	1c43      	adds	r3, r0, #1
 8007392:	d102      	bne.n	800739a <_close_r+0x1a>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	b103      	cbz	r3, 800739a <_close_r+0x1a>
 8007398:	6023      	str	r3, [r4, #0]
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	20000250 	.word	0x20000250

080073a0 <_fstat_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4d07      	ldr	r5, [pc, #28]	; (80073c0 <_fstat_r+0x20>)
 80073a4:	2300      	movs	r3, #0
 80073a6:	4604      	mov	r4, r0
 80073a8:	4608      	mov	r0, r1
 80073aa:	4611      	mov	r1, r2
 80073ac:	602b      	str	r3, [r5, #0]
 80073ae:	f7fb fdf6 	bl	8002f9e <_fstat>
 80073b2:	1c43      	adds	r3, r0, #1
 80073b4:	d102      	bne.n	80073bc <_fstat_r+0x1c>
 80073b6:	682b      	ldr	r3, [r5, #0]
 80073b8:	b103      	cbz	r3, 80073bc <_fstat_r+0x1c>
 80073ba:	6023      	str	r3, [r4, #0]
 80073bc:	bd38      	pop	{r3, r4, r5, pc}
 80073be:	bf00      	nop
 80073c0:	20000250 	.word	0x20000250

080073c4 <_isatty_r>:
 80073c4:	b538      	push	{r3, r4, r5, lr}
 80073c6:	4d06      	ldr	r5, [pc, #24]	; (80073e0 <_isatty_r+0x1c>)
 80073c8:	2300      	movs	r3, #0
 80073ca:	4604      	mov	r4, r0
 80073cc:	4608      	mov	r0, r1
 80073ce:	602b      	str	r3, [r5, #0]
 80073d0:	f7fb fdf5 	bl	8002fbe <_isatty>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d102      	bne.n	80073de <_isatty_r+0x1a>
 80073d8:	682b      	ldr	r3, [r5, #0]
 80073da:	b103      	cbz	r3, 80073de <_isatty_r+0x1a>
 80073dc:	6023      	str	r3, [r4, #0]
 80073de:	bd38      	pop	{r3, r4, r5, pc}
 80073e0:	20000250 	.word	0x20000250

080073e4 <_lseek_r>:
 80073e4:	b538      	push	{r3, r4, r5, lr}
 80073e6:	4d07      	ldr	r5, [pc, #28]	; (8007404 <_lseek_r+0x20>)
 80073e8:	4604      	mov	r4, r0
 80073ea:	4608      	mov	r0, r1
 80073ec:	4611      	mov	r1, r2
 80073ee:	2200      	movs	r2, #0
 80073f0:	602a      	str	r2, [r5, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	f7fb fdee 	bl	8002fd4 <_lseek>
 80073f8:	1c43      	adds	r3, r0, #1
 80073fa:	d102      	bne.n	8007402 <_lseek_r+0x1e>
 80073fc:	682b      	ldr	r3, [r5, #0]
 80073fe:	b103      	cbz	r3, 8007402 <_lseek_r+0x1e>
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	bd38      	pop	{r3, r4, r5, pc}
 8007404:	20000250 	.word	0x20000250

08007408 <_read_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	4d07      	ldr	r5, [pc, #28]	; (8007428 <_read_r+0x20>)
 800740c:	4604      	mov	r4, r0
 800740e:	4608      	mov	r0, r1
 8007410:	4611      	mov	r1, r2
 8007412:	2200      	movs	r2, #0
 8007414:	602a      	str	r2, [r5, #0]
 8007416:	461a      	mov	r2, r3
 8007418:	f7fb fd7c 	bl	8002f14 <_read>
 800741c:	1c43      	adds	r3, r0, #1
 800741e:	d102      	bne.n	8007426 <_read_r+0x1e>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	b103      	cbz	r3, 8007426 <_read_r+0x1e>
 8007424:	6023      	str	r3, [r4, #0]
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	20000250 	.word	0x20000250

0800742c <_init>:
 800742c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800742e:	bf00      	nop
 8007430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007432:	bc08      	pop	{r3}
 8007434:	469e      	mov	lr, r3
 8007436:	4770      	bx	lr

08007438 <_fini>:
 8007438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743a:	bf00      	nop
 800743c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800743e:	bc08      	pop	{r3}
 8007440:	469e      	mov	lr, r3
 8007442:	4770      	bx	lr
