// Seed: 1802237313
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_4 = 1;
  module_2(
      id_4, id_3, id_4, id_4, id_4, id_4, id_3
  );
  assign id_2 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output wand  id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
