

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Mon Nov  2 20:52:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1563| 20.000 ns | 15.630 us |    2|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 3 24 4 
2 --> 11 
3 --> 11 
4 --> 5 6 
5 --> 4 
6 --> 20 16 12 7 11 
7 --> 8 
8 --> 9 10 11 
9 --> 11 
10 --> 11 
11 --> 
12 --> 13 
13 --> 14 11 15 
14 --> 11 
15 --> 11 
16 --> 17 
17 --> 18 11 19 
18 --> 11 
19 --> 11 
20 --> 21 
21 --> 22 11 23 
22 --> 11 
23 --> 11 
24 --> 11 
25 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !64"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !70"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !74"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !80"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !86"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !90"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !94"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %t_slot), !map !98"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %d_rate), !map !102"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %tx_power_lvl), !map !106"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %expiry_time), !map !110"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tx_power_lvl)"   --->   Operation 38 'read' 'tx_power_lvl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %d_rate)"   --->   Operation 39 'read' 'd_rate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 40 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 41 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 42 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 43 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 44 'alloca' 'llc_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:33]   --->   Operation 45 'alloca' 'mac_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %s_class_read, label %4, label %3" [fyp/MA_UNITDATAX_request.c:19]   --->   Operation 48 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.47ns)   --->   "%icmp_ln23 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 49 'icmp' 'icmp_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln23_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 50 'icmp' 'icmp_ln23_1' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln23 = and i1 %icmp_ln23, %icmp_ln23_1" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 51 'and' 'and_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln23, label %5, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 52 'br' <Predicate = (!tmp & s_class_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24"   --->   Operation 53 'icmp' 'empty' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12"   --->   Operation 54 'icmp' 'empty_9' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty"   --->   Operation 55 'or' 'empty_10' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6"   --->   Operation 56 'icmp' 'empty_11' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10"   --->   Operation 57 'or' 'empty_12' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge18, label %._crit_edge15"   --->   Operation 58 'br' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1"   --->   Operation 59 'icmp' 'empty_13' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2"   --->   Operation 60 'icmp' 'empty_14' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13"   --->   Operation 61 'or' 'empty_15' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3"   --->   Operation 62 'icmp' 'empty_16' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15"   --->   Operation 63 'or' 'empty_17' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4"   --->   Operation 64 'icmp' 'empty_18' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17"   --->   Operation 65 'or' 'empty_19' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5"   --->   Operation 66 'icmp' 'empty_20' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19"   --->   Operation 67 'or' 'empty_21' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6"   --->   Operation 68 'icmp' 'empty_22' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21"   --->   Operation 69 'or' 'empty_23' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7"   --->   Operation 70 'icmp' 'empty_24' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23"   --->   Operation 71 'or' 'empty_25' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0"   --->   Operation 72 'icmp' 'empty_26' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25"   --->   Operation 73 'or' 'empty_27' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge15, label %.preheader.preheader"   --->   Operation 74 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 75 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 76 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 2)" [fyp/MA_UNITDATAX_request.c:20]   --->   Operation 76 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 3.18>
ST_3 : Operation 78 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 3)" [fyp/MA_UNITDATAX_request.c:24]   --->   Operation 78 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:25]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.46ns)   --->   "%icmp_ln35 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 81 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 82 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %7, label %6" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 85 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 86 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 87 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 88 'load' 'seq_number_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 89 'call' <Predicate = (icmp_ln35)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 4.32>
ST_5 : Operation 90 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 90 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 91 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 70> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.96>
ST_6 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (1.77ns)   --->   "%add_ln41 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 95 'add' 'add_ln41' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln41, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 96 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.18ns)   --->   "%icmp_ln41 = icmp eq i3 %tmp_1, 0" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 97 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %11" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 3"   --->   Operation 99 'icmp' 'empty_30' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.44ns)   --->   "%empty_31 = icmp eq i4 %up_read, 0"   --->   Operation 100 'icmp' 'empty_31' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.97ns)   --->   "%empty_32 = or i1 %empty_31, %empty_30"   --->   Operation 101 'or' 'empty_32' <Predicate = (!icmp_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %empty_32, label %._crit_edge29, label %14"   --->   Operation 102 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 103 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp slt i3 %trunc_ln67, -2" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 104 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %15, label %18" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 105 'br' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.77ns)   --->   "%add_ln80 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 106 'add' 'add_ln80' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln80, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 107 'partselect' 'tmp_3' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 108 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %19, label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 109 'br' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.48>
ST_7 : Operation 110 [2/2] (4.48ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 110 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 7.18>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 111 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp eq i3 %enqueue_res_vo, -2" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 112 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %20, label %21" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%medium_state_load_3 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 114 'load' 'medium_state_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_3, label %._crit_edge33, label %hls_label_03" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 115 'br' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%rand_state_load_3 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 116 'load' 'rand_state_load_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%low_6 = trunc i32 %rand_state_load_3 to i15" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 117 'trunc' 'low_6' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i15 %low_6 to i32" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 118 'zext' 'zext_ln5_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (5.57ns)   --->   "%low_7 = mul i32 %zext_ln5_3, 48271" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 119 'mul' 'low_7' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%high_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_3, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 120 'partselect' 'high_6' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%high_10 = zext i17 %high_6 to i32" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 121 'zext' 'high_10' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_11 = mul i32 48271, %high_10" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 122 'mul' 'high_11' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_11, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 123 'partselect' 'trunc_ln10_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.18>
ST_9 : Operation 124 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:90]   --->   Operation 124 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:91]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.81>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_7, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 126 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%trunc_ln9_3 = trunc i32 %high_11 to i16" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 127 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_6 = zext i16 %trunc_ln9_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 128 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (2.14ns)   --->   "%add_ln10_3 = add i16 15, %trunc_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 129 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_7 = zext i16 %add_ln10_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 130 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%x_9 = shl i32 %zext_ln10_6, %zext_ln10_7" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 131 'shl' 'x_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_10 = add i32 %low_7, %x_9" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 132 'add' 'x_10' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i32 %x_10 to i31" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 133 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_10, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 4.42>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 135 'specregionbegin' 'tmp_i_i2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i2) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 136 'specregionend' 'empty_35' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i31 %trunc_ln11_3 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 137 'zext' 'zext_ln12_3' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i1 %tmp_6 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 138 'zext' 'zext_ln12_7' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.66ns)   --->   "%x_11 = add i32 %zext_ln12_7, %zext_ln12_3" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 139 'add' 'x_11' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.75ns)   --->   "store i32 %x_11, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 140 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 1.75>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [fyp/MA_UNITDATAX_request.c:85]   --->   Operation 141 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 142 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 143 [1/1] (2.13ns)   --->   "%add_ln87 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 143 'add' 'add_ln87' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.75ns)   --->   "store i12 %add_ln87, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 144 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 1.75>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:88]   --->   Operation 145 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 146 'specregionbegin' 'tmp_i_i1' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i1) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 147 'specregionend' 'empty_34' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i31 %trunc_ln11_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 148 'zext' 'zext_ln12_2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i1 %tmp_5 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 149 'zext' 'zext_ln12_6' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (2.66ns)   --->   "%x_8 = add i32 %zext_ln12_6, %zext_ln12_2" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 150 'add' 'x_8' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (1.75ns)   --->   "store i32 %x_8, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 151 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 1.75>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [fyp/MA_UNITDATAX_request.c:72]   --->   Operation 152 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 153 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 154 [1/1] (2.13ns)   --->   "%add_ln74 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 154 'add' 'add_ln74' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (1.75ns)   --->   "store i12 %add_ln74, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 155 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 1.75>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:75]   --->   Operation 156 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 157 'specregionbegin' 'tmp_i_i3' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i3) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 158 'specregionend' 'empty_33' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %trunc_ln11_1 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 159 'zext' 'zext_ln12_1' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i1 %tmp_4 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 160 'zext' 'zext_ln12_5' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (2.66ns)   --->   "%x_5 = add i32 %zext_ln12_5, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 161 'add' 'x_5' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.75ns)   --->   "store i32 %x_5, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 162 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 1.75>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge30" [fyp/MA_UNITDATAX_request.c:59]   --->   Operation 163 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 164 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 165 [1/1] (2.13ns)   --->   "%add_ln61 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 165 'add' 'add_ln61' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.75ns)   --->   "store i12 %add_ln61, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 166 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 1.75>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:62]   --->   Operation 167 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 168 'specregionbegin' 'tmp_i_i' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 169 'specregionend' 'empty_29' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 170 'zext' 'zext_ln12' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i1 %tmp_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 171 'zext' 'zext_ln12_4' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12_4, %zext_ln12" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 172 'add' 'x_2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (1.75ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 173 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 1.75>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge27" [fyp/MA_UNITDATAX_request.c:46]   --->   Operation 174 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 175 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 176 [1/1] (2.13ns)   --->   "%add_ln48 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 176 'add' 'add_ln48' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (1.75ns)   --->   "store i12 %add_ln48, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 177 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 1.75>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:49]   --->   Operation 178 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 4.48>
ST_12 : Operation 180 [2/2] (4.48ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 180 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.18>
ST_13 : Operation 181 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 181 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [1/1] (1.18ns)   --->   "%icmp_ln69 = icmp eq i3 %enqueue_res_vi, -2" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 182 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %16, label %17" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%medium_state_load_2 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 184 'load' 'medium_state_load_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_2, label %._crit_edge31, label %hls_label_02" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 185 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%rand_state_load_2 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 186 'load' 'rand_state_load_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%low_4 = trunc i32 %rand_state_load_2 to i15" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 187 'trunc' 'low_4' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i15 %low_4 to i32" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 188 'zext' 'zext_ln5_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (5.57ns)   --->   "%low_5 = mul i32 %zext_ln5_2, 48271" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 189 'mul' 'low_5' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%high_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_2, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 190 'partselect' 'high_4' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%high_8 = zext i17 %high_4 to i32" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 191 'zext' 'high_8' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_9 = mul i32 48271, %high_8" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 192 'mul' 'high_9' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_9, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 193 'partselect' 'trunc_ln10_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 3.18>
ST_14 : Operation 194 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:77]   --->   Operation 194 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:78]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.81>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_5, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 196 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%trunc_ln9_2 = trunc i32 %high_9 to i16" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 197 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_4 = zext i16 %trunc_ln9_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 198 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (2.14ns)   --->   "%add_ln10_2 = add i16 15, %trunc_ln10_2" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 199 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_5 = zext i16 %add_ln10_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 200 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%x_6 = shl i32 %zext_ln10_4, %zext_ln10_5" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 201 'shl' 'x_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_7 = add i32 %low_5, %x_6" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 202 'add' 'x_7' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %x_7 to i31" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 203 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 204 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 4.48>
ST_16 : Operation 205 [2/2] (4.48ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 205 'call' 'enqueue_res_be' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 4> <Delay = 7.18>
ST_17 : Operation 206 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 206 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 207 [1/1] (1.18ns)   --->   "%icmp_ln56 = icmp eq i3 %enqueue_res_be, -2" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 207 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %12, label %13" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%medium_state_load_1 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 209 'load' 'medium_state_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_1, label %._crit_edge30, label %hls_label_01" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 210 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%rand_state_load_1 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 211 'load' 'rand_state_load_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%low_2 = trunc i32 %rand_state_load_1 to i15" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 212 'trunc' 'low_2' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i15 %low_2 to i32" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 213 'zext' 'zext_ln5_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (5.57ns)   --->   "%low_3 = mul i32 %zext_ln5_1, 48271" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 214 'mul' 'low_3' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%high_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_1, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 215 'partselect' 'high_2' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%high_5 = zext i17 %high_2 to i32" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 216 'zext' 'high_5' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_7 = mul i32 48271, %high_5" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 217 'mul' 'high_7' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_7, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 218 'partselect' 'trunc_ln10_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.18>
ST_18 : Operation 219 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:64]   --->   Operation 219 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:65]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 5.81>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_3, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 221 'specfucore' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%trunc_ln9_1 = trunc i32 %high_7 to i16" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 222 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_2 = zext i16 %trunc_ln9_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 223 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (2.14ns)   --->   "%add_ln10_1 = add i16 15, %trunc_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 224 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_3 = zext i16 %add_ln10_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 225 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%x_3 = shl i32 %zext_ln10_2, %zext_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 226 'shl' 'x_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_4 = add i32 %low_3, %x_3" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 227 'add' 'x_4' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %x_4 to i31" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 228 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 229 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 4.48>
ST_20 : Operation 230 [2/2] (4.48ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 230 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 4> <Delay = 7.18>
ST_21 : Operation 231 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 231 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 232 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i3 %enqueue_res_bk, -2" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 232 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %9, label %10" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%medium_state_load = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 234 'load' 'medium_state_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %medium_state_load, label %._crit_edge27, label %hls_label_0" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 235 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 236 'load' 'rand_state_load' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 237 'trunc' 'low' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 238 'zext' 'zext_ln5' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 239 'mul' 'low_1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 240 'partselect' 'high' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 241 'zext' 'high_1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_3 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 242 'mul' 'high_3' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_3, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 243 'partselect' 'trunc_ln1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.18>
ST_22 : Operation 244 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:51]   --->   Operation 244 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:52]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 5.81>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 246 'specfucore' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_3 to i16" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 247 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 248 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 249 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 250 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 251 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 252 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 253 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 254 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 1> <Delay = 3.18>
ST_24 : Operation 255 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -4)" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 255 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:29]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 1> <Delay = 3.18>
ST_25 : Operation 257 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 1)" [fyp/MA_UNITDATAX_request.c:16]   --->   Operation 257 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:17]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'tx_power_lvl' [49]  (0 ns)
	'icmp' operation ('empty_20') [87]  (1.44 ns)
	'or' operation ('empty_21') [88]  (0 ns)
	'or' operation ('empty_23') [90]  (0.978 ns)
	'or' operation ('empty_25') [92]  (0 ns)
	'or' operation ('empty_27') [94]  (0.978 ns)

 <State 2>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln20', fyp/MA_UNITDATAX_request.c:20) to 'ma_unitdatax_status_' [62]  (3.18 ns)

 <State 3>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln24', fyp/MA_UNITDATAX_request.c:24) to 'ma_unitdatax_status_' [70]  (3.18 ns)

 <State 4>: 2.23ns
The critical path consists of the following:
	'load' operation ('seq_number_load', fyp/MA_UNITDATAX_request.c:39) on static variable 'seq_number' [112]  (0 ns)
	'call' operation ('call_ln39', fyp/MA_UNITDATAX_request.c:39) to 'compose_mac_frame' [113]  (2.23 ns)

 <State 5>: 4.33ns
The critical path consists of the following:
	'load' operation ('data_load', fyp/MA_UNITDATAX_request.c:36) on array 'data' [107]  (2.16 ns)
	'store' operation ('store_ln36', fyp/MA_UNITDATAX_request.c:36) of variable 'data_load', fyp/MA_UNITDATAX_request.c:36 on array 'llc_data', fyp/MA_UNITDATAX_request.c:32 [109]  (2.16 ns)

 <State 6>: 2.97ns
The critical path consists of the following:
	'add' operation ('add_ln41', fyp/MA_UNITDATAX_request.c:41) [114]  (1.78 ns)
	'icmp' operation ('icmp_ln41', fyp/MA_UNITDATAX_request.c:41) [116]  (1.19 ns)

 <State 7>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vo', fyp/MA_UNITDATAX_request.c:81) to 'enqueue_dequeue_fram' [133]  (4.49 ns)

 <State 8>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_3', fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) on static variable 'rand_state' [143]  (0 ns)
	'mul' operation of DSP[152] ('high', fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) [152]  (7.18 ns)

 <State 9>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln90', fyp/MA_UNITDATAX_request.c:90) to 'ma_unitdatax_status_' [137]  (3.18 ns)

 <State 10>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_3', fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) [156]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) [158]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) [159]  (3.67 ns)

 <State 11>: 4.42ns
The critical path consists of the following:
	'add' operation ('x', fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) [164]  (2.67 ns)
	'store' operation ('store_ln13', fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84) of variable 'x', fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84 on static variable 'rand_state' [165]  (1.75 ns)

 <State 12>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_vi', fyp/MA_UNITDATAX_request.c:68) to 'enqueue_dequeue_fram' [173]  (4.49 ns)

 <State 13>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_2', fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) on static variable 'rand_state' [183]  (0 ns)
	'mul' operation of DSP[192] ('high', fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) [192]  (7.18 ns)

 <State 14>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln77', fyp/MA_UNITDATAX_request.c:77) to 'ma_unitdatax_status_' [177]  (3.18 ns)

 <State 15>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_2', fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) [196]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) [198]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71) [199]  (3.67 ns)

 <State 16>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_be', fyp/MA_UNITDATAX_request.c:55) to 'enqueue_dequeue_fram' [213]  (4.49 ns)

 <State 17>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load_1', fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) on static variable 'rand_state' [223]  (0 ns)
	'mul' operation of DSP[232] ('high', fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) [232]  (7.18 ns)

 <State 18>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln64', fyp/MA_UNITDATAX_request.c:64) to 'ma_unitdatax_status_' [217]  (3.18 ns)

 <State 19>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10_1', fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) [236]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) [238]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58) [239]  (3.67 ns)

 <State 20>: 4.49ns
The critical path consists of the following:
	'call' operation ('enqueue_res_bk', fyp/MA_UNITDATAX_request.c:42) to 'enqueue_dequeue_fram' [253]  (4.49 ns)

 <State 21>: 7.18ns
The critical path consists of the following:
	'load' operation ('rand_state_load', fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) on static variable 'rand_state' [263]  (0 ns)
	'mul' operation of DSP[272] ('high', fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) [272]  (7.18 ns)

 <State 22>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln51', fyp/MA_UNITDATAX_request.c:51) to 'ma_unitdatax_status_' [257]  (3.18 ns)

 <State 23>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln10', fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) [276]  (2.15 ns)
	'shl' operation ('x', fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) [278]  (0 ns)
	'add' operation ('x', fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45) [279]  (3.67 ns)

 <State 24>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln28', fyp/MA_UNITDATAX_request.c:28) to 'ma_unitdatax_status_' [293]  (3.18 ns)

 <State 25>: 3.18ns
The critical path consists of the following:
	'call' operation ('call_ln16', fyp/MA_UNITDATAX_request.c:16) to 'ma_unitdatax_status_' [296]  (3.18 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
