$date
	Mon Sep  2 09:50:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 1 " c $end
$var reg 1 # d $end
$var reg 2 $ s [1:0] $end
$scope module m4to1 $end
$var wire 1 " c $end
$var wire 1 # d $end
$var wire 2 % s [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
1!
$end
#20
1#
#40
0#
1"
#60
0!
1#
#80
1!
0#
0"
b1 $
b1 %
#100
0!
1#
#120
1!
0#
1"
#140
0!
1#
#160
0#
0"
b10 $
b10 %
#180
1!
1#
#200
0!
0#
1"
#220
1#
#240
1!
0#
0"
b11 $
b11 %
#260
0!
1#
#280
1!
0#
1"
#300
0!
1#
#320
