;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV @-207, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB #12, @204
	SUB @117, 166
	MOV @-207, <-60
	SUB @117, 166
	SUB @117, 166
	SLT 210, 30
	SLT 210, 30
	SUB @121, 103
	SUB -207, <-120
	MOV @-207, <-60
	MOV @-207, <-60
	MOV @-207, <-60
	SUB @-127, 100
	SUB 1, <-1
	DJN -1, @-20
	SUB 210, 30
	SUB -1, <-20
	SLT 20, @12
	SUB 72, @204
	SUB 12, @10
	SUB @121, 103
	CMP @-207, <-60
	MOV @-207, @-20
	SUB @127, 166
	ADD 210, 48
	SUB @-127, 100
	SUB @127, 166
	MOV @-207, @-20
	ADD -1, <-20
	JMP @0, 30
	JMP @0, 30
	CMP -207, <-120
	SPL 0, #2
	SPL -100, -100
	SPL 0, #2
	SPL -100, -100
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-2
	SUB 12, @10
	MOV @-207, <-20
	MOV @-207, <-20
	SUB @-127, 100
	SUB #12, @204
	ADD 210, 60
