<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 14.27-s035_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID s2424.it.kth.se)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Tue Aug  2 10:22:25 2016</TD></TR>
<TR><TD>#  Design:          /TD><TD>vin_spc</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -all -outDir checkDesignDbSetup</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>Cfg_in<BR></TD>
    <TD>out_reg[32]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[0]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[1]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[2]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[3]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[4]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[5]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[6]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[7]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[8]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[9]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[10]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[11]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[12]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[13]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[14]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[15]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[16]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[17]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[18]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[19]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[20]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[21]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[22]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[23]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[24]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[25]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[26]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[27]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[28]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[29]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[30]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>g135<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[31]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>out_reg[32]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[5]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[4]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[3]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[2]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[1]<BR></TD>
    <TR>
    <TD>Clk<BR></TD>
    <TD>count_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>RE_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>FS_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GD_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GD_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GD_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[3]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>NS_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[4]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CE_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[5]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GS_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[6]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GS_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[7]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GS_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[8]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>GS_reg[3]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[9]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>IQ_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[10]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>F_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[11]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>F_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[12]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>F_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[13]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>F_reg[3]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[14]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CapSel_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[15]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CapSel_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[16]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CapSel_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[17]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CapSel_reg[3]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[18]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CcompSel_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[19]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>CcompSel_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[20]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnRdegHF_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[21]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnRdegHF_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[22]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnRdeg_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[23]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>DP_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[24]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>DP_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[25]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>DP_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[26]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>DN_reg[0]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[27]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>DN_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[28]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnMF_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnHF_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>EnLF_reg<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[29]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[30]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[31]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>out_reg[32]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[5]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[4]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[3]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[2]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[1]<BR></TD>
    <TR>
    <TD>Resetn<BR></TD>
    <TD>count_reg[0]<BR></TD>
    <TR>
    <TD>EnLF<BR></TD>
    <TD>EnLF_reg<BR></TD>
    <TR>
    <TD>EnMF<BR></TD>
    <TD>EnMF_reg<BR></TD>
    <TR>
    <TD>EnHF<BR></TD>
    <TD>EnHF_reg<BR></TD>
    <TR>
    <TD>DN[1]<BR></TD>
    <TD>DN_reg[1]<BR></TD>
    <TR>
    <TD>DN[0]<BR></TD>
    <TD>DN_reg[0]<BR></TD>
    <TR>
    <TD>DP[2]<BR></TD>
    <TD>DP_reg[2]<BR></TD>
    <TR>
    <TD>DP[1]<BR></TD>
    <TD>DP_reg[1]<BR></TD>
    <TR>
    <TD>DP[0]<BR></TD>
    <TD>DP_reg[0]<BR></TD>
    <TR>
    <TD>EnRdeg<BR></TD>
    <TD>EnRdeg_reg<BR></TD>
    <TR>
    <TD>EnRdegHF[1]<BR></TD>
    <TD>EnRdegHF_reg[1]<BR></TD>
    <TR>
    <TD>EnRdegHF[0]<BR></TD>
    <TD>EnRdegHF_reg[0]<BR></TD>
    <TR>
    <TD>CcompSel[1]<BR></TD>
    <TD>CcompSel_reg[1]<BR></TD>
    <TR>
    <TD>CcompSel[0]<BR></TD>
    <TD>CcompSel_reg[0]<BR></TD>
    <TR>
    <TD>CapSel[3]<BR></TD>
    <TD>CapSel_reg[3]<BR></TD>
    <TR>
    <TD>CapSel[2]<BR></TD>
    <TD>CapSel_reg[2]<BR></TD>
    <TR>
    <TD>CapSel[1]<BR></TD>
    <TD>CapSel_reg[1]<BR></TD>
    <TR>
    <TD>CapSel[0]<BR></TD>
    <TD>CapSel_reg[0]<BR></TD>
    <TR>
    <TD>F[3]<BR></TD>
    <TD>F_reg[3]<BR></TD>
    <TR>
    <TD>F[2]<BR></TD>
    <TD>F_reg[2]<BR></TD>
    <TR>
    <TD>F[1]<BR></TD>
    <TD>F_reg[1]<BR></TD>
    <TR>
    <TD>F[0]<BR></TD>
    <TD>F_reg[0]<BR></TD>
    <TR>
    <TD>IQ<BR></TD>
    <TD>IQ_reg<BR></TD>
    <TR>
    <TD>GS[3]<BR></TD>
    <TD>GS_reg[3]<BR></TD>
    <TR>
    <TD>GS[2]<BR></TD>
    <TD>GS_reg[2]<BR></TD>
    <TR>
    <TD>GS[1]<BR></TD>
    <TD>GS_reg[1]<BR></TD>
    <TR>
    <TD>GS[0]<BR></TD>
    <TD>GS_reg[0]<BR></TD>
    <TR>
    <TD>CE<BR></TD>
    <TD>CE_reg<BR></TD>
    <TR>
    <TD>NS<BR></TD>
    <TD>NS_reg<BR></TD>
    <TR>
    <TD>GD[2]<BR></TD>
    <TD>GD_reg[2]<BR></TD>
    <TR>
    <TD>GD[1]<BR></TD>
    <TD>GD_reg[1]<BR></TD>
    <TR>
    <TD>GD[0]<BR></TD>
    <TD>GD_reg[0]<BR></TD>
    <TR>
    <TD>FS<BR></TD>
    <TD>FS_reg<BR></TD>
    <TR>
    <TD>RE<BR></TD>
    <TD>RE_reg<BR></TD>
</TABLE>

</BODY>
</HTML>
