// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="compute_matrices_compute_matrices,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.297750,HLS_SYN_LAT=2163778,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=5261,HLS_SYN_LUT=7937,HLS_VERSION=2020_2}" *)

module compute_matrices (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        query,
        database,
        max_index,
        max_index_ap_vld,
        direction_matrix,
        direction_matrix_ap_vld
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_pp1_stage0 = 36'd8;
parameter    ap_ST_fsm_pp1_stage1 = 36'd16;
parameter    ap_ST_fsm_pp1_stage2 = 36'd32;
parameter    ap_ST_fsm_pp1_stage3 = 36'd64;
parameter    ap_ST_fsm_pp1_stage4 = 36'd128;
parameter    ap_ST_fsm_pp1_stage5 = 36'd256;
parameter    ap_ST_fsm_pp1_stage6 = 36'd512;
parameter    ap_ST_fsm_pp1_stage7 = 36'd1024;
parameter    ap_ST_fsm_pp1_stage8 = 36'd2048;
parameter    ap_ST_fsm_pp1_stage9 = 36'd4096;
parameter    ap_ST_fsm_pp1_stage10 = 36'd8192;
parameter    ap_ST_fsm_pp1_stage11 = 36'd16384;
parameter    ap_ST_fsm_pp1_stage12 = 36'd32768;
parameter    ap_ST_fsm_pp1_stage13 = 36'd65536;
parameter    ap_ST_fsm_pp1_stage14 = 36'd131072;
parameter    ap_ST_fsm_pp1_stage15 = 36'd262144;
parameter    ap_ST_fsm_pp1_stage16 = 36'd524288;
parameter    ap_ST_fsm_pp1_stage17 = 36'd1048576;
parameter    ap_ST_fsm_pp1_stage18 = 36'd2097152;
parameter    ap_ST_fsm_pp1_stage19 = 36'd4194304;
parameter    ap_ST_fsm_pp1_stage20 = 36'd8388608;
parameter    ap_ST_fsm_pp1_stage21 = 36'd16777216;
parameter    ap_ST_fsm_pp1_stage22 = 36'd33554432;
parameter    ap_ST_fsm_pp1_stage23 = 36'd67108864;
parameter    ap_ST_fsm_pp1_stage24 = 36'd134217728;
parameter    ap_ST_fsm_pp1_stage25 = 36'd268435456;
parameter    ap_ST_fsm_pp1_stage26 = 36'd536870912;
parameter    ap_ST_fsm_pp1_stage27 = 36'd1073741824;
parameter    ap_ST_fsm_pp1_stage28 = 36'd2147483648;
parameter    ap_ST_fsm_pp1_stage29 = 36'd4294967296;
parameter    ap_ST_fsm_pp1_stage30 = 36'd8589934592;
parameter    ap_ST_fsm_pp1_stage31 = 36'd17179869184;
parameter    ap_ST_fsm_state39 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] query;
input  [7:0] database;
output  [31:0] max_index;
output   max_index_ap_vld;
output  [15:0] direction_matrix;
output   direction_matrix_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] max_index;
reg max_index_ap_vld;
reg direction_matrix_ap_vld;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [16:0] k_reg_477;
reg   [15:0] diag_array_2_63_reg_489;
reg   [15:0] diag_array_1_30_reg_500;
reg  signed [15:0] diag_array_2_64_reg_511;
reg   [15:0] diag_array_1_29_reg_524;
reg  signed [15:0] diag_array_2_65_reg_535;
reg   [15:0] diag_array_1_28_reg_548;
reg   [31:0] global_max_reg_559;
reg  signed [15:0] diag_array_2_66_reg_571;
reg   [15:0] diag_array_1_27_reg_584;
reg  signed [15:0] diag_array_2_67_reg_606;
reg   [15:0] diag_array_1_26_reg_619;
reg  signed [15:0] diag_array_2_68_reg_641;
reg   [15:0] diag_array_1_25_reg_654;
reg  signed [15:0] diag_array_2_69_reg_676;
reg   [15:0] diag_array_1_24_reg_689;
reg  signed [15:0] diag_array_2_70_reg_711;
reg   [15:0] diag_array_1_23_reg_724;
reg  signed [15:0] diag_array_2_71_reg_746;
reg   [15:0] diag_array_1_22_reg_759;
reg  signed [15:0] diag_array_2_72_reg_781;
reg   [15:0] diag_array_1_21_reg_794;
reg  signed [15:0] diag_array_2_73_reg_816;
reg   [15:0] diag_array_1_20_reg_829;
reg  signed [15:0] diag_array_2_74_reg_851;
reg   [15:0] diag_array_1_19_reg_864;
reg  signed [15:0] diag_array_2_75_reg_886;
reg   [15:0] diag_array_1_18_reg_899;
reg  signed [15:0] diag_array_2_76_reg_921;
reg   [15:0] diag_array_1_17_reg_934;
reg  signed [15:0] diag_array_2_77_reg_956;
reg   [15:0] diag_array_1_16_reg_969;
reg  signed [15:0] diag_array_2_78_reg_991;
reg   [15:0] diag_array_1_15_reg_1004;
reg  signed [15:0] diag_array_2_79_reg_1026;
reg   [15:0] diag_array_1_14_reg_1039;
reg  signed [15:0] diag_array_2_80_reg_1061;
reg   [15:0] diag_array_1_13_reg_1074;
reg  signed [15:0] diag_array_2_81_reg_1096;
reg   [15:0] diag_array_1_12_reg_1109;
reg  signed [15:0] diag_array_2_82_reg_1131;
reg   [15:0] diag_array_1_11_reg_1144;
reg  signed [15:0] diag_array_2_83_reg_1166;
reg   [15:0] diag_array_1_10_reg_1179;
reg  signed [15:0] diag_array_2_84_reg_1201;
reg   [15:0] diag_array_1_9_reg_1214;
reg  signed [15:0] diag_array_2_85_reg_1236;
reg   [15:0] diag_array_1_8_reg_1249;
reg  signed [15:0] diag_array_2_86_reg_1271;
reg   [15:0] diag_array_1_7_reg_1284;
reg  signed [15:0] diag_array_2_87_reg_1306;
reg   [15:0] diag_array_1_6_reg_1319;
reg  signed [15:0] diag_array_2_88_reg_1341;
reg   [15:0] diag_array_1_5_reg_1354;
reg  signed [15:0] diag_array_2_89_reg_1376;
reg   [15:0] diag_array_1_4_reg_1389;
reg  signed [15:0] diag_array_2_90_reg_1411;
reg   [15:0] diag_array_1_3_reg_1424;
reg  signed [15:0] diag_array_2_91_reg_1446;
reg   [15:0] diag_array_1_2_reg_1459;
reg  signed [15:0] diag_array_2_92_reg_1481;
reg   [15:0] diag_array_1_1_reg_1494;
reg  signed [15:0] diag_array_2_93_reg_1516;
reg   [15:0] diag_array_1_reg_1529;
reg   [15:0] diag_array_2_94_reg_1551;
wire   [16:0] empty_fu_1613_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln34_fu_1630_p2;
reg   [0:0] icmp_ln34_reg_5083;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state4_pp1_stage0_iter0;
wire    ap_block_state36_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln34_reg_5083_pp1_iter1_reg;
wire   [16:0] add_ln38_fu_1641_p2;
reg   [16:0] add_ln38_reg_5092;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage1_iter0;
wire    ap_block_state37_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire   [16:0] north_fu_1651_p2;
reg   [16:0] north_reg_5098;
wire   [16:0] northwest_fu_1669_p2;
reg   [16:0] northwest_reg_5104;
wire   [16:0] west_fu_1684_p2;
reg   [16:0] west_reg_5115;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state6_pp1_stage2_iter0;
wire    ap_block_state38_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_11001;
wire   [16:0] max_value_4_fu_1706_p3;
reg   [16:0] max_value_4_reg_5121;
wire   [15:0] trunc_ln43_fu_1714_p1;
reg   [15:0] trunc_ln43_reg_5126;
wire   [16:0] northwest_1_fu_1730_p2;
reg   [16:0] northwest_1_reg_5131;
wire   [16:0] add_ln38_1_fu_1736_p2;
reg   [16:0] add_ln38_1_reg_5137;
wire   [15:0] max_value_fu_1752_p3;
reg   [15:0] max_value_reg_5147;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state7_pp1_stage3_iter0;
wire    ap_block_pp1_stage3_11001;
wire   [31:0] zext_ln43_fu_1759_p1;
wire   [0:0] icmp_ln68_fu_1763_p2;
wire   [16:0] west_1_fu_1792_p2;
reg   [16:0] west_1_reg_5161;
wire   [16:0] max_value_7_fu_1814_p3;
reg   [16:0] max_value_7_reg_5167;
wire   [15:0] trunc_ln43_1_fu_1822_p1;
reg   [15:0] trunc_ln43_1_reg_5172;
wire   [16:0] northwest_2_fu_1838_p2;
reg   [16:0] northwest_2_reg_5177;
wire   [16:0] add_ln38_2_fu_1844_p2;
reg   [16:0] add_ln38_2_reg_5183;
wire   [15:0] max_value_157_fu_1860_p3;
reg   [15:0] max_value_157_reg_5193;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state8_pp1_stage4_iter0;
wire    ap_block_pp1_stage4_11001;
wire   [31:0] zext_ln43_1_fu_1867_p1;
wire   [0:0] icmp_ln68_1_fu_1871_p2;
wire   [16:0] west_2_fu_1899_p2;
reg   [16:0] west_2_reg_5207;
wire   [16:0] max_value_12_fu_1921_p3;
reg   [16:0] max_value_12_reg_5213;
wire   [15:0] trunc_ln43_2_fu_1929_p1;
reg   [15:0] trunc_ln43_2_reg_5218;
wire   [16:0] northwest_3_fu_1945_p2;
reg   [16:0] northwest_3_reg_5223;
wire   [16:0] add_ln38_3_fu_1951_p2;
reg   [16:0] add_ln38_3_reg_5229;
wire   [15:0] max_value_158_fu_1967_p3;
reg   [15:0] max_value_158_reg_5239;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state9_pp1_stage5_iter0;
wire    ap_block_pp1_stage5_11001;
wire   [31:0] zext_ln43_2_fu_1974_p1;
wire   [0:0] icmp_ln68_2_fu_1978_p2;
wire   [16:0] west_3_fu_2006_p2;
reg   [16:0] west_3_reg_5253;
wire   [16:0] max_value_17_fu_2028_p3;
reg   [16:0] max_value_17_reg_5259;
wire   [15:0] trunc_ln43_3_fu_2036_p1;
reg   [15:0] trunc_ln43_3_reg_5264;
wire   [16:0] northwest_4_fu_2052_p2;
reg   [16:0] northwest_4_reg_5269;
wire   [16:0] add_ln38_4_fu_2058_p2;
reg   [16:0] add_ln38_4_reg_5275;
wire   [15:0] max_value_159_fu_2074_p3;
reg   [15:0] max_value_159_reg_5285;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state10_pp1_stage6_iter0;
wire    ap_block_pp1_stage6_11001;
wire   [31:0] zext_ln43_3_fu_2081_p1;
wire   [0:0] icmp_ln68_3_fu_2085_p2;
wire   [16:0] west_4_fu_2113_p2;
reg   [16:0] west_4_reg_5299;
wire   [16:0] max_value_22_fu_2135_p3;
reg   [16:0] max_value_22_reg_5305;
wire   [15:0] trunc_ln43_4_fu_2143_p1;
reg   [15:0] trunc_ln43_4_reg_5310;
wire   [16:0] northwest_5_fu_2159_p2;
reg   [16:0] northwest_5_reg_5315;
wire   [16:0] add_ln38_5_fu_2165_p2;
reg   [16:0] add_ln38_5_reg_5321;
wire   [15:0] max_value_160_fu_2181_p3;
reg   [15:0] max_value_160_reg_5331;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state11_pp1_stage7_iter0;
wire    ap_block_pp1_stage7_11001;
wire   [31:0] zext_ln43_4_fu_2188_p1;
wire   [0:0] icmp_ln68_4_fu_2192_p2;
wire   [16:0] west_5_fu_2220_p2;
reg   [16:0] west_5_reg_5345;
wire   [16:0] max_value_27_fu_2242_p3;
reg   [16:0] max_value_27_reg_5351;
wire   [15:0] trunc_ln43_5_fu_2250_p1;
reg   [15:0] trunc_ln43_5_reg_5356;
wire   [16:0] northwest_6_fu_2266_p2;
reg   [16:0] northwest_6_reg_5361;
wire   [16:0] add_ln38_6_fu_2272_p2;
reg   [16:0] add_ln38_6_reg_5367;
wire   [15:0] max_value_161_fu_2288_p3;
reg   [15:0] max_value_161_reg_5377;
wire    ap_CS_fsm_pp1_stage8;
wire    ap_block_state12_pp1_stage8_iter0;
wire    ap_block_pp1_stage8_11001;
wire   [31:0] zext_ln43_5_fu_2295_p1;
wire   [0:0] icmp_ln68_5_fu_2299_p2;
wire   [16:0] west_6_fu_2327_p2;
reg   [16:0] west_6_reg_5391;
wire   [16:0] max_value_32_fu_2349_p3;
reg   [16:0] max_value_32_reg_5397;
wire   [15:0] trunc_ln43_6_fu_2357_p1;
reg   [15:0] trunc_ln43_6_reg_5402;
wire   [16:0] northwest_7_fu_2373_p2;
reg   [16:0] northwest_7_reg_5407;
wire   [16:0] add_ln38_7_fu_2379_p2;
reg   [16:0] add_ln38_7_reg_5413;
wire   [15:0] max_value_162_fu_2395_p3;
reg   [15:0] max_value_162_reg_5423;
wire    ap_CS_fsm_pp1_stage9;
wire    ap_block_state13_pp1_stage9_iter0;
wire    ap_block_pp1_stage9_11001;
wire   [31:0] zext_ln43_6_fu_2402_p1;
wire   [0:0] icmp_ln68_6_fu_2406_p2;
wire   [16:0] west_7_fu_2434_p2;
reg   [16:0] west_7_reg_5437;
wire   [16:0] max_value_37_fu_2456_p3;
reg   [16:0] max_value_37_reg_5443;
wire   [15:0] trunc_ln43_7_fu_2464_p1;
reg   [15:0] trunc_ln43_7_reg_5448;
wire   [16:0] northwest_8_fu_2480_p2;
reg   [16:0] northwest_8_reg_5453;
wire   [16:0] add_ln38_8_fu_2486_p2;
reg   [16:0] add_ln38_8_reg_5459;
wire   [15:0] max_value_163_fu_2502_p3;
reg   [15:0] max_value_163_reg_5469;
wire    ap_CS_fsm_pp1_stage10;
wire    ap_block_state14_pp1_stage10_iter0;
wire    ap_block_pp1_stage10_11001;
wire   [31:0] zext_ln43_7_fu_2509_p1;
wire   [0:0] icmp_ln68_7_fu_2513_p2;
wire   [16:0] west_8_fu_2541_p2;
reg   [16:0] west_8_reg_5483;
wire   [16:0] max_value_42_fu_2563_p3;
reg   [16:0] max_value_42_reg_5489;
wire   [15:0] trunc_ln43_8_fu_2571_p1;
reg   [15:0] trunc_ln43_8_reg_5494;
wire   [16:0] northwest_9_fu_2587_p2;
reg   [16:0] northwest_9_reg_5499;
wire   [16:0] add_ln38_9_fu_2593_p2;
reg   [16:0] add_ln38_9_reg_5505;
wire   [15:0] max_value_164_fu_2609_p3;
reg   [15:0] max_value_164_reg_5515;
wire    ap_CS_fsm_pp1_stage11;
wire    ap_block_state15_pp1_stage11_iter0;
wire    ap_block_pp1_stage11_11001;
wire   [31:0] zext_ln43_8_fu_2616_p1;
wire   [0:0] icmp_ln68_8_fu_2620_p2;
wire   [16:0] west_9_fu_2648_p2;
reg   [16:0] west_9_reg_5529;
wire   [16:0] max_value_47_fu_2670_p3;
reg   [16:0] max_value_47_reg_5535;
wire   [15:0] trunc_ln43_9_fu_2678_p1;
reg   [15:0] trunc_ln43_9_reg_5540;
wire   [16:0] northwest_10_fu_2694_p2;
reg   [16:0] northwest_10_reg_5545;
wire   [16:0] add_ln38_10_fu_2700_p2;
reg   [16:0] add_ln38_10_reg_5551;
wire   [15:0] max_value_165_fu_2716_p3;
reg   [15:0] max_value_165_reg_5561;
wire    ap_CS_fsm_pp1_stage12;
wire    ap_block_state16_pp1_stage12_iter0;
wire    ap_block_pp1_stage12_11001;
wire   [31:0] zext_ln43_9_fu_2723_p1;
wire   [0:0] icmp_ln68_9_fu_2727_p2;
wire   [16:0] west_10_fu_2755_p2;
reg   [16:0] west_10_reg_5575;
wire   [16:0] max_value_52_fu_2777_p3;
reg   [16:0] max_value_52_reg_5581;
wire   [15:0] trunc_ln43_10_fu_2785_p1;
reg   [15:0] trunc_ln43_10_reg_5586;
wire   [16:0] northwest_11_fu_2801_p2;
reg   [16:0] northwest_11_reg_5591;
wire   [16:0] add_ln38_11_fu_2807_p2;
reg   [16:0] add_ln38_11_reg_5597;
wire   [15:0] max_value_166_fu_2823_p3;
reg   [15:0] max_value_166_reg_5607;
wire    ap_CS_fsm_pp1_stage13;
wire    ap_block_state17_pp1_stage13_iter0;
wire    ap_block_pp1_stage13_11001;
wire   [31:0] zext_ln43_10_fu_2830_p1;
wire   [0:0] icmp_ln68_10_fu_2834_p2;
wire   [16:0] west_11_fu_2862_p2;
reg   [16:0] west_11_reg_5621;
wire   [16:0] max_value_57_fu_2884_p3;
reg   [16:0] max_value_57_reg_5627;
wire   [15:0] trunc_ln43_11_fu_2892_p1;
reg   [15:0] trunc_ln43_11_reg_5632;
wire   [16:0] northwest_12_fu_2908_p2;
reg   [16:0] northwest_12_reg_5637;
wire   [16:0] add_ln38_12_fu_2914_p2;
reg   [16:0] add_ln38_12_reg_5643;
wire   [15:0] max_value_167_fu_2930_p3;
reg   [15:0] max_value_167_reg_5653;
wire    ap_CS_fsm_pp1_stage14;
wire    ap_block_state18_pp1_stage14_iter0;
wire    ap_block_pp1_stage14_11001;
wire   [31:0] zext_ln43_11_fu_2937_p1;
wire   [0:0] icmp_ln68_11_fu_2941_p2;
wire   [16:0] west_12_fu_2969_p2;
reg   [16:0] west_12_reg_5667;
wire   [16:0] max_value_62_fu_2991_p3;
reg   [16:0] max_value_62_reg_5673;
wire   [15:0] trunc_ln43_12_fu_2999_p1;
reg   [15:0] trunc_ln43_12_reg_5678;
wire   [16:0] northwest_13_fu_3015_p2;
reg   [16:0] northwest_13_reg_5683;
wire   [16:0] add_ln38_13_fu_3021_p2;
reg   [16:0] add_ln38_13_reg_5689;
wire   [15:0] max_value_168_fu_3037_p3;
reg   [15:0] max_value_168_reg_5699;
wire    ap_CS_fsm_pp1_stage15;
wire    ap_block_state19_pp1_stage15_iter0;
wire    ap_block_pp1_stage15_11001;
wire   [31:0] zext_ln43_12_fu_3044_p1;
wire   [0:0] icmp_ln68_12_fu_3048_p2;
wire   [16:0] west_13_fu_3076_p2;
reg   [16:0] west_13_reg_5713;
wire   [16:0] max_value_67_fu_3098_p3;
reg   [16:0] max_value_67_reg_5719;
wire   [15:0] trunc_ln43_13_fu_3106_p1;
reg   [15:0] trunc_ln43_13_reg_5724;
wire   [16:0] northwest_14_fu_3122_p2;
reg   [16:0] northwest_14_reg_5729;
wire   [16:0] add_ln38_14_fu_3128_p2;
reg   [16:0] add_ln38_14_reg_5735;
wire   [15:0] max_value_169_fu_3144_p3;
reg   [15:0] max_value_169_reg_5745;
wire    ap_CS_fsm_pp1_stage16;
wire    ap_block_state20_pp1_stage16_iter0;
wire    ap_block_pp1_stage16_11001;
wire   [31:0] zext_ln43_13_fu_3151_p1;
wire   [0:0] icmp_ln68_13_fu_3155_p2;
wire   [16:0] west_14_fu_3183_p2;
reg   [16:0] west_14_reg_5759;
wire   [16:0] max_value_72_fu_3205_p3;
reg   [16:0] max_value_72_reg_5765;
wire   [15:0] trunc_ln43_14_fu_3213_p1;
reg   [15:0] trunc_ln43_14_reg_5770;
wire   [16:0] northwest_15_fu_3229_p2;
reg   [16:0] northwest_15_reg_5775;
wire   [16:0] add_ln38_15_fu_3235_p2;
reg   [16:0] add_ln38_15_reg_5781;
wire   [15:0] max_value_170_fu_3251_p3;
reg   [15:0] max_value_170_reg_5791;
wire    ap_CS_fsm_pp1_stage17;
wire    ap_block_state21_pp1_stage17_iter0;
wire    ap_block_pp1_stage17_11001;
wire   [31:0] zext_ln43_14_fu_3258_p1;
wire   [0:0] icmp_ln68_14_fu_3262_p2;
wire   [16:0] west_15_fu_3290_p2;
reg   [16:0] west_15_reg_5805;
wire   [16:0] max_value_77_fu_3312_p3;
reg   [16:0] max_value_77_reg_5811;
wire   [15:0] trunc_ln43_15_fu_3320_p1;
reg   [15:0] trunc_ln43_15_reg_5816;
wire   [16:0] northwest_16_fu_3336_p2;
reg   [16:0] northwest_16_reg_5821;
wire   [16:0] add_ln38_16_fu_3342_p2;
reg   [16:0] add_ln38_16_reg_5827;
wire   [15:0] max_value_171_fu_3358_p3;
reg   [15:0] max_value_171_reg_5837;
wire    ap_CS_fsm_pp1_stage18;
wire    ap_block_state22_pp1_stage18_iter0;
wire    ap_block_pp1_stage18_11001;
wire   [31:0] zext_ln43_15_fu_3365_p1;
wire   [0:0] icmp_ln68_15_fu_3369_p2;
wire   [16:0] west_16_fu_3397_p2;
reg   [16:0] west_16_reg_5851;
wire   [16:0] max_value_82_fu_3419_p3;
reg   [16:0] max_value_82_reg_5857;
wire   [15:0] trunc_ln43_16_fu_3427_p1;
reg   [15:0] trunc_ln43_16_reg_5862;
wire   [16:0] northwest_17_fu_3443_p2;
reg   [16:0] northwest_17_reg_5867;
wire   [16:0] add_ln38_17_fu_3449_p2;
reg   [16:0] add_ln38_17_reg_5873;
wire   [15:0] max_value_172_fu_3465_p3;
reg   [15:0] max_value_172_reg_5883;
wire    ap_CS_fsm_pp1_stage19;
wire    ap_block_state23_pp1_stage19_iter0;
wire    ap_block_pp1_stage19_11001;
wire   [31:0] zext_ln43_16_fu_3472_p1;
wire   [0:0] icmp_ln68_16_fu_3476_p2;
wire   [16:0] west_17_fu_3504_p2;
reg   [16:0] west_17_reg_5897;
wire   [16:0] max_value_87_fu_3526_p3;
reg   [16:0] max_value_87_reg_5903;
wire   [15:0] trunc_ln43_17_fu_3534_p1;
reg   [15:0] trunc_ln43_17_reg_5908;
wire   [16:0] northwest_18_fu_3550_p2;
reg   [16:0] northwest_18_reg_5913;
wire   [16:0] add_ln38_18_fu_3556_p2;
reg   [16:0] add_ln38_18_reg_5919;
wire   [15:0] max_value_173_fu_3572_p3;
reg   [15:0] max_value_173_reg_5929;
wire    ap_CS_fsm_pp1_stage20;
wire    ap_block_state24_pp1_stage20_iter0;
wire    ap_block_pp1_stage20_11001;
wire   [31:0] zext_ln43_17_fu_3579_p1;
wire   [0:0] icmp_ln68_17_fu_3583_p2;
wire   [16:0] west_18_fu_3611_p2;
reg   [16:0] west_18_reg_5943;
wire   [16:0] max_value_92_fu_3633_p3;
reg   [16:0] max_value_92_reg_5949;
wire   [15:0] trunc_ln43_18_fu_3641_p1;
reg   [15:0] trunc_ln43_18_reg_5954;
wire   [16:0] northwest_19_fu_3657_p2;
reg   [16:0] northwest_19_reg_5959;
wire   [16:0] add_ln38_19_fu_3663_p2;
reg   [16:0] add_ln38_19_reg_5965;
wire   [15:0] max_value_174_fu_3679_p3;
reg   [15:0] max_value_174_reg_5975;
wire    ap_CS_fsm_pp1_stage21;
wire    ap_block_state25_pp1_stage21_iter0;
wire    ap_block_pp1_stage21_11001;
wire   [31:0] zext_ln43_18_fu_3686_p1;
wire   [0:0] icmp_ln68_18_fu_3690_p2;
wire   [16:0] west_19_fu_3718_p2;
reg   [16:0] west_19_reg_5989;
wire   [16:0] max_value_97_fu_3740_p3;
reg   [16:0] max_value_97_reg_5995;
wire   [15:0] trunc_ln43_19_fu_3748_p1;
reg   [15:0] trunc_ln43_19_reg_6000;
wire   [16:0] northwest_20_fu_3764_p2;
reg   [16:0] northwest_20_reg_6005;
wire   [16:0] add_ln38_20_fu_3770_p2;
reg   [16:0] add_ln38_20_reg_6011;
wire   [15:0] max_value_175_fu_3786_p3;
reg   [15:0] max_value_175_reg_6021;
wire    ap_CS_fsm_pp1_stage22;
wire    ap_block_state26_pp1_stage22_iter0;
wire    ap_block_pp1_stage22_11001;
wire   [31:0] zext_ln43_19_fu_3793_p1;
wire   [0:0] icmp_ln68_19_fu_3797_p2;
wire   [16:0] west_20_fu_3825_p2;
reg   [16:0] west_20_reg_6035;
wire   [16:0] max_value_102_fu_3847_p3;
reg   [16:0] max_value_102_reg_6041;
wire   [15:0] trunc_ln43_20_fu_3855_p1;
reg   [15:0] trunc_ln43_20_reg_6046;
wire   [16:0] northwest_21_fu_3871_p2;
reg   [16:0] northwest_21_reg_6051;
wire   [16:0] add_ln38_21_fu_3877_p2;
reg   [16:0] add_ln38_21_reg_6057;
wire   [15:0] max_value_176_fu_3893_p3;
reg   [15:0] max_value_176_reg_6067;
wire    ap_CS_fsm_pp1_stage23;
wire    ap_block_state27_pp1_stage23_iter0;
wire    ap_block_pp1_stage23_11001;
wire   [31:0] zext_ln43_20_fu_3900_p1;
wire   [0:0] icmp_ln68_20_fu_3904_p2;
wire   [16:0] west_21_fu_3932_p2;
reg   [16:0] west_21_reg_6081;
wire   [16:0] max_value_107_fu_3954_p3;
reg   [16:0] max_value_107_reg_6087;
wire   [15:0] trunc_ln43_21_fu_3962_p1;
reg   [15:0] trunc_ln43_21_reg_6092;
wire   [16:0] northwest_22_fu_3978_p2;
reg   [16:0] northwest_22_reg_6097;
wire   [16:0] add_ln38_22_fu_3984_p2;
reg   [16:0] add_ln38_22_reg_6103;
wire   [15:0] max_value_177_fu_4000_p3;
reg   [15:0] max_value_177_reg_6113;
wire    ap_CS_fsm_pp1_stage24;
wire    ap_block_state28_pp1_stage24_iter0;
wire    ap_block_pp1_stage24_11001;
wire   [31:0] zext_ln43_21_fu_4007_p1;
wire   [0:0] icmp_ln68_21_fu_4011_p2;
wire   [16:0] west_22_fu_4039_p2;
reg   [16:0] west_22_reg_6127;
wire   [16:0] max_value_112_fu_4061_p3;
reg   [16:0] max_value_112_reg_6133;
wire   [15:0] trunc_ln43_22_fu_4069_p1;
reg   [15:0] trunc_ln43_22_reg_6138;
wire   [16:0] northwest_23_fu_4085_p2;
reg   [16:0] northwest_23_reg_6143;
wire   [16:0] add_ln38_23_fu_4091_p2;
reg   [16:0] add_ln38_23_reg_6149;
wire   [15:0] max_value_178_fu_4107_p3;
reg   [15:0] max_value_178_reg_6159;
wire    ap_CS_fsm_pp1_stage25;
wire    ap_block_state29_pp1_stage25_iter0;
wire    ap_block_pp1_stage25_11001;
wire   [31:0] zext_ln43_22_fu_4114_p1;
wire   [0:0] icmp_ln68_22_fu_4118_p2;
wire   [16:0] west_23_fu_4146_p2;
reg   [16:0] west_23_reg_6173;
wire   [16:0] max_value_117_fu_4168_p3;
reg   [16:0] max_value_117_reg_6179;
wire   [15:0] trunc_ln43_23_fu_4176_p1;
reg   [15:0] trunc_ln43_23_reg_6184;
wire   [16:0] northwest_24_fu_4192_p2;
reg   [16:0] northwest_24_reg_6189;
wire   [16:0] add_ln38_24_fu_4198_p2;
reg   [16:0] add_ln38_24_reg_6195;
wire   [15:0] max_value_179_fu_4214_p3;
reg   [15:0] max_value_179_reg_6205;
wire    ap_CS_fsm_pp1_stage26;
wire    ap_block_state30_pp1_stage26_iter0;
wire    ap_block_pp1_stage26_11001;
wire   [31:0] zext_ln43_23_fu_4221_p1;
wire   [0:0] icmp_ln68_23_fu_4225_p2;
wire   [16:0] west_24_fu_4253_p2;
reg   [16:0] west_24_reg_6219;
wire   [16:0] max_value_122_fu_4275_p3;
reg   [16:0] max_value_122_reg_6225;
wire   [15:0] trunc_ln43_24_fu_4283_p1;
reg   [15:0] trunc_ln43_24_reg_6230;
wire   [16:0] northwest_25_fu_4299_p2;
reg   [16:0] northwest_25_reg_6235;
wire   [16:0] add_ln38_25_fu_4305_p2;
reg   [16:0] add_ln38_25_reg_6241;
wire   [15:0] max_value_180_fu_4321_p3;
reg   [15:0] max_value_180_reg_6251;
wire    ap_CS_fsm_pp1_stage27;
wire    ap_block_state31_pp1_stage27_iter0;
wire    ap_block_pp1_stage27_11001;
wire   [31:0] zext_ln43_24_fu_4328_p1;
wire   [0:0] icmp_ln68_24_fu_4332_p2;
wire   [16:0] west_25_fu_4360_p2;
reg   [16:0] west_25_reg_6265;
wire   [16:0] max_value_127_fu_4382_p3;
reg   [16:0] max_value_127_reg_6271;
wire   [15:0] trunc_ln43_25_fu_4390_p1;
reg   [15:0] trunc_ln43_25_reg_6276;
wire   [16:0] northwest_26_fu_4406_p2;
reg   [16:0] northwest_26_reg_6281;
wire   [16:0] add_ln38_26_fu_4412_p2;
reg   [16:0] add_ln38_26_reg_6287;
wire   [15:0] max_value_181_fu_4428_p3;
reg   [15:0] max_value_181_reg_6297;
wire    ap_CS_fsm_pp1_stage28;
wire    ap_block_state32_pp1_stage28_iter0;
wire    ap_block_pp1_stage28_11001;
wire   [31:0] zext_ln43_25_fu_4435_p1;
wire   [0:0] icmp_ln68_25_fu_4439_p2;
wire   [16:0] west_26_fu_4467_p2;
reg   [16:0] west_26_reg_6311;
wire   [16:0] max_value_132_fu_4489_p3;
reg   [16:0] max_value_132_reg_6317;
wire   [15:0] trunc_ln43_26_fu_4497_p1;
reg   [15:0] trunc_ln43_26_reg_6322;
wire   [16:0] northwest_27_fu_4513_p2;
reg   [16:0] northwest_27_reg_6327;
wire   [16:0] add_ln38_27_fu_4519_p2;
reg   [16:0] add_ln38_27_reg_6333;
wire   [15:0] max_value_182_fu_4535_p3;
reg   [15:0] max_value_182_reg_6343;
wire    ap_CS_fsm_pp1_stage29;
wire    ap_block_state33_pp1_stage29_iter0;
wire    ap_block_pp1_stage29_11001;
wire   [31:0] zext_ln43_26_fu_4542_p1;
wire   [0:0] icmp_ln68_26_fu_4546_p2;
wire   [16:0] west_27_fu_4574_p2;
reg   [16:0] west_27_reg_6357;
wire   [16:0] max_value_137_fu_4596_p3;
reg   [16:0] max_value_137_reg_6363;
wire   [15:0] trunc_ln43_27_fu_4604_p1;
reg   [15:0] trunc_ln43_27_reg_6368;
wire   [16:0] northwest_28_fu_4620_p2;
reg   [16:0] northwest_28_reg_6373;
wire   [16:0] add_ln38_28_fu_4626_p2;
reg   [16:0] add_ln38_28_reg_6379;
wire   [15:0] max_value_183_fu_4642_p3;
reg   [15:0] max_value_183_reg_6389;
wire    ap_CS_fsm_pp1_stage30;
wire    ap_block_state34_pp1_stage30_iter0;
wire    ap_block_pp1_stage30_11001;
wire   [31:0] zext_ln43_27_fu_4649_p1;
wire   [0:0] icmp_ln68_27_fu_4653_p2;
wire   [16:0] west_28_fu_4681_p2;
reg   [16:0] west_28_reg_6403;
wire   [16:0] max_value_142_fu_4703_p3;
reg   [16:0] max_value_142_reg_6409;
wire   [15:0] trunc_ln43_28_fu_4711_p1;
reg   [15:0] trunc_ln43_28_reg_6414;
wire   [16:0] northwest_29_fu_4727_p2;
reg   [16:0] northwest_29_reg_6419;
wire   [16:0] add_ln38_29_fu_4733_p2;
reg   [16:0] add_ln38_29_reg_6425;
wire   [16:0] add_ln38_30_fu_4744_p2;
reg   [16:0] add_ln38_30_reg_6435;
wire   [15:0] max_value_184_fu_4755_p3;
reg   [15:0] max_value_184_reg_6441;
wire    ap_CS_fsm_pp1_stage31;
wire    ap_block_state35_pp1_stage31_iter0;
wire    ap_block_pp1_stage31_11001;
wire   [31:0] zext_ln43_28_fu_4762_p1;
wire   [0:0] icmp_ln68_28_fu_4766_p2;
wire  signed [16:0] west_29_fu_4794_p2;
reg  signed [16:0] west_29_reg_6455;
wire   [16:0] max_value_147_fu_4816_p3;
reg   [16:0] max_value_147_reg_6460;
wire   [15:0] trunc_ln43_29_fu_4824_p1;
reg   [15:0] trunc_ln43_29_reg_6465;
wire   [17:0] northwest_30_fu_4840_p2;
reg   [17:0] northwest_30_reg_6470;
wire   [15:0] max_value_185_fu_4858_p3;
reg   [15:0] max_value_185_reg_6481;
reg    ap_enable_reg_pp1_iter1;
wire   [31:0] zext_ln43_29_fu_4865_p1;
wire   [0:0] icmp_ln68_29_fu_4869_p2;
wire  signed [16:0] west_30_fu_4897_p2;
reg  signed [16:0] west_30_reg_6495;
wire   [17:0] max_value_152_fu_4925_p3;
reg   [17:0] max_value_152_reg_6501;
wire   [16:0] trunc_ln43_30_fu_4933_p1;
reg   [16:0] trunc_ln43_30_reg_6506;
wire   [0:0] grp_fu_1608_p2;
reg   [0:0] icmp_ln38_31_reg_6511;
wire   [31:0] zext_ln43_30_fu_4949_p1;
wire   [15:0] diag_array_3_fu_4953_p1;
reg   [15:0] diag_array_3_reg_6521;
wire   [0:0] icmp_ln68_30_fu_4957_p2;
wire   [0:0] icmp_ln46_31_fu_4988_p2;
reg   [0:0] icmp_ln46_31_reg_6530;
wire   [16:0] max_value_155_fu_4993_p3;
reg   [16:0] max_value_155_reg_6535;
wire   [15:0] trunc_ln43_31_fu_5000_p1;
reg   [15:0] trunc_ln43_31_reg_6540;
wire   [15:0] max_value_187_fu_5009_p3;
wire    ap_CS_fsm_state3;
wire    ap_block_pp1_stage31_subdone;
reg    ap_condition_pp1_flush_enable;
wire    ap_block_pp1_stage0_subdone;
reg   [16:0] database_buff_address0;
reg    database_buff_ce0;
reg    database_buff_we0;
wire   [7:0] database_buff_q0;
reg   [16:0] loop_index_reg_466;
wire   [0:0] exitcond3284_fu_1619_p2;
reg   [16:0] ap_phi_mux_k_phi_fu_481_p4;
wire    ap_block_pp1_stage0;
reg   [15:0] ap_phi_mux_diag_array_2_63_phi_fu_493_p4;
wire    ap_block_pp1_stage1;
reg   [15:0] ap_phi_mux_diag_array_1_30_phi_fu_504_p4;
reg   [15:0] ap_phi_mux_diag_array_1_29_phi_fu_528_p4;
wire    ap_block_pp1_stage2;
reg   [31:0] ap_phi_mux_global_max_64_phi_fu_1600_p4;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_2_reg_595;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_4_reg_630;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_6_reg_665;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_8_reg_700;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_10_reg_735;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_12_reg_770;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_14_reg_805;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_16_reg_840;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_18_reg_875;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_20_reg_910;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_22_reg_945;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_24_reg_980;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_26_reg_1015;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_28_reg_1050;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_30_reg_1085;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_32_reg_1120;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_34_reg_1155;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_36_reg_1190;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_38_reg_1225;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_40_reg_1260;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_42_reg_1295;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_44_reg_1330;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_46_reg_1365;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_48_reg_1400;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_50_reg_1435;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_52_reg_1470;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_54_reg_1505;
reg   [31:0] ap_phi_reg_pp1_iter0_global_max_56_reg_1540;
wire   [31:0] ap_phi_reg_pp1_iter0_global_max_58_reg_1564;
reg   [31:0] ap_phi_reg_pp1_iter1_global_max_58_reg_1564;
wire   [31:0] ap_phi_reg_pp1_iter0_global_max_60_reg_1575;
reg   [31:0] ap_phi_reg_pp1_iter1_global_max_60_reg_1575;
wire   [31:0] ap_phi_reg_pp1_iter0_global_max_62_reg_1586;
reg   [31:0] ap_phi_reg_pp1_iter1_global_max_62_reg_1586;
wire   [31:0] zext_ln56_fu_5016_p1;
wire   [31:0] ap_phi_reg_pp1_iter1_global_max_64_reg_1596;
wire   [0:0] icmp_ln68_31_fu_5047_p2;
wire   [63:0] loop_index_cast_fu_1625_p1;
wire   [63:0] zext_ln34_fu_1636_p1;
wire   [63:0] zext_ln38_fu_1675_p1;
wire   [63:0] zext_ln38_1_fu_1742_p1;
wire   [63:0] zext_ln38_2_fu_1850_p1;
wire    ap_block_pp1_stage3;
wire   [63:0] zext_ln38_3_fu_1957_p1;
wire    ap_block_pp1_stage4;
wire   [63:0] zext_ln38_4_fu_2064_p1;
wire    ap_block_pp1_stage5;
wire   [63:0] zext_ln38_5_fu_2171_p1;
wire    ap_block_pp1_stage6;
wire   [63:0] zext_ln38_6_fu_2278_p1;
wire    ap_block_pp1_stage7;
wire   [63:0] zext_ln38_7_fu_2385_p1;
wire    ap_block_pp1_stage8;
wire   [63:0] zext_ln38_8_fu_2492_p1;
wire    ap_block_pp1_stage9;
wire   [63:0] zext_ln38_9_fu_2599_p1;
wire    ap_block_pp1_stage10;
wire   [63:0] zext_ln38_10_fu_2706_p1;
wire    ap_block_pp1_stage11;
wire   [63:0] zext_ln38_11_fu_2813_p1;
wire    ap_block_pp1_stage12;
wire   [63:0] zext_ln38_12_fu_2920_p1;
wire    ap_block_pp1_stage13;
wire   [63:0] zext_ln38_13_fu_3027_p1;
wire    ap_block_pp1_stage14;
wire   [63:0] zext_ln38_14_fu_3134_p1;
wire    ap_block_pp1_stage15;
wire   [63:0] zext_ln38_15_fu_3241_p1;
wire    ap_block_pp1_stage16;
wire   [63:0] zext_ln38_16_fu_3348_p1;
wire    ap_block_pp1_stage17;
wire   [63:0] zext_ln38_17_fu_3455_p1;
wire    ap_block_pp1_stage18;
wire   [63:0] zext_ln38_18_fu_3562_p1;
wire    ap_block_pp1_stage19;
wire   [63:0] zext_ln38_19_fu_3669_p1;
wire    ap_block_pp1_stage20;
wire   [63:0] zext_ln38_20_fu_3776_p1;
wire    ap_block_pp1_stage21;
wire   [63:0] zext_ln38_21_fu_3883_p1;
wire    ap_block_pp1_stage22;
wire   [63:0] zext_ln38_22_fu_3990_p1;
wire    ap_block_pp1_stage23;
wire   [63:0] zext_ln38_23_fu_4097_p1;
wire    ap_block_pp1_stage24;
wire   [63:0] zext_ln38_24_fu_4204_p1;
wire    ap_block_pp1_stage25;
wire   [63:0] zext_ln38_25_fu_4311_p1;
wire    ap_block_pp1_stage26;
wire   [63:0] zext_ln38_26_fu_4418_p1;
wire    ap_block_pp1_stage27;
wire   [63:0] zext_ln38_27_fu_4525_p1;
wire    ap_block_pp1_stage28;
wire   [63:0] zext_ln38_28_fu_4632_p1;
wire    ap_block_pp1_stage29;
wire   [63:0] zext_ln38_29_fu_4739_p1;
wire    ap_block_pp1_stage30;
wire   [63:0] zext_ln38_30_fu_4846_p1;
wire    ap_block_pp1_stage31;
wire   [31:0] zext_ln70_fu_1783_p1;
wire    ap_block_pp1_stage3_01001;
wire   [31:0] zext_ln70_1_fu_1890_p1;
wire    ap_block_pp1_stage4_01001;
wire   [31:0] zext_ln70_2_fu_1997_p1;
wire    ap_block_pp1_stage5_01001;
wire   [31:0] zext_ln70_3_fu_2104_p1;
wire    ap_block_pp1_stage6_01001;
wire   [31:0] zext_ln70_4_fu_2211_p1;
wire    ap_block_pp1_stage7_01001;
wire   [31:0] zext_ln70_5_fu_2318_p1;
wire    ap_block_pp1_stage8_01001;
wire   [31:0] zext_ln70_6_fu_2425_p1;
wire    ap_block_pp1_stage9_01001;
wire   [31:0] zext_ln70_7_fu_2532_p1;
wire    ap_block_pp1_stage10_01001;
wire   [31:0] zext_ln70_8_fu_2639_p1;
wire    ap_block_pp1_stage11_01001;
wire   [31:0] zext_ln70_9_fu_2746_p1;
wire    ap_block_pp1_stage12_01001;
wire   [31:0] zext_ln70_10_fu_2853_p1;
wire    ap_block_pp1_stage13_01001;
wire   [31:0] zext_ln70_11_fu_2960_p1;
wire    ap_block_pp1_stage14_01001;
wire   [31:0] zext_ln70_12_fu_3067_p1;
wire    ap_block_pp1_stage15_01001;
wire   [31:0] zext_ln70_13_fu_3174_p1;
wire    ap_block_pp1_stage16_01001;
wire   [31:0] zext_ln70_14_fu_3281_p1;
wire    ap_block_pp1_stage17_01001;
wire   [31:0] zext_ln70_15_fu_3388_p1;
wire    ap_block_pp1_stage18_01001;
wire   [31:0] zext_ln70_16_fu_3495_p1;
wire    ap_block_pp1_stage19_01001;
wire   [31:0] zext_ln70_17_fu_3602_p1;
wire    ap_block_pp1_stage20_01001;
wire   [31:0] zext_ln70_18_fu_3709_p1;
wire    ap_block_pp1_stage21_01001;
wire   [31:0] zext_ln70_19_fu_3816_p1;
wire    ap_block_pp1_stage22_01001;
wire   [31:0] zext_ln70_20_fu_3923_p1;
wire    ap_block_pp1_stage23_01001;
wire   [31:0] zext_ln70_21_fu_4030_p1;
wire    ap_block_pp1_stage24_01001;
wire   [31:0] zext_ln70_22_fu_4137_p1;
wire    ap_block_pp1_stage25_01001;
wire   [31:0] zext_ln70_23_fu_4244_p1;
wire    ap_block_pp1_stage26_01001;
wire   [31:0] zext_ln70_24_fu_4351_p1;
wire    ap_block_pp1_stage27_01001;
wire   [31:0] zext_ln70_25_fu_4458_p1;
wire    ap_block_pp1_stage28_01001;
wire   [31:0] zext_ln70_26_fu_4565_p1;
wire    ap_block_pp1_stage29_01001;
wire   [31:0] zext_ln70_27_fu_4672_p1;
wire    ap_block_pp1_stage30_01001;
wire   [31:0] zext_ln70_28_fu_4785_p1;
wire    ap_block_pp1_stage31_01001;
wire   [31:0] zext_ln70_29_fu_4888_p1;
wire    ap_block_pp1_stage0_01001;
wire   [31:0] zext_ln70_30_fu_4976_p1;
wire    ap_block_pp1_stage1_01001;
wire   [31:0] zext_ln70_31_fu_5060_p1;
wire    ap_block_pp1_stage2_01001;
wire  signed [16:0] sext_ln39_fu_1647_p1;
wire   [16:0] select_ln40_fu_1657_p3;
wire  signed [16:0] sext_ln40_fu_1665_p1;
wire  signed [16:0] sext_ln41_fu_1680_p1;
wire   [0:0] icmp_ln46_fu_1690_p2;
wire   [16:0] max_value_2_fu_1694_p3;
wire   [0:0] icmp_ln51_fu_1700_p2;
wire   [16:0] select_ln40_1_fu_1718_p3;
wire  signed [16:0] sext_ln40_1_fu_1726_p1;
wire   [0:0] icmp_ln56_fu_1747_p2;
wire   [21:0] shl_ln_fu_1769_p3;
wire   [21:0] or_ln70_fu_1777_p2;
wire  signed [16:0] sext_ln41_1_fu_1788_p1;
wire   [0:0] icmp_ln46_1_fu_1798_p2;
wire   [16:0] max_value_5_fu_1802_p3;
wire   [0:0] icmp_ln51_1_fu_1808_p2;
wire   [16:0] select_ln40_2_fu_1826_p3;
wire  signed [16:0] sext_ln40_2_fu_1834_p1;
wire   [0:0] icmp_ln56_1_fu_1855_p2;
wire   [21:0] shl_ln70_1_fu_1877_p3;
wire   [21:0] or_ln70_1_fu_1884_p2;
wire  signed [16:0] sext_ln41_2_fu_1895_p1;
wire   [0:0] icmp_ln46_2_fu_1905_p2;
wire   [16:0] max_value_10_fu_1909_p3;
wire   [0:0] icmp_ln51_2_fu_1915_p2;
wire   [16:0] select_ln40_3_fu_1933_p3;
wire  signed [16:0] sext_ln40_3_fu_1941_p1;
wire   [0:0] icmp_ln56_2_fu_1962_p2;
wire   [21:0] shl_ln70_2_fu_1984_p3;
wire   [21:0] or_ln70_2_fu_1991_p2;
wire  signed [16:0] sext_ln41_3_fu_2002_p1;
wire   [0:0] icmp_ln46_3_fu_2012_p2;
wire   [16:0] max_value_15_fu_2016_p3;
wire   [0:0] icmp_ln51_3_fu_2022_p2;
wire   [16:0] select_ln40_4_fu_2040_p3;
wire  signed [16:0] sext_ln40_4_fu_2048_p1;
wire   [0:0] icmp_ln56_3_fu_2069_p2;
wire   [21:0] shl_ln70_3_fu_2091_p3;
wire   [21:0] or_ln70_3_fu_2098_p2;
wire  signed [16:0] sext_ln41_4_fu_2109_p1;
wire   [0:0] icmp_ln46_4_fu_2119_p2;
wire   [16:0] max_value_20_fu_2123_p3;
wire   [0:0] icmp_ln51_4_fu_2129_p2;
wire   [16:0] select_ln40_5_fu_2147_p3;
wire  signed [16:0] sext_ln40_5_fu_2155_p1;
wire   [0:0] icmp_ln56_4_fu_2176_p2;
wire   [21:0] shl_ln70_4_fu_2198_p3;
wire   [21:0] or_ln70_4_fu_2205_p2;
wire  signed [16:0] sext_ln41_5_fu_2216_p1;
wire   [0:0] icmp_ln46_5_fu_2226_p2;
wire   [16:0] max_value_25_fu_2230_p3;
wire   [0:0] icmp_ln51_5_fu_2236_p2;
wire   [16:0] select_ln40_6_fu_2254_p3;
wire  signed [16:0] sext_ln40_6_fu_2262_p1;
wire   [0:0] icmp_ln56_5_fu_2283_p2;
wire   [21:0] shl_ln70_5_fu_2305_p3;
wire   [21:0] or_ln70_5_fu_2312_p2;
wire  signed [16:0] sext_ln41_6_fu_2323_p1;
wire   [0:0] icmp_ln46_6_fu_2333_p2;
wire   [16:0] max_value_30_fu_2337_p3;
wire   [0:0] icmp_ln51_6_fu_2343_p2;
wire   [16:0] select_ln40_7_fu_2361_p3;
wire  signed [16:0] sext_ln40_7_fu_2369_p1;
wire   [0:0] icmp_ln56_6_fu_2390_p2;
wire   [21:0] shl_ln70_6_fu_2412_p3;
wire   [21:0] or_ln70_6_fu_2419_p2;
wire  signed [16:0] sext_ln41_7_fu_2430_p1;
wire   [0:0] icmp_ln46_7_fu_2440_p2;
wire   [16:0] max_value_35_fu_2444_p3;
wire   [0:0] icmp_ln51_7_fu_2450_p2;
wire   [16:0] select_ln40_8_fu_2468_p3;
wire  signed [16:0] sext_ln40_8_fu_2476_p1;
wire   [0:0] icmp_ln56_7_fu_2497_p2;
wire   [21:0] shl_ln70_7_fu_2519_p3;
wire   [21:0] or_ln70_7_fu_2526_p2;
wire  signed [16:0] sext_ln41_8_fu_2537_p1;
wire   [0:0] icmp_ln46_8_fu_2547_p2;
wire   [16:0] max_value_40_fu_2551_p3;
wire   [0:0] icmp_ln51_8_fu_2557_p2;
wire   [16:0] select_ln40_9_fu_2575_p3;
wire  signed [16:0] sext_ln40_9_fu_2583_p1;
wire   [0:0] icmp_ln56_8_fu_2604_p2;
wire   [21:0] shl_ln70_8_fu_2626_p3;
wire   [21:0] or_ln70_8_fu_2633_p2;
wire  signed [16:0] sext_ln41_9_fu_2644_p1;
wire   [0:0] icmp_ln46_9_fu_2654_p2;
wire   [16:0] max_value_45_fu_2658_p3;
wire   [0:0] icmp_ln51_9_fu_2664_p2;
wire   [16:0] select_ln40_10_fu_2682_p3;
wire  signed [16:0] sext_ln40_10_fu_2690_p1;
wire   [0:0] icmp_ln56_9_fu_2711_p2;
wire   [21:0] shl_ln70_9_fu_2733_p3;
wire   [21:0] or_ln70_9_fu_2740_p2;
wire  signed [16:0] sext_ln41_10_fu_2751_p1;
wire   [0:0] icmp_ln46_10_fu_2761_p2;
wire   [16:0] max_value_50_fu_2765_p3;
wire   [0:0] icmp_ln51_10_fu_2771_p2;
wire   [16:0] select_ln40_11_fu_2789_p3;
wire  signed [16:0] sext_ln40_11_fu_2797_p1;
wire   [0:0] icmp_ln56_10_fu_2818_p2;
wire   [21:0] shl_ln70_s_fu_2840_p3;
wire   [21:0] or_ln70_10_fu_2847_p2;
wire  signed [16:0] sext_ln41_11_fu_2858_p1;
wire   [0:0] icmp_ln46_11_fu_2868_p2;
wire   [16:0] max_value_55_fu_2872_p3;
wire   [0:0] icmp_ln51_11_fu_2878_p2;
wire   [16:0] select_ln40_12_fu_2896_p3;
wire  signed [16:0] sext_ln40_12_fu_2904_p1;
wire   [0:0] icmp_ln56_11_fu_2925_p2;
wire   [21:0] shl_ln70_10_fu_2947_p3;
wire   [21:0] or_ln70_11_fu_2954_p2;
wire  signed [16:0] sext_ln41_12_fu_2965_p1;
wire   [0:0] icmp_ln46_12_fu_2975_p2;
wire   [16:0] max_value_60_fu_2979_p3;
wire   [0:0] icmp_ln51_12_fu_2985_p2;
wire   [16:0] select_ln40_13_fu_3003_p3;
wire  signed [16:0] sext_ln40_13_fu_3011_p1;
wire   [0:0] icmp_ln56_12_fu_3032_p2;
wire   [21:0] shl_ln70_11_fu_3054_p3;
wire   [21:0] or_ln70_12_fu_3061_p2;
wire  signed [16:0] sext_ln41_13_fu_3072_p1;
wire   [0:0] icmp_ln46_13_fu_3082_p2;
wire   [16:0] max_value_65_fu_3086_p3;
wire   [0:0] icmp_ln51_13_fu_3092_p2;
wire   [16:0] select_ln40_14_fu_3110_p3;
wire  signed [16:0] sext_ln40_14_fu_3118_p1;
wire   [0:0] icmp_ln56_13_fu_3139_p2;
wire   [21:0] shl_ln70_12_fu_3161_p3;
wire   [21:0] or_ln70_13_fu_3168_p2;
wire  signed [16:0] sext_ln41_14_fu_3179_p1;
wire   [0:0] icmp_ln46_14_fu_3189_p2;
wire   [16:0] max_value_70_fu_3193_p3;
wire   [0:0] icmp_ln51_14_fu_3199_p2;
wire   [16:0] select_ln40_15_fu_3217_p3;
wire  signed [16:0] sext_ln40_15_fu_3225_p1;
wire   [0:0] icmp_ln56_14_fu_3246_p2;
wire   [21:0] shl_ln70_13_fu_3268_p3;
wire   [21:0] or_ln70_14_fu_3275_p2;
wire  signed [16:0] sext_ln41_15_fu_3286_p1;
wire   [0:0] icmp_ln46_15_fu_3296_p2;
wire   [16:0] max_value_75_fu_3300_p3;
wire   [0:0] icmp_ln51_15_fu_3306_p2;
wire   [16:0] select_ln40_16_fu_3324_p3;
wire  signed [16:0] sext_ln40_16_fu_3332_p1;
wire   [0:0] icmp_ln56_15_fu_3353_p2;
wire   [21:0] shl_ln70_14_fu_3375_p3;
wire   [21:0] or_ln70_15_fu_3382_p2;
wire  signed [16:0] sext_ln41_16_fu_3393_p1;
wire   [0:0] icmp_ln46_16_fu_3403_p2;
wire   [16:0] max_value_80_fu_3407_p3;
wire   [0:0] icmp_ln51_16_fu_3413_p2;
wire   [16:0] select_ln40_17_fu_3431_p3;
wire  signed [16:0] sext_ln40_17_fu_3439_p1;
wire   [0:0] icmp_ln56_16_fu_3460_p2;
wire   [21:0] shl_ln70_15_fu_3482_p3;
wire   [21:0] or_ln70_16_fu_3489_p2;
wire  signed [16:0] sext_ln41_17_fu_3500_p1;
wire   [0:0] icmp_ln46_17_fu_3510_p2;
wire   [16:0] max_value_85_fu_3514_p3;
wire   [0:0] icmp_ln51_17_fu_3520_p2;
wire   [16:0] select_ln40_18_fu_3538_p3;
wire  signed [16:0] sext_ln40_18_fu_3546_p1;
wire   [0:0] icmp_ln56_17_fu_3567_p2;
wire   [21:0] shl_ln70_16_fu_3589_p3;
wire   [21:0] or_ln70_17_fu_3596_p2;
wire  signed [16:0] sext_ln41_18_fu_3607_p1;
wire   [0:0] icmp_ln46_18_fu_3617_p2;
wire   [16:0] max_value_90_fu_3621_p3;
wire   [0:0] icmp_ln51_18_fu_3627_p2;
wire   [16:0] select_ln40_19_fu_3645_p3;
wire  signed [16:0] sext_ln40_19_fu_3653_p1;
wire   [0:0] icmp_ln56_18_fu_3674_p2;
wire   [21:0] shl_ln70_17_fu_3696_p3;
wire   [21:0] or_ln70_18_fu_3703_p2;
wire  signed [16:0] sext_ln41_19_fu_3714_p1;
wire   [0:0] icmp_ln46_19_fu_3724_p2;
wire   [16:0] max_value_95_fu_3728_p3;
wire   [0:0] icmp_ln51_19_fu_3734_p2;
wire   [16:0] select_ln40_20_fu_3752_p3;
wire  signed [16:0] sext_ln40_20_fu_3760_p1;
wire   [0:0] icmp_ln56_19_fu_3781_p2;
wire   [21:0] shl_ln70_18_fu_3803_p3;
wire   [21:0] or_ln70_19_fu_3810_p2;
wire  signed [16:0] sext_ln41_20_fu_3821_p1;
wire   [0:0] icmp_ln46_20_fu_3831_p2;
wire   [16:0] max_value_100_fu_3835_p3;
wire   [0:0] icmp_ln51_20_fu_3841_p2;
wire   [16:0] select_ln40_21_fu_3859_p3;
wire  signed [16:0] sext_ln40_21_fu_3867_p1;
wire   [0:0] icmp_ln56_20_fu_3888_p2;
wire   [21:0] shl_ln70_19_fu_3910_p3;
wire   [21:0] or_ln70_20_fu_3917_p2;
wire  signed [16:0] sext_ln41_21_fu_3928_p1;
wire   [0:0] icmp_ln46_21_fu_3938_p2;
wire   [16:0] max_value_105_fu_3942_p3;
wire   [0:0] icmp_ln51_21_fu_3948_p2;
wire   [16:0] select_ln40_22_fu_3966_p3;
wire  signed [16:0] sext_ln40_22_fu_3974_p1;
wire   [0:0] icmp_ln56_21_fu_3995_p2;
wire   [21:0] shl_ln70_20_fu_4017_p3;
wire   [21:0] or_ln70_21_fu_4024_p2;
wire  signed [16:0] sext_ln41_22_fu_4035_p1;
wire   [0:0] icmp_ln46_22_fu_4045_p2;
wire   [16:0] max_value_110_fu_4049_p3;
wire   [0:0] icmp_ln51_22_fu_4055_p2;
wire   [16:0] select_ln40_23_fu_4073_p3;
wire  signed [16:0] sext_ln40_23_fu_4081_p1;
wire   [0:0] icmp_ln56_22_fu_4102_p2;
wire   [21:0] shl_ln70_21_fu_4124_p3;
wire   [21:0] or_ln70_22_fu_4131_p2;
wire  signed [16:0] sext_ln41_23_fu_4142_p1;
wire   [0:0] icmp_ln46_23_fu_4152_p2;
wire   [16:0] max_value_115_fu_4156_p3;
wire   [0:0] icmp_ln51_23_fu_4162_p2;
wire   [16:0] select_ln40_24_fu_4180_p3;
wire  signed [16:0] sext_ln40_24_fu_4188_p1;
wire   [0:0] icmp_ln56_23_fu_4209_p2;
wire   [21:0] shl_ln70_22_fu_4231_p3;
wire   [21:0] or_ln70_23_fu_4238_p2;
wire  signed [16:0] sext_ln41_24_fu_4249_p1;
wire   [0:0] icmp_ln46_24_fu_4259_p2;
wire   [16:0] max_value_120_fu_4263_p3;
wire   [0:0] icmp_ln51_24_fu_4269_p2;
wire   [16:0] select_ln40_25_fu_4287_p3;
wire  signed [16:0] sext_ln40_25_fu_4295_p1;
wire   [0:0] icmp_ln56_24_fu_4316_p2;
wire   [21:0] shl_ln70_23_fu_4338_p3;
wire   [21:0] or_ln70_24_fu_4345_p2;
wire  signed [16:0] sext_ln41_25_fu_4356_p1;
wire   [0:0] icmp_ln46_25_fu_4366_p2;
wire   [16:0] max_value_125_fu_4370_p3;
wire   [0:0] icmp_ln51_25_fu_4376_p2;
wire   [16:0] select_ln40_26_fu_4394_p3;
wire  signed [16:0] sext_ln40_26_fu_4402_p1;
wire   [0:0] icmp_ln56_25_fu_4423_p2;
wire   [21:0] shl_ln70_24_fu_4445_p3;
wire   [21:0] or_ln70_25_fu_4452_p2;
wire  signed [16:0] sext_ln41_26_fu_4463_p1;
wire   [0:0] icmp_ln46_26_fu_4473_p2;
wire   [16:0] max_value_130_fu_4477_p3;
wire   [0:0] icmp_ln51_26_fu_4483_p2;
wire   [16:0] select_ln40_27_fu_4501_p3;
wire  signed [16:0] sext_ln40_27_fu_4509_p1;
wire   [0:0] icmp_ln56_26_fu_4530_p2;
wire   [21:0] shl_ln70_25_fu_4552_p3;
wire   [21:0] or_ln70_26_fu_4559_p2;
wire  signed [16:0] sext_ln41_27_fu_4570_p1;
wire   [0:0] icmp_ln46_27_fu_4580_p2;
wire   [16:0] max_value_135_fu_4584_p3;
wire   [0:0] icmp_ln51_27_fu_4590_p2;
wire   [16:0] select_ln40_28_fu_4608_p3;
wire  signed [16:0] sext_ln40_28_fu_4616_p1;
wire   [0:0] icmp_ln56_27_fu_4637_p2;
wire   [21:0] shl_ln70_26_fu_4659_p3;
wire   [21:0] or_ln70_27_fu_4666_p2;
wire  signed [16:0] sext_ln41_28_fu_4677_p1;
wire   [0:0] icmp_ln46_28_fu_4687_p2;
wire   [16:0] max_value_140_fu_4691_p3;
wire   [0:0] icmp_ln51_28_fu_4697_p2;
wire   [16:0] select_ln40_29_fu_4715_p3;
wire  signed [16:0] sext_ln40_29_fu_4723_p1;
wire   [0:0] icmp_ln56_28_fu_4750_p2;
wire   [21:0] shl_ln70_27_fu_4772_p3;
wire   [21:0] or_ln70_28_fu_4779_p2;
wire  signed [16:0] sext_ln41_29_fu_4790_p1;
wire   [0:0] icmp_ln46_29_fu_4800_p2;
wire   [16:0] max_value_145_fu_4804_p3;
wire   [0:0] icmp_ln51_29_fu_4810_p2;
wire   [17:0] select_ln40_30_fu_4828_p3;
wire   [17:0] zext_ln40_fu_4836_p1;
wire   [0:0] icmp_ln56_29_fu_4853_p2;
wire   [21:0] shl_ln70_28_fu_4875_p3;
wire   [21:0] or_ln70_29_fu_4882_p2;
wire   [16:0] zext_ln41_fu_4893_p1;
wire  signed [17:0] sext_ln41_30_fu_4850_p1;
wire   [0:0] icmp_ln46_30_fu_4907_p2;
wire  signed [17:0] sext_ln41_31_fu_4903_p1;
wire   [17:0] max_value_150_fu_4912_p3;
wire   [0:0] icmp_ln51_30_fu_4919_p2;
wire   [0:0] icmp_ln56_30_fu_4937_p2;
wire   [16:0] max_value_186_fu_4942_p3;
wire   [21:0] shl_ln70_29_fu_4963_p3;
wire   [21:0] or_ln70_30_fu_4970_p2;
wire   [16:0] select_ln43_fu_4981_p3;
wire   [0:0] icmp_ln56_31_fu_5004_p2;
wire   [0:0] or_ln56_fu_5029_p2;
wire   [1:0] select_ln56_fu_5021_p3;
wire   [1:0] direction_fu_5034_p3;
wire   [21:0] shl_ln70_30_fu_5053_p3;
wire    ap_CS_fsm_state39;
reg   [35:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
wire    ap_block_pp1_stage7_subdone;
wire    ap_block_pp1_stage8_subdone;
wire    ap_block_pp1_stage9_subdone;
wire    ap_block_pp1_stage10_subdone;
wire    ap_block_pp1_stage11_subdone;
wire    ap_block_pp1_stage12_subdone;
wire    ap_block_pp1_stage13_subdone;
wire    ap_block_pp1_stage14_subdone;
wire    ap_block_pp1_stage15_subdone;
wire    ap_block_pp1_stage16_subdone;
wire    ap_block_pp1_stage17_subdone;
wire    ap_block_pp1_stage18_subdone;
wire    ap_block_pp1_stage19_subdone;
wire    ap_block_pp1_stage20_subdone;
wire    ap_block_pp1_stage21_subdone;
wire    ap_block_pp1_stage22_subdone;
wire    ap_block_pp1_stage23_subdone;
wire    ap_block_pp1_stage24_subdone;
wire    ap_block_pp1_stage25_subdone;
wire    ap_block_pp1_stage26_subdone;
wire    ap_block_pp1_stage27_subdone;
wire    ap_block_pp1_stage28_subdone;
wire    ap_block_pp1_stage29_subdone;
wire    ap_block_pp1_stage30_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_478;
reg    ap_condition_510;
reg    ap_condition_542;
reg    ap_condition_574;
reg    ap_condition_606;
reg    ap_condition_638;
reg    ap_condition_670;
reg    ap_condition_702;
reg    ap_condition_734;
reg    ap_condition_766;
reg    ap_condition_350;
reg    ap_condition_798;
reg    ap_condition_830;
reg    ap_condition_862;
reg    ap_condition_894;
reg    ap_condition_926;
reg    ap_condition_958;
reg    ap_condition_990;
reg    ap_condition_1022;
reg    ap_condition_1054;
reg    ap_condition_1086;
reg    ap_condition_382;
reg    ap_condition_1118;
reg    ap_condition_1150;
reg    ap_condition_1182;
reg    ap_condition_1214;
reg    ap_condition_414;
reg    ap_condition_446;
reg    ap_condition_1247;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

compute_matrices_database_buff #(
    .DataWidth( 8 ),
    .AddressRange( 65598 ),
    .AddressWidth( 17 ))
database_buff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(database_buff_address0),
    .ce0(database_buff_ce0),
    .we0(database_buff_we0),
    .d0(database),
    .q0(database_buff_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage31_subdone) & (1'b1 == ap_CS_fsm_pp1_stage31)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_478)) begin
        if ((icmp_ln68_4_fu_2192_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_10_reg_735 <= ap_phi_reg_pp1_iter0_global_max_8_reg_700;
        end else if ((icmp_ln68_4_fu_2192_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_10_reg_735 <= zext_ln43_4_fu_2188_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_510)) begin
        if ((icmp_ln68_5_fu_2299_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_12_reg_770 <= ap_phi_reg_pp1_iter0_global_max_10_reg_735;
        end else if ((icmp_ln68_5_fu_2299_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_12_reg_770 <= zext_ln43_5_fu_2295_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_542)) begin
        if ((icmp_ln68_6_fu_2406_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_14_reg_805 <= ap_phi_reg_pp1_iter0_global_max_12_reg_770;
        end else if ((icmp_ln68_6_fu_2406_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_14_reg_805 <= zext_ln43_6_fu_2402_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((icmp_ln68_7_fu_2513_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_16_reg_840 <= ap_phi_reg_pp1_iter0_global_max_14_reg_805;
        end else if ((icmp_ln68_7_fu_2513_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_16_reg_840 <= zext_ln43_7_fu_2509_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_606)) begin
        if ((icmp_ln68_8_fu_2620_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_18_reg_875 <= ap_phi_reg_pp1_iter0_global_max_16_reg_840;
        end else if ((icmp_ln68_8_fu_2620_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_18_reg_875 <= zext_ln43_8_fu_2616_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_638)) begin
        if ((icmp_ln68_9_fu_2727_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_20_reg_910 <= ap_phi_reg_pp1_iter0_global_max_18_reg_875;
        end else if ((icmp_ln68_9_fu_2727_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_20_reg_910 <= zext_ln43_9_fu_2723_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_670)) begin
        if ((icmp_ln68_10_fu_2834_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_22_reg_945 <= ap_phi_reg_pp1_iter0_global_max_20_reg_910;
        end else if ((icmp_ln68_10_fu_2834_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_22_reg_945 <= zext_ln43_10_fu_2830_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_702)) begin
        if ((icmp_ln68_11_fu_2941_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_24_reg_980 <= ap_phi_reg_pp1_iter0_global_max_22_reg_945;
        end else if ((icmp_ln68_11_fu_2941_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_24_reg_980 <= zext_ln43_11_fu_2937_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_734)) begin
        if ((icmp_ln68_12_fu_3048_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_26_reg_1015 <= ap_phi_reg_pp1_iter0_global_max_24_reg_980;
        end else if ((icmp_ln68_12_fu_3048_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_26_reg_1015 <= zext_ln43_12_fu_3044_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_766)) begin
        if ((icmp_ln68_13_fu_3155_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_28_reg_1050 <= ap_phi_reg_pp1_iter0_global_max_26_reg_1015;
        end else if ((icmp_ln68_13_fu_3155_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_28_reg_1050 <= zext_ln43_13_fu_3151_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_350)) begin
        if ((icmp_ln68_fu_1763_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_2_reg_595 <= global_max_reg_559;
        end else if ((icmp_ln68_fu_1763_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_2_reg_595 <= zext_ln43_fu_1759_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_798)) begin
        if ((icmp_ln68_14_fu_3262_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_30_reg_1085 <= ap_phi_reg_pp1_iter0_global_max_28_reg_1050;
        end else if ((icmp_ln68_14_fu_3262_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_30_reg_1085 <= zext_ln43_14_fu_3258_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_830)) begin
        if ((icmp_ln68_15_fu_3369_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_32_reg_1120 <= ap_phi_reg_pp1_iter0_global_max_30_reg_1085;
        end else if ((icmp_ln68_15_fu_3369_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_32_reg_1120 <= zext_ln43_15_fu_3365_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_862)) begin
        if ((icmp_ln68_16_fu_3476_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_34_reg_1155 <= ap_phi_reg_pp1_iter0_global_max_32_reg_1120;
        end else if ((icmp_ln68_16_fu_3476_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_34_reg_1155 <= zext_ln43_16_fu_3472_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_894)) begin
        if ((icmp_ln68_17_fu_3583_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_36_reg_1190 <= ap_phi_reg_pp1_iter0_global_max_34_reg_1155;
        end else if ((icmp_ln68_17_fu_3583_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_36_reg_1190 <= zext_ln43_17_fu_3579_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_926)) begin
        if ((icmp_ln68_18_fu_3690_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_38_reg_1225 <= ap_phi_reg_pp1_iter0_global_max_36_reg_1190;
        end else if ((icmp_ln68_18_fu_3690_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_38_reg_1225 <= zext_ln43_18_fu_3686_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_958)) begin
        if ((icmp_ln68_19_fu_3797_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_40_reg_1260 <= ap_phi_reg_pp1_iter0_global_max_38_reg_1225;
        end else if ((icmp_ln68_19_fu_3797_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_40_reg_1260 <= zext_ln43_19_fu_3793_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_990)) begin
        if ((icmp_ln68_20_fu_3904_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_42_reg_1295 <= ap_phi_reg_pp1_iter0_global_max_40_reg_1260;
        end else if ((icmp_ln68_20_fu_3904_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_42_reg_1295 <= zext_ln43_20_fu_3900_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1022)) begin
        if ((icmp_ln68_21_fu_4011_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_44_reg_1330 <= ap_phi_reg_pp1_iter0_global_max_42_reg_1295;
        end else if ((icmp_ln68_21_fu_4011_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_44_reg_1330 <= zext_ln43_21_fu_4007_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1054)) begin
        if ((icmp_ln68_22_fu_4118_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_46_reg_1365 <= ap_phi_reg_pp1_iter0_global_max_44_reg_1330;
        end else if ((icmp_ln68_22_fu_4118_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_46_reg_1365 <= zext_ln43_22_fu_4114_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1086)) begin
        if ((icmp_ln68_23_fu_4225_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_48_reg_1400 <= ap_phi_reg_pp1_iter0_global_max_46_reg_1365;
        end else if ((icmp_ln68_23_fu_4225_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_48_reg_1400 <= zext_ln43_23_fu_4221_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_382)) begin
        if ((icmp_ln68_1_fu_1871_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_4_reg_630 <= ap_phi_reg_pp1_iter0_global_max_2_reg_595;
        end else if ((icmp_ln68_1_fu_1871_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_4_reg_630 <= zext_ln43_1_fu_1867_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1118)) begin
        if ((icmp_ln68_24_fu_4332_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_50_reg_1435 <= ap_phi_reg_pp1_iter0_global_max_48_reg_1400;
        end else if ((icmp_ln68_24_fu_4332_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_50_reg_1435 <= zext_ln43_24_fu_4328_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1150)) begin
        if ((icmp_ln68_25_fu_4439_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_52_reg_1470 <= ap_phi_reg_pp1_iter0_global_max_50_reg_1435;
        end else if ((icmp_ln68_25_fu_4439_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_52_reg_1470 <= zext_ln43_25_fu_4435_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1182)) begin
        if ((icmp_ln68_26_fu_4546_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_54_reg_1505 <= ap_phi_reg_pp1_iter0_global_max_52_reg_1470;
        end else if ((icmp_ln68_26_fu_4546_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_54_reg_1505 <= zext_ln43_26_fu_4542_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1214)) begin
        if ((icmp_ln68_27_fu_4653_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_56_reg_1540 <= ap_phi_reg_pp1_iter0_global_max_54_reg_1505;
        end else if ((icmp_ln68_27_fu_4653_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_56_reg_1540 <= zext_ln43_27_fu_4649_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_414)) begin
        if ((icmp_ln68_2_fu_1978_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_6_reg_665 <= ap_phi_reg_pp1_iter0_global_max_4_reg_630;
        end else if ((icmp_ln68_2_fu_1978_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_6_reg_665 <= zext_ln43_2_fu_1974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_446)) begin
        if ((icmp_ln68_3_fu_2085_p2 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_global_max_8_reg_700 <= ap_phi_reg_pp1_iter0_global_max_6_reg_665;
        end else if ((icmp_ln68_3_fu_2085_p2 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_global_max_8_reg_700 <= zext_ln43_3_fu_2081_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1247)) begin
        if (((icmp_ln34_reg_5083 == 1'd0) & (icmp_ln68_28_fu_4766_p2 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_global_max_58_reg_1564 <= ap_phi_reg_pp1_iter0_global_max_56_reg_1540;
        end else if (((icmp_ln34_reg_5083 == 1'd0) & (icmp_ln68_28_fu_4766_p2 == 1'd1))) begin
            ap_phi_reg_pp1_iter1_global_max_58_reg_1564 <= zext_ln43_28_fu_4762_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_global_max_58_reg_1564 <= ap_phi_reg_pp1_iter0_global_max_58_reg_1564;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln68_29_fu_4869_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_global_max_60_reg_1575 <= ap_phi_reg_pp1_iter1_global_max_58_reg_1564;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln68_29_fu_4869_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_global_max_60_reg_1575 <= zext_ln43_29_fu_4865_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        ap_phi_reg_pp1_iter1_global_max_60_reg_1575 <= ap_phi_reg_pp1_iter0_global_max_60_reg_1575;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln68_30_fu_4957_p2 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_global_max_62_reg_1586 <= ap_phi_reg_pp1_iter1_global_max_60_reg_1575;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln68_30_fu_4957_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_global_max_62_reg_1586 <= zext_ln43_30_fu_4949_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        ap_phi_reg_pp1_iter1_global_max_62_reg_1586 <= ap_phi_reg_pp1_iter0_global_max_62_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_10_reg_1179 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_10_reg_1179 <= diag_array_2_84_reg_1201;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_11_reg_1144 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_11_reg_1144 <= diag_array_2_83_reg_1166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_12_reg_1109 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_12_reg_1109 <= diag_array_2_82_reg_1131;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_13_reg_1074 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_13_reg_1074 <= diag_array_2_81_reg_1096;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_14_reg_1039 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_14_reg_1039 <= diag_array_2_80_reg_1061;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_15_reg_1004 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_15_reg_1004 <= diag_array_2_79_reg_1026;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_16_reg_969 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_16_reg_969 <= diag_array_2_78_reg_991;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_17_reg_934 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_17_reg_934 <= diag_array_2_77_reg_956;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_18_reg_899 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_18_reg_899 <= diag_array_2_76_reg_921;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_19_reg_864 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_19_reg_864 <= diag_array_2_75_reg_886;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_1_reg_1494 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_1_reg_1494 <= diag_array_2_93_reg_1516;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_20_reg_829 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_20_reg_829 <= diag_array_2_74_reg_851;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_21_reg_794 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_21_reg_794 <= diag_array_2_73_reg_816;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_22_reg_759 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_22_reg_759 <= diag_array_2_72_reg_781;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_23_reg_724 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_23_reg_724 <= diag_array_2_71_reg_746;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_24_reg_689 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_24_reg_689 <= diag_array_2_70_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_25_reg_654 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_25_reg_654 <= diag_array_2_69_reg_676;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_26_reg_619 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_26_reg_619 <= diag_array_2_68_reg_641;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_27_reg_584 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_27_reg_584 <= diag_array_2_67_reg_606;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_28_reg_548 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_28_reg_548 <= diag_array_2_66_reg_571;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_29_reg_524 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_29_reg_524 <= diag_array_2_65_reg_535;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_2_reg_1459 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_2_reg_1459 <= diag_array_2_92_reg_1481;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_30_reg_500 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_30_reg_500 <= diag_array_2_64_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_3_reg_1424 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_3_reg_1424 <= diag_array_2_91_reg_1446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_4_reg_1389 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_4_reg_1389 <= diag_array_2_90_reg_1411;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_5_reg_1354 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_5_reg_1354 <= diag_array_2_89_reg_1376;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_6_reg_1319 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_6_reg_1319 <= diag_array_2_88_reg_1341;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_7_reg_1284 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_7_reg_1284 <= diag_array_2_87_reg_1306;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_8_reg_1249 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_8_reg_1249 <= diag_array_2_86_reg_1271;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_9_reg_1214 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_9_reg_1214 <= diag_array_2_85_reg_1236;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_1_reg_1529 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_1_reg_1529 <= diag_array_2_94_reg_1551;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_63_reg_489 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_63_reg_489 <= max_value_reg_5147;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_64_reg_511 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_64_reg_511 <= max_value_157_reg_5193;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_65_reg_535 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_65_reg_535 <= max_value_158_reg_5239;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_66_reg_571 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_66_reg_571 <= max_value_159_reg_5285;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_67_reg_606 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_67_reg_606 <= max_value_160_reg_5331;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_68_reg_641 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_68_reg_641 <= max_value_161_reg_5377;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_69_reg_676 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_69_reg_676 <= max_value_162_reg_5423;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_70_reg_711 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_70_reg_711 <= max_value_163_reg_5469;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_71_reg_746 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_71_reg_746 <= max_value_164_reg_5515;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_72_reg_781 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_72_reg_781 <= max_value_165_reg_5561;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_73_reg_816 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_73_reg_816 <= max_value_166_reg_5607;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_74_reg_851 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_74_reg_851 <= max_value_167_reg_5653;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_75_reg_886 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_75_reg_886 <= max_value_168_reg_5699;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_76_reg_921 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_76_reg_921 <= max_value_169_reg_5745;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_77_reg_956 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_77_reg_956 <= max_value_170_reg_5791;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_78_reg_991 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_78_reg_991 <= max_value_171_reg_5837;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_79_reg_1026 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_79_reg_1026 <= max_value_172_reg_5883;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_80_reg_1061 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_80_reg_1061 <= max_value_173_reg_5929;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_81_reg_1096 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_81_reg_1096 <= max_value_174_reg_5975;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_82_reg_1131 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_82_reg_1131 <= max_value_175_reg_6021;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_83_reg_1166 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_83_reg_1166 <= max_value_176_reg_6067;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_84_reg_1201 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_84_reg_1201 <= max_value_177_reg_6113;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_85_reg_1236 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_85_reg_1236 <= max_value_178_reg_6159;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_86_reg_1271 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_86_reg_1271 <= max_value_179_reg_6205;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_87_reg_1306 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_87_reg_1306 <= max_value_180_reg_6251;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_88_reg_1341 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_88_reg_1341 <= max_value_181_reg_6297;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_89_reg_1376 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_89_reg_1376 <= max_value_182_reg_6343;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_90_reg_1411 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_90_reg_1411 <= max_value_183_reg_6389;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_91_reg_1446 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_91_reg_1446 <= max_value_184_reg_6441;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_92_reg_1481 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_92_reg_1481 <= max_value_185_reg_6481;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_93_reg_1516 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_93_reg_1516 <= diag_array_3_reg_6521;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        diag_array_2_94_reg_1551 <= 16'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_2_94_reg_1551 <= max_value_187_fu_5009_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        global_max_reg_559 <= 32'd0;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        global_max_reg_559 <= ap_phi_mux_global_max_64_phi_fu_1600_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_reg_477 <= 17'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        k_reg_477 <= add_ln38_reg_5092;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond3284_fu_1619_p2 == 1'd0))) begin
        loop_index_reg_466 <= empty_fu_1613_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        loop_index_reg_466 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage11_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11))) begin
        add_ln38_10_reg_5551 <= add_ln38_10_fu_2700_p2;
        max_value_47_reg_5535 <= max_value_47_fu_2670_p3;
        northwest_10_reg_5545 <= northwest_10_fu_2694_p2;
        trunc_ln43_9_reg_5540 <= trunc_ln43_9_fu_2678_p1;
        west_9_reg_5529 <= west_9_fu_2648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage12_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        add_ln38_11_reg_5597 <= add_ln38_11_fu_2807_p2;
        max_value_52_reg_5581 <= max_value_52_fu_2777_p3;
        northwest_11_reg_5591 <= northwest_11_fu_2801_p2;
        trunc_ln43_10_reg_5586 <= trunc_ln43_10_fu_2785_p1;
        west_10_reg_5575 <= west_10_fu_2755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage13_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13))) begin
        add_ln38_12_reg_5643 <= add_ln38_12_fu_2914_p2;
        max_value_57_reg_5627 <= max_value_57_fu_2884_p3;
        northwest_12_reg_5637 <= northwest_12_fu_2908_p2;
        trunc_ln43_11_reg_5632 <= trunc_ln43_11_fu_2892_p1;
        west_11_reg_5621 <= west_11_fu_2862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage14_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        add_ln38_13_reg_5689 <= add_ln38_13_fu_3021_p2;
        max_value_62_reg_5673 <= max_value_62_fu_2991_p3;
        northwest_13_reg_5683 <= northwest_13_fu_3015_p2;
        trunc_ln43_12_reg_5678 <= trunc_ln43_12_fu_2999_p1;
        west_12_reg_5667 <= west_12_fu_2969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage15_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15))) begin
        add_ln38_14_reg_5735 <= add_ln38_14_fu_3128_p2;
        max_value_67_reg_5719 <= max_value_67_fu_3098_p3;
        northwest_14_reg_5729 <= northwest_14_fu_3122_p2;
        trunc_ln43_13_reg_5724 <= trunc_ln43_13_fu_3106_p1;
        west_13_reg_5713 <= west_13_fu_3076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage16_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16))) begin
        add_ln38_15_reg_5781 <= add_ln38_15_fu_3235_p2;
        max_value_72_reg_5765 <= max_value_72_fu_3205_p3;
        northwest_15_reg_5775 <= northwest_15_fu_3229_p2;
        trunc_ln43_14_reg_5770 <= trunc_ln43_14_fu_3213_p1;
        west_14_reg_5759 <= west_14_fu_3183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage17_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17))) begin
        add_ln38_16_reg_5827 <= add_ln38_16_fu_3342_p2;
        max_value_77_reg_5811 <= max_value_77_fu_3312_p3;
        northwest_16_reg_5821 <= northwest_16_fu_3336_p2;
        trunc_ln43_15_reg_5816 <= trunc_ln43_15_fu_3320_p1;
        west_15_reg_5805 <= west_15_fu_3290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage18_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage18))) begin
        add_ln38_17_reg_5873 <= add_ln38_17_fu_3449_p2;
        max_value_82_reg_5857 <= max_value_82_fu_3419_p3;
        northwest_17_reg_5867 <= northwest_17_fu_3443_p2;
        trunc_ln43_16_reg_5862 <= trunc_ln43_16_fu_3427_p1;
        west_16_reg_5851 <= west_16_fu_3397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage19_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage19))) begin
        add_ln38_18_reg_5919 <= add_ln38_18_fu_3556_p2;
        max_value_87_reg_5903 <= max_value_87_fu_3526_p3;
        northwest_18_reg_5913 <= northwest_18_fu_3550_p2;
        trunc_ln43_17_reg_5908 <= trunc_ln43_17_fu_3534_p1;
        west_17_reg_5897 <= west_17_fu_3504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage20_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage20))) begin
        add_ln38_19_reg_5965 <= add_ln38_19_fu_3663_p2;
        max_value_92_reg_5949 <= max_value_92_fu_3633_p3;
        northwest_19_reg_5959 <= northwest_19_fu_3657_p2;
        trunc_ln43_18_reg_5954 <= trunc_ln43_18_fu_3641_p1;
        west_18_reg_5943 <= west_18_fu_3611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln38_1_reg_5137 <= add_ln38_1_fu_1736_p2;
        max_value_4_reg_5121 <= max_value_4_fu_1706_p3;
        northwest_1_reg_5131 <= northwest_1_fu_1730_p2;
        trunc_ln43_reg_5126 <= trunc_ln43_fu_1714_p1;
        west_reg_5115 <= west_fu_1684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage21_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage21))) begin
        add_ln38_20_reg_6011 <= add_ln38_20_fu_3770_p2;
        max_value_97_reg_5995 <= max_value_97_fu_3740_p3;
        northwest_20_reg_6005 <= northwest_20_fu_3764_p2;
        trunc_ln43_19_reg_6000 <= trunc_ln43_19_fu_3748_p1;
        west_19_reg_5989 <= west_19_fu_3718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage22_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage22))) begin
        add_ln38_21_reg_6057 <= add_ln38_21_fu_3877_p2;
        max_value_102_reg_6041 <= max_value_102_fu_3847_p3;
        northwest_21_reg_6051 <= northwest_21_fu_3871_p2;
        trunc_ln43_20_reg_6046 <= trunc_ln43_20_fu_3855_p1;
        west_20_reg_6035 <= west_20_fu_3825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage23_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage23))) begin
        add_ln38_22_reg_6103 <= add_ln38_22_fu_3984_p2;
        max_value_107_reg_6087 <= max_value_107_fu_3954_p3;
        northwest_22_reg_6097 <= northwest_22_fu_3978_p2;
        trunc_ln43_21_reg_6092 <= trunc_ln43_21_fu_3962_p1;
        west_21_reg_6081 <= west_21_fu_3932_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage24_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage24))) begin
        add_ln38_23_reg_6149 <= add_ln38_23_fu_4091_p2;
        max_value_112_reg_6133 <= max_value_112_fu_4061_p3;
        northwest_23_reg_6143 <= northwest_23_fu_4085_p2;
        trunc_ln43_22_reg_6138 <= trunc_ln43_22_fu_4069_p1;
        west_22_reg_6127 <= west_22_fu_4039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage25_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage25))) begin
        add_ln38_24_reg_6195 <= add_ln38_24_fu_4198_p2;
        max_value_117_reg_6179 <= max_value_117_fu_4168_p3;
        northwest_24_reg_6189 <= northwest_24_fu_4192_p2;
        trunc_ln43_23_reg_6184 <= trunc_ln43_23_fu_4176_p1;
        west_23_reg_6173 <= west_23_fu_4146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage26_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage26))) begin
        add_ln38_25_reg_6241 <= add_ln38_25_fu_4305_p2;
        max_value_122_reg_6225 <= max_value_122_fu_4275_p3;
        northwest_25_reg_6235 <= northwest_25_fu_4299_p2;
        trunc_ln43_24_reg_6230 <= trunc_ln43_24_fu_4283_p1;
        west_24_reg_6219 <= west_24_fu_4253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage27_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage27))) begin
        add_ln38_26_reg_6287 <= add_ln38_26_fu_4412_p2;
        max_value_127_reg_6271 <= max_value_127_fu_4382_p3;
        northwest_26_reg_6281 <= northwest_26_fu_4406_p2;
        trunc_ln43_25_reg_6276 <= trunc_ln43_25_fu_4390_p1;
        west_25_reg_6265 <= west_25_fu_4360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage28_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage28))) begin
        add_ln38_27_reg_6333 <= add_ln38_27_fu_4519_p2;
        max_value_132_reg_6317 <= max_value_132_fu_4489_p3;
        northwest_27_reg_6327 <= northwest_27_fu_4513_p2;
        trunc_ln43_26_reg_6322 <= trunc_ln43_26_fu_4497_p1;
        west_26_reg_6311 <= west_26_fu_4467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage29_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage29))) begin
        add_ln38_28_reg_6379 <= add_ln38_28_fu_4626_p2;
        max_value_137_reg_6363 <= max_value_137_fu_4596_p3;
        northwest_28_reg_6373 <= northwest_28_fu_4620_p2;
        trunc_ln43_27_reg_6368 <= trunc_ln43_27_fu_4604_p1;
        west_27_reg_6357 <= west_27_fu_4574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage30_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage30))) begin
        add_ln38_29_reg_6425 <= add_ln38_29_fu_4733_p2;
        add_ln38_30_reg_6435 <= add_ln38_30_fu_4744_p2;
        max_value_142_reg_6409 <= max_value_142_fu_4703_p3;
        northwest_29_reg_6419 <= northwest_29_fu_4727_p2;
        trunc_ln43_28_reg_6414 <= trunc_ln43_28_fu_4711_p1;
        west_28_reg_6403 <= west_28_fu_4681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        add_ln38_2_reg_5183 <= add_ln38_2_fu_1844_p2;
        max_value_7_reg_5167 <= max_value_7_fu_1814_p3;
        northwest_2_reg_5177 <= northwest_2_fu_1838_p2;
        trunc_ln43_1_reg_5172 <= trunc_ln43_1_fu_1822_p1;
        west_1_reg_5161 <= west_1_fu_1792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        add_ln38_3_reg_5229 <= add_ln38_3_fu_1951_p2;
        max_value_12_reg_5213 <= max_value_12_fu_1921_p3;
        northwest_3_reg_5223 <= northwest_3_fu_1945_p2;
        trunc_ln43_2_reg_5218 <= trunc_ln43_2_fu_1929_p1;
        west_2_reg_5207 <= west_2_fu_1899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        add_ln38_4_reg_5275 <= add_ln38_4_fu_2058_p2;
        max_value_17_reg_5259 <= max_value_17_fu_2028_p3;
        northwest_4_reg_5269 <= northwest_4_fu_2052_p2;
        trunc_ln43_3_reg_5264 <= trunc_ln43_3_fu_2036_p1;
        west_3_reg_5253 <= west_3_fu_2006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        add_ln38_5_reg_5321 <= add_ln38_5_fu_2165_p2;
        max_value_22_reg_5305 <= max_value_22_fu_2135_p3;
        northwest_5_reg_5315 <= northwest_5_fu_2159_p2;
        trunc_ln43_4_reg_5310 <= trunc_ln43_4_fu_2143_p1;
        west_4_reg_5299 <= west_4_fu_2113_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        add_ln38_6_reg_5367 <= add_ln38_6_fu_2272_p2;
        max_value_27_reg_5351 <= max_value_27_fu_2242_p3;
        northwest_6_reg_5361 <= northwest_6_fu_2266_p2;
        trunc_ln43_5_reg_5356 <= trunc_ln43_5_fu_2250_p1;
        west_5_reg_5345 <= west_5_fu_2220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        add_ln38_7_reg_5413 <= add_ln38_7_fu_2379_p2;
        max_value_32_reg_5397 <= max_value_32_fu_2349_p3;
        northwest_7_reg_5407 <= northwest_7_fu_2373_p2;
        trunc_ln43_6_reg_5402 <= trunc_ln43_6_fu_2357_p1;
        west_6_reg_5391 <= west_6_fu_2327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage9_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9))) begin
        add_ln38_8_reg_5459 <= add_ln38_8_fu_2486_p2;
        max_value_37_reg_5443 <= max_value_37_fu_2456_p3;
        northwest_8_reg_5453 <= northwest_8_fu_2480_p2;
        trunc_ln43_7_reg_5448 <= trunc_ln43_7_fu_2464_p1;
        west_7_reg_5437 <= west_7_fu_2434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage10_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        add_ln38_9_reg_5505 <= add_ln38_9_fu_2593_p2;
        max_value_42_reg_5489 <= max_value_42_fu_2563_p3;
        northwest_9_reg_5499 <= northwest_9_fu_2587_p2;
        trunc_ln43_8_reg_5494 <= trunc_ln43_8_fu_2571_p1;
        west_8_reg_5483 <= west_8_fu_2541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln38_reg_5092 <= add_ln38_fu_1641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        diag_array_3_reg_6521 <= diag_array_3_fu_4953_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln34_reg_5083 <= icmp_ln34_fu_1630_p2;
        icmp_ln34_reg_5083_pp1_iter1_reg <= icmp_ln34_reg_5083;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        icmp_ln38_31_reg_6511 <= grp_fu_1608_p2;
        max_value_185_reg_6481 <= max_value_185_fu_4858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        icmp_ln46_31_reg_6530 <= icmp_ln46_31_fu_4988_p2;
        max_value_155_reg_6535 <= max_value_155_fu_4993_p3;
        trunc_ln43_31_reg_6540 <= trunc_ln43_31_fu_5000_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage31_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        max_value_147_reg_6460 <= max_value_147_fu_4816_p3;
        northwest_30_reg_6470 <= northwest_30_fu_4840_p2;
        trunc_ln43_29_reg_6465 <= trunc_ln43_29_fu_4824_p1;
        west_29_reg_6455 <= west_29_fu_4794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        max_value_152_reg_6501 <= max_value_152_fu_4925_p3;
        trunc_ln43_30_reg_6506 <= trunc_ln43_30_fu_4933_p1;
        west_30_reg_6495 <= west_30_fu_4897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        max_value_157_reg_5193 <= max_value_157_fu_1860_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        max_value_158_reg_5239 <= max_value_158_fu_1967_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        max_value_159_reg_5285 <= max_value_159_fu_2074_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        max_value_160_reg_5331 <= max_value_160_fu_2181_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        max_value_161_reg_5377 <= max_value_161_fu_2288_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9))) begin
        max_value_162_reg_5423 <= max_value_162_fu_2395_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        max_value_163_reg_5469 <= max_value_163_fu_2502_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11))) begin
        max_value_164_reg_5515 <= max_value_164_fu_2609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        max_value_165_reg_5561 <= max_value_165_fu_2716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13))) begin
        max_value_166_reg_5607 <= max_value_166_fu_2823_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        max_value_167_reg_5653 <= max_value_167_fu_2930_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15))) begin
        max_value_168_reg_5699 <= max_value_168_fu_3037_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16))) begin
        max_value_169_reg_5745 <= max_value_169_fu_3144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17))) begin
        max_value_170_reg_5791 <= max_value_170_fu_3251_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage18))) begin
        max_value_171_reg_5837 <= max_value_171_fu_3358_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage19))) begin
        max_value_172_reg_5883 <= max_value_172_fu_3465_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage20))) begin
        max_value_173_reg_5929 <= max_value_173_fu_3572_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage21))) begin
        max_value_174_reg_5975 <= max_value_174_fu_3679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage22))) begin
        max_value_175_reg_6021 <= max_value_175_fu_3786_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage23))) begin
        max_value_176_reg_6067 <= max_value_176_fu_3893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage24))) begin
        max_value_177_reg_6113 <= max_value_177_fu_4000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage25))) begin
        max_value_178_reg_6159 <= max_value_178_fu_4107_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage26))) begin
        max_value_179_reg_6205 <= max_value_179_fu_4214_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage27))) begin
        max_value_180_reg_6251 <= max_value_180_fu_4321_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage28))) begin
        max_value_181_reg_6297 <= max_value_181_fu_4428_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage29))) begin
        max_value_182_reg_6343 <= max_value_182_fu_4535_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage30))) begin
        max_value_183_reg_6389 <= max_value_183_fu_4642_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        max_value_184_reg_6441 <= max_value_184_fu_4755_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        max_value_reg_5147 <= max_value_fu_1752_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        north_reg_5098 <= north_fu_1651_p2;
        northwest_reg_5104 <= northwest_fu_1669_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage31_subdone) & (icmp_ln34_reg_5083 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_diag_array_1_29_phi_fu_528_p4 = diag_array_2_65_reg_535;
    end else begin
        ap_phi_mux_diag_array_1_29_phi_fu_528_p4 = diag_array_1_29_reg_524;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_diag_array_1_30_phi_fu_504_p4 = diag_array_2_64_reg_511;
    end else begin
        ap_phi_mux_diag_array_1_30_phi_fu_504_p4 = diag_array_1_30_reg_500;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_diag_array_2_63_phi_fu_493_p4 = max_value_reg_5147;
    end else begin
        ap_phi_mux_diag_array_2_63_phi_fu_493_p4 = diag_array_2_63_reg_489;
    end
end

always @ (*) begin
    if ((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0)) begin
        if ((icmp_ln68_31_fu_5047_p2 == 1'd0)) begin
            ap_phi_mux_global_max_64_phi_fu_1600_p4 = ap_phi_reg_pp1_iter1_global_max_62_reg_1586;
        end else if ((icmp_ln68_31_fu_5047_p2 == 1'd1)) begin
            ap_phi_mux_global_max_64_phi_fu_1600_p4 = zext_ln56_fu_5016_p1;
        end else begin
            ap_phi_mux_global_max_64_phi_fu_1600_p4 = ap_phi_reg_pp1_iter1_global_max_64_reg_1596;
        end
    end else begin
        ap_phi_mux_global_max_64_phi_fu_1600_p4 = ap_phi_reg_pp1_iter1_global_max_64_reg_1596;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_k_phi_fu_481_p4 = add_ln38_reg_5092;
    end else begin
        ap_phi_mux_k_phi_fu_481_p4 = k_reg_477;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31) & (1'b1 == ap_CS_fsm_pp1_stage31))) begin
        database_buff_address0 = zext_ln38_30_fu_4846_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30) & (1'b1 == ap_CS_fsm_pp1_stage30))) begin
        database_buff_address0 = zext_ln38_29_fu_4739_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29) & (1'b1 == ap_CS_fsm_pp1_stage29))) begin
        database_buff_address0 = zext_ln38_28_fu_4632_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28) & (1'b1 == ap_CS_fsm_pp1_stage28))) begin
        database_buff_address0 = zext_ln38_27_fu_4525_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27) & (1'b1 == ap_CS_fsm_pp1_stage27))) begin
        database_buff_address0 = zext_ln38_26_fu_4418_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26) & (1'b1 == ap_CS_fsm_pp1_stage26))) begin
        database_buff_address0 = zext_ln38_25_fu_4311_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25) & (1'b1 == ap_CS_fsm_pp1_stage25))) begin
        database_buff_address0 = zext_ln38_24_fu_4204_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24) & (1'b1 == ap_CS_fsm_pp1_stage24))) begin
        database_buff_address0 = zext_ln38_23_fu_4097_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23) & (1'b1 == ap_CS_fsm_pp1_stage23))) begin
        database_buff_address0 = zext_ln38_22_fu_3990_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22) & (1'b1 == ap_CS_fsm_pp1_stage22))) begin
        database_buff_address0 = zext_ln38_21_fu_3883_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21) & (1'b1 == ap_CS_fsm_pp1_stage21))) begin
        database_buff_address0 = zext_ln38_20_fu_3776_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20) & (1'b1 == ap_CS_fsm_pp1_stage20))) begin
        database_buff_address0 = zext_ln38_19_fu_3669_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19) & (1'b1 == ap_CS_fsm_pp1_stage19))) begin
        database_buff_address0 = zext_ln38_18_fu_3562_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18) & (1'b1 == ap_CS_fsm_pp1_stage18))) begin
        database_buff_address0 = zext_ln38_17_fu_3455_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17) & (1'b1 == ap_CS_fsm_pp1_stage17))) begin
        database_buff_address0 = zext_ln38_16_fu_3348_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16) & (1'b1 == ap_CS_fsm_pp1_stage16))) begin
        database_buff_address0 = zext_ln38_15_fu_3241_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15) & (1'b1 == ap_CS_fsm_pp1_stage15))) begin
        database_buff_address0 = zext_ln38_14_fu_3134_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        database_buff_address0 = zext_ln38_13_fu_3027_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13) & (1'b1 == ap_CS_fsm_pp1_stage13))) begin
        database_buff_address0 = zext_ln38_12_fu_2920_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        database_buff_address0 = zext_ln38_11_fu_2813_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11) & (1'b1 == ap_CS_fsm_pp1_stage11))) begin
        database_buff_address0 = zext_ln38_10_fu_2706_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        database_buff_address0 = zext_ln38_9_fu_2599_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9) & (1'b1 == ap_CS_fsm_pp1_stage9))) begin
        database_buff_address0 = zext_ln38_8_fu_2492_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        database_buff_address0 = zext_ln38_7_fu_2385_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        database_buff_address0 = zext_ln38_6_fu_2278_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        database_buff_address0 = zext_ln38_5_fu_2171_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        database_buff_address0 = zext_ln38_4_fu_2064_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        database_buff_address0 = zext_ln38_3_fu_1957_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        database_buff_address0 = zext_ln38_2_fu_1850_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        database_buff_address0 = zext_ln38_1_fu_1742_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        database_buff_address0 = zext_ln38_fu_1675_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        database_buff_address0 = zext_ln34_fu_1636_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        database_buff_address0 = loop_index_cast_fu_1625_p1;
    end else begin
        database_buff_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23_11001) & (1'b1 == ap_CS_fsm_pp1_stage23)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22_11001) & (1'b1 == ap_CS_fsm_pp1_stage22)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21_11001) & (1'b1 == ap_CS_fsm_pp1_stage21)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20_11001) & (1'b1 == ap_CS_fsm_pp1_stage20)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19_11001) & (1'b1 == ap_CS_fsm_pp1_stage19)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18_11001) & (1'b1 == ap_CS_fsm_pp1_stage18)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17_11001) & (1'b1 == ap_CS_fsm_pp1_stage17)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16_11001) & (1'b1 == ap_CS_fsm_pp1_stage16)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001) & (1'b1 == ap_CS_fsm_pp1_stage13)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001) & (1'b1 == ap_CS_fsm_pp1_stage9)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (1'b1 == ap_CS_fsm_pp1_stage31)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30_11001) & (1'b1 == ap_CS_fsm_pp1_stage30)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29_11001) & (1'b1 == ap_CS_fsm_pp1_stage29)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28_11001) & (1'b1 == ap_CS_fsm_pp1_stage28)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27_11001) & (1'b1 == ap_CS_fsm_pp1_stage27)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26_11001) & (1'b1 == ap_CS_fsm_pp1_stage26)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25_11001) & (1'b1 == ap_CS_fsm_pp1_stage25)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24_11001) & (1'b1 == ap_CS_fsm_pp1_stage24)))) begin
        database_buff_ce0 = 1'b1;
    end else begin
        database_buff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond3284_fu_1619_p2 == 1'd0))) begin
        database_buff_we0 = 1'b1;
    end else begin
        database_buff_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        direction_matrix_ap_vld = 1'b1;
    end else begin
        direction_matrix_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_01001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln68_31_fu_5047_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        max_index = zext_ln70_31_fu_5060_p1;
    end else if (((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_01001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln68_30_fu_4957_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        max_index = zext_ln70_30_fu_4976_p1;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln68_29_fu_4869_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        max_index = zext_ln70_29_fu_4888_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage31) & (icmp_ln68_28_fu_4766_p2 == 1'd1))) begin
        max_index = zext_ln70_28_fu_4785_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage30) & (icmp_ln68_27_fu_4653_p2 == 1'd1))) begin
        max_index = zext_ln70_27_fu_4672_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage29) & (icmp_ln68_26_fu_4546_p2 == 1'd1))) begin
        max_index = zext_ln70_26_fu_4565_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage28) & (icmp_ln68_25_fu_4439_p2 == 1'd1))) begin
        max_index = zext_ln70_25_fu_4458_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage27) & (icmp_ln68_24_fu_4332_p2 == 1'd1))) begin
        max_index = zext_ln70_24_fu_4351_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage26) & (icmp_ln68_23_fu_4225_p2 == 1'd1))) begin
        max_index = zext_ln70_23_fu_4244_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage25) & (icmp_ln68_22_fu_4118_p2 == 1'd1))) begin
        max_index = zext_ln70_22_fu_4137_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage24) & (icmp_ln68_21_fu_4011_p2 == 1'd1))) begin
        max_index = zext_ln70_21_fu_4030_p1;
    end else if (((icmp_ln68_20_fu_3904_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage23))) begin
        max_index = zext_ln70_20_fu_3923_p1;
    end else if (((icmp_ln68_19_fu_3797_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage22))) begin
        max_index = zext_ln70_19_fu_3816_p1;
    end else if (((icmp_ln68_18_fu_3690_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage21))) begin
        max_index = zext_ln70_18_fu_3709_p1;
    end else if (((icmp_ln68_17_fu_3583_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage20))) begin
        max_index = zext_ln70_17_fu_3602_p1;
    end else if (((icmp_ln68_16_fu_3476_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage19))) begin
        max_index = zext_ln70_16_fu_3495_p1;
    end else if (((icmp_ln68_15_fu_3369_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage18))) begin
        max_index = zext_ln70_15_fu_3388_p1;
    end else if (((icmp_ln68_14_fu_3262_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17))) begin
        max_index = zext_ln70_14_fu_3281_p1;
    end else if (((icmp_ln68_13_fu_3155_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16))) begin
        max_index = zext_ln70_13_fu_3174_p1;
    end else if (((icmp_ln68_12_fu_3048_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15))) begin
        max_index = zext_ln70_12_fu_3067_p1;
    end else if (((icmp_ln68_11_fu_2941_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        max_index = zext_ln70_11_fu_2960_p1;
    end else if (((icmp_ln68_10_fu_2834_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13))) begin
        max_index = zext_ln70_10_fu_2853_p1;
    end else if (((icmp_ln68_9_fu_2727_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        max_index = zext_ln70_9_fu_2746_p1;
    end else if (((icmp_ln68_8_fu_2620_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11))) begin
        max_index = zext_ln70_8_fu_2639_p1;
    end else if (((icmp_ln68_7_fu_2513_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        max_index = zext_ln70_7_fu_2532_p1;
    end else if (((icmp_ln68_6_fu_2406_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9))) begin
        max_index = zext_ln70_6_fu_2425_p1;
    end else if (((icmp_ln68_5_fu_2299_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        max_index = zext_ln70_5_fu_2318_p1;
    end else if (((icmp_ln68_4_fu_2192_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        max_index = zext_ln70_4_fu_2211_p1;
    end else if (((icmp_ln68_3_fu_2085_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        max_index = zext_ln70_3_fu_2104_p1;
    end else if (((icmp_ln68_2_fu_1978_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        max_index = zext_ln70_2_fu_1997_p1;
    end else if (((icmp_ln68_1_fu_1871_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        max_index = zext_ln70_1_fu_1890_p1;
    end else if (((icmp_ln68_fu_1763_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        max_index = zext_ln70_fu_1783_p1;
    end else begin
        max_index = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage31) & (icmp_ln68_28_fu_4766_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage30) & (icmp_ln68_27_fu_4653_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage29) & (icmp_ln68_26_fu_4546_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage28) & (icmp_ln68_25_fu_4439_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage27) & (icmp_ln68_24_fu_4332_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage26) & (icmp_ln68_23_fu_4225_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage25) & (icmp_ln68_22_fu_4118_p2 == 1'd1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage24) & (icmp_ln68_21_fu_4011_p2 == 1'd1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln68_29_fu_4869_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((icmp_ln68_20_fu_3904_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage23)) | ((icmp_ln68_19_fu_3797_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage22)) | ((icmp_ln68_18_fu_3690_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage21)) | ((icmp_ln68_17_fu_3583_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage20)) | ((icmp_ln68_16_fu_3476_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage19)) | ((icmp_ln68_15_fu_3369_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage18)) | ((icmp_ln68_14_fu_3262_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17)) | ((icmp_ln68_13_fu_3155_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16)) | ((icmp_ln68_12_fu_3048_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((icmp_ln68_11_fu_2941_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((icmp_ln68_10_fu_2834_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13)) | ((icmp_ln68_9_fu_2727_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((icmp_ln68_8_fu_2620_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((icmp_ln68_7_fu_2513_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((icmp_ln68_6_fu_2406_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9)) | ((icmp_ln68_5_fu_2299_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((icmp_ln68_4_fu_2192_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((icmp_ln68_3_fu_2085_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((icmp_ln68_2_fu_1978_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((icmp_ln68_1_fu_1871_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((icmp_ln68_fu_1763_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln68_31_fu_5047_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((icmp_ln34_reg_5083_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln68_30_fu_4957_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        max_index_ap_vld = 1'b1;
    end else begin
        max_index_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond3284_fu_1619_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_pp1_stage8 : begin
            if ((1'b0 == ap_block_pp1_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end
        end
        ap_ST_fsm_pp1_stage9 : begin
            if ((1'b0 == ap_block_pp1_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end
        end
        ap_ST_fsm_pp1_stage10 : begin
            if ((1'b0 == ap_block_pp1_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end
        end
        ap_ST_fsm_pp1_stage11 : begin
            if ((1'b0 == ap_block_pp1_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end
        end
        ap_ST_fsm_pp1_stage12 : begin
            if ((1'b0 == ap_block_pp1_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end
        end
        ap_ST_fsm_pp1_stage13 : begin
            if ((1'b0 == ap_block_pp1_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end
        end
        ap_ST_fsm_pp1_stage14 : begin
            if ((1'b0 == ap_block_pp1_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end
        end
        ap_ST_fsm_pp1_stage15 : begin
            if ((1'b0 == ap_block_pp1_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end
        end
        ap_ST_fsm_pp1_stage16 : begin
            if ((1'b0 == ap_block_pp1_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage16;
            end
        end
        ap_ST_fsm_pp1_stage17 : begin
            if ((1'b0 == ap_block_pp1_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage17;
            end
        end
        ap_ST_fsm_pp1_stage18 : begin
            if ((1'b0 == ap_block_pp1_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage18;
            end
        end
        ap_ST_fsm_pp1_stage19 : begin
            if ((1'b0 == ap_block_pp1_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage19;
            end
        end
        ap_ST_fsm_pp1_stage20 : begin
            if ((1'b0 == ap_block_pp1_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage20;
            end
        end
        ap_ST_fsm_pp1_stage21 : begin
            if ((1'b0 == ap_block_pp1_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage21;
            end
        end
        ap_ST_fsm_pp1_stage22 : begin
            if ((1'b0 == ap_block_pp1_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage22;
            end
        end
        ap_ST_fsm_pp1_stage23 : begin
            if ((1'b0 == ap_block_pp1_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage23;
            end
        end
        ap_ST_fsm_pp1_stage24 : begin
            if ((1'b0 == ap_block_pp1_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage24;
            end
        end
        ap_ST_fsm_pp1_stage25 : begin
            if ((1'b0 == ap_block_pp1_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage25;
            end
        end
        ap_ST_fsm_pp1_stage26 : begin
            if ((1'b0 == ap_block_pp1_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage26;
            end
        end
        ap_ST_fsm_pp1_stage27 : begin
            if ((1'b0 == ap_block_pp1_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage27;
            end
        end
        ap_ST_fsm_pp1_stage28 : begin
            if ((1'b0 == ap_block_pp1_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage28;
            end
        end
        ap_ST_fsm_pp1_stage29 : begin
            if ((1'b0 == ap_block_pp1_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage29;
            end
        end
        ap_ST_fsm_pp1_stage30 : begin
            if ((1'b0 == ap_block_pp1_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage30;
            end
        end
        ap_ST_fsm_pp1_stage31 : begin
            if ((1'b0 == ap_block_pp1_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage31;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_10_fu_2700_p2 = (k_reg_477 + 17'd11);

assign add_ln38_11_fu_2807_p2 = (k_reg_477 + 17'd12);

assign add_ln38_12_fu_2914_p2 = (k_reg_477 + 17'd13);

assign add_ln38_13_fu_3021_p2 = (k_reg_477 + 17'd14);

assign add_ln38_14_fu_3128_p2 = (k_reg_477 + 17'd15);

assign add_ln38_15_fu_3235_p2 = (k_reg_477 + 17'd16);

assign add_ln38_16_fu_3342_p2 = (k_reg_477 + 17'd17);

assign add_ln38_17_fu_3449_p2 = (k_reg_477 + 17'd18);

assign add_ln38_18_fu_3556_p2 = (k_reg_477 + 17'd19);

assign add_ln38_19_fu_3663_p2 = (k_reg_477 + 17'd20);

assign add_ln38_1_fu_1736_p2 = (k_reg_477 + 17'd2);

assign add_ln38_20_fu_3770_p2 = (k_reg_477 + 17'd21);

assign add_ln38_21_fu_3877_p2 = (k_reg_477 + 17'd22);

assign add_ln38_22_fu_3984_p2 = (k_reg_477 + 17'd23);

assign add_ln38_23_fu_4091_p2 = (k_reg_477 + 17'd24);

assign add_ln38_24_fu_4198_p2 = (k_reg_477 + 17'd25);

assign add_ln38_25_fu_4305_p2 = (k_reg_477 + 17'd26);

assign add_ln38_26_fu_4412_p2 = (k_reg_477 + 17'd27);

assign add_ln38_27_fu_4519_p2 = (k_reg_477 + 17'd28);

assign add_ln38_28_fu_4626_p2 = (k_reg_477 + 17'd29);

assign add_ln38_29_fu_4733_p2 = (k_reg_477 + 17'd30);

assign add_ln38_2_fu_1844_p2 = (k_reg_477 + 17'd3);

assign add_ln38_30_fu_4744_p2 = (k_reg_477 + 17'd31);

assign add_ln38_3_fu_1951_p2 = (k_reg_477 + 17'd4);

assign add_ln38_4_fu_2058_p2 = (k_reg_477 + 17'd5);

assign add_ln38_5_fu_2165_p2 = (k_reg_477 + 17'd6);

assign add_ln38_6_fu_2272_p2 = (k_reg_477 + 17'd7);

assign add_ln38_7_fu_2379_p2 = (k_reg_477 + 17'd8);

assign add_ln38_8_fu_2486_p2 = (k_reg_477 + 17'd9);

assign add_ln38_9_fu_2593_p2 = (k_reg_477 + 17'd10);

assign add_ln38_fu_1641_p2 = (k_reg_477 + 17'd1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage16 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp1_stage17 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp1_stage18 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp1_stage19 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage20 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp1_stage21 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp1_stage22 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp1_stage23 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp1_stage24 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp1_stage25 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp1_stage26 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage27 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage28 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage29 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage30 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage31 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage18_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage19_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage20_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage21_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage22_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage23_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage24_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage25_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage26_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage27_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage28_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage29_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage30_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage31_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1022 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage24_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage24));
end

always @ (*) begin
    ap_condition_1054 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage25_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage25));
end

always @ (*) begin
    ap_condition_1086 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage26_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage26));
end

always @ (*) begin
    ap_condition_1118 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage27_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage27));
end

always @ (*) begin
    ap_condition_1150 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage28_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage28));
end

always @ (*) begin
    ap_condition_1182 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage29_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage29));
end

always @ (*) begin
    ap_condition_1214 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage30_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage30));
end

always @ (*) begin
    ap_condition_1247 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage31_11001) & (1'b1 == ap_CS_fsm_pp1_stage31));
end

always @ (*) begin
    ap_condition_350 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3));
end

always @ (*) begin
    ap_condition_382 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4));
end

always @ (*) begin
    ap_condition_414 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5));
end

always @ (*) begin
    ap_condition_446 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6));
end

always @ (*) begin
    ap_condition_478 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7));
end

always @ (*) begin
    ap_condition_510 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8));
end

always @ (*) begin
    ap_condition_542 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9));
end

always @ (*) begin
    ap_condition_574 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10));
end

always @ (*) begin
    ap_condition_606 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11));
end

always @ (*) begin
    ap_condition_638 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12));
end

always @ (*) begin
    ap_condition_670 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13));
end

always @ (*) begin
    ap_condition_702 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14));
end

always @ (*) begin
    ap_condition_734 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15));
end

always @ (*) begin
    ap_condition_766 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage16_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16));
end

always @ (*) begin
    ap_condition_798 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage17_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17));
end

always @ (*) begin
    ap_condition_830 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage18_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage18));
end

always @ (*) begin
    ap_condition_862 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage19_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage19));
end

always @ (*) begin
    ap_condition_894 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage20_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage20));
end

always @ (*) begin
    ap_condition_926 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage21_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage21));
end

always @ (*) begin
    ap_condition_958 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage22_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage22));
end

always @ (*) begin
    ap_condition_990 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage23_11001) & (icmp_ln34_reg_5083 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage23));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_global_max_58_reg_1564 = 'bx;

assign ap_phi_reg_pp1_iter0_global_max_60_reg_1575 = 'bx;

assign ap_phi_reg_pp1_iter0_global_max_62_reg_1586 = 'bx;

assign ap_phi_reg_pp1_iter1_global_max_64_reg_1596 = 'bx;

assign diag_array_3_fu_4953_p1 = max_value_186_fu_4942_p3[15:0];

assign direction_fu_5034_p3 = ((or_ln56_fu_5029_p2[0:0] == 1'b1) ? select_ln56_fu_5021_p3 : 2'd1);

assign direction_matrix = direction_fu_5034_p3;

assign empty_fu_1613_p2 = (loop_index_reg_466 + 17'd1);

assign exitcond3284_fu_1619_p2 = ((loop_index_reg_466 == 17'd65598) ? 1'b1 : 1'b0);

assign grp_fu_1608_p2 = ((query == database_buff_q0) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_1630_p2 = ((ap_phi_mux_k_phi_fu_481_p4 == 17'd65567) ? 1'b1 : 1'b0);

assign icmp_ln46_10_fu_2761_p2 = (($signed(northwest_10_reg_5545) > $signed(west_9_reg_5529)) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_2868_p2 = (($signed(northwest_11_reg_5591) > $signed(west_10_reg_5575)) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_2975_p2 = (($signed(northwest_12_reg_5637) > $signed(west_11_reg_5621)) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_3082_p2 = (($signed(northwest_13_reg_5683) > $signed(west_12_reg_5667)) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_3189_p2 = (($signed(northwest_14_reg_5729) > $signed(west_13_reg_5713)) ? 1'b1 : 1'b0);

assign icmp_ln46_15_fu_3296_p2 = (($signed(northwest_15_reg_5775) > $signed(west_14_reg_5759)) ? 1'b1 : 1'b0);

assign icmp_ln46_16_fu_3403_p2 = (($signed(northwest_16_reg_5821) > $signed(west_15_reg_5805)) ? 1'b1 : 1'b0);

assign icmp_ln46_17_fu_3510_p2 = (($signed(northwest_17_reg_5867) > $signed(west_16_reg_5851)) ? 1'b1 : 1'b0);

assign icmp_ln46_18_fu_3617_p2 = (($signed(northwest_18_reg_5913) > $signed(west_17_reg_5897)) ? 1'b1 : 1'b0);

assign icmp_ln46_19_fu_3724_p2 = (($signed(northwest_19_reg_5959) > $signed(west_18_reg_5943)) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_1798_p2 = (($signed(northwest_1_reg_5131) > $signed(west_reg_5115)) ? 1'b1 : 1'b0);

assign icmp_ln46_20_fu_3831_p2 = (($signed(northwest_20_reg_6005) > $signed(west_19_reg_5989)) ? 1'b1 : 1'b0);

assign icmp_ln46_21_fu_3938_p2 = (($signed(northwest_21_reg_6051) > $signed(west_20_reg_6035)) ? 1'b1 : 1'b0);

assign icmp_ln46_22_fu_4045_p2 = (($signed(northwest_22_reg_6097) > $signed(west_21_reg_6081)) ? 1'b1 : 1'b0);

assign icmp_ln46_23_fu_4152_p2 = (($signed(northwest_23_reg_6143) > $signed(west_22_reg_6127)) ? 1'b1 : 1'b0);

assign icmp_ln46_24_fu_4259_p2 = (($signed(northwest_24_reg_6189) > $signed(west_23_reg_6173)) ? 1'b1 : 1'b0);

assign icmp_ln46_25_fu_4366_p2 = (($signed(northwest_25_reg_6235) > $signed(west_24_reg_6219)) ? 1'b1 : 1'b0);

assign icmp_ln46_26_fu_4473_p2 = (($signed(northwest_26_reg_6281) > $signed(west_25_reg_6265)) ? 1'b1 : 1'b0);

assign icmp_ln46_27_fu_4580_p2 = (($signed(northwest_27_reg_6327) > $signed(west_26_reg_6311)) ? 1'b1 : 1'b0);

assign icmp_ln46_28_fu_4687_p2 = (($signed(northwest_28_reg_6373) > $signed(west_27_reg_6357)) ? 1'b1 : 1'b0);

assign icmp_ln46_29_fu_4800_p2 = (($signed(northwest_29_reg_6419) > $signed(west_28_reg_6403)) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_1905_p2 = (($signed(northwest_2_reg_5177) > $signed(west_1_reg_5161)) ? 1'b1 : 1'b0);

assign icmp_ln46_30_fu_4907_p2 = (($signed(northwest_30_reg_6470) > $signed(sext_ln41_30_fu_4850_p1)) ? 1'b1 : 1'b0);

assign icmp_ln46_31_fu_4988_p2 = (($signed(select_ln43_fu_4981_p3) > $signed(west_30_reg_6495)) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_2012_p2 = (($signed(northwest_3_reg_5223) > $signed(west_2_reg_5207)) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_2119_p2 = (($signed(northwest_4_reg_5269) > $signed(west_3_reg_5253)) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_2226_p2 = (($signed(northwest_5_reg_5315) > $signed(west_4_reg_5299)) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_2333_p2 = (($signed(northwest_6_reg_5361) > $signed(west_5_reg_5345)) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_2440_p2 = (($signed(northwest_7_reg_5407) > $signed(west_6_reg_5391)) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_2547_p2 = (($signed(northwest_8_reg_5453) > $signed(west_7_reg_5437)) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_2654_p2 = (($signed(northwest_9_reg_5499) > $signed(west_8_reg_5483)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1690_p2 = (($signed(northwest_reg_5104) > $signed(north_reg_5098)) ? 1'b1 : 1'b0);

assign icmp_ln51_10_fu_2771_p2 = (($signed(west_10_fu_2755_p2) > $signed(max_value_50_fu_2765_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_11_fu_2878_p2 = (($signed(west_11_fu_2862_p2) > $signed(max_value_55_fu_2872_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_12_fu_2985_p2 = (($signed(west_12_fu_2969_p2) > $signed(max_value_60_fu_2979_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_13_fu_3092_p2 = (($signed(west_13_fu_3076_p2) > $signed(max_value_65_fu_3086_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_14_fu_3199_p2 = (($signed(west_14_fu_3183_p2) > $signed(max_value_70_fu_3193_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_15_fu_3306_p2 = (($signed(west_15_fu_3290_p2) > $signed(max_value_75_fu_3300_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_16_fu_3413_p2 = (($signed(west_16_fu_3397_p2) > $signed(max_value_80_fu_3407_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_17_fu_3520_p2 = (($signed(west_17_fu_3504_p2) > $signed(max_value_85_fu_3514_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_18_fu_3627_p2 = (($signed(west_18_fu_3611_p2) > $signed(max_value_90_fu_3621_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_19_fu_3734_p2 = (($signed(west_19_fu_3718_p2) > $signed(max_value_95_fu_3728_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_1808_p2 = (($signed(west_1_fu_1792_p2) > $signed(max_value_5_fu_1802_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_20_fu_3841_p2 = (($signed(west_20_fu_3825_p2) > $signed(max_value_100_fu_3835_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_21_fu_3948_p2 = (($signed(west_21_fu_3932_p2) > $signed(max_value_105_fu_3942_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_22_fu_4055_p2 = (($signed(west_22_fu_4039_p2) > $signed(max_value_110_fu_4049_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_23_fu_4162_p2 = (($signed(west_23_fu_4146_p2) > $signed(max_value_115_fu_4156_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_24_fu_4269_p2 = (($signed(west_24_fu_4253_p2) > $signed(max_value_120_fu_4263_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_25_fu_4376_p2 = (($signed(west_25_fu_4360_p2) > $signed(max_value_125_fu_4370_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_26_fu_4483_p2 = (($signed(west_26_fu_4467_p2) > $signed(max_value_130_fu_4477_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_27_fu_4590_p2 = (($signed(west_27_fu_4574_p2) > $signed(max_value_135_fu_4584_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_28_fu_4697_p2 = (($signed(west_28_fu_4681_p2) > $signed(max_value_140_fu_4691_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_29_fu_4810_p2 = (($signed(west_29_fu_4794_p2) > $signed(max_value_145_fu_4804_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1915_p2 = (($signed(west_2_fu_1899_p2) > $signed(max_value_10_fu_1909_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_30_fu_4919_p2 = (($signed(sext_ln41_31_fu_4903_p1) > $signed(max_value_150_fu_4912_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_2022_p2 = (($signed(west_3_fu_2006_p2) > $signed(max_value_15_fu_2016_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_2129_p2 = (($signed(west_4_fu_2113_p2) > $signed(max_value_20_fu_2123_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_5_fu_2236_p2 = (($signed(west_5_fu_2220_p2) > $signed(max_value_25_fu_2230_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_6_fu_2343_p2 = (($signed(west_6_fu_2327_p2) > $signed(max_value_30_fu_2337_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_7_fu_2450_p2 = (($signed(west_7_fu_2434_p2) > $signed(max_value_35_fu_2444_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_8_fu_2557_p2 = (($signed(west_8_fu_2541_p2) > $signed(max_value_40_fu_2551_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_9_fu_2664_p2 = (($signed(west_9_fu_2648_p2) > $signed(max_value_45_fu_2658_p3)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1700_p2 = (($signed(west_fu_1684_p2) > $signed(max_value_2_fu_1694_p3)) ? 1'b1 : 1'b0);

assign icmp_ln56_10_fu_2818_p2 = (($signed(max_value_52_reg_5581) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_11_fu_2925_p2 = (($signed(max_value_57_reg_5627) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_12_fu_3032_p2 = (($signed(max_value_62_reg_5673) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_13_fu_3139_p2 = (($signed(max_value_67_reg_5719) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_14_fu_3246_p2 = (($signed(max_value_72_reg_5765) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_15_fu_3353_p2 = (($signed(max_value_77_reg_5811) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_16_fu_3460_p2 = (($signed(max_value_82_reg_5857) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_17_fu_3567_p2 = (($signed(max_value_87_reg_5903) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_18_fu_3674_p2 = (($signed(max_value_92_reg_5949) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_19_fu_3781_p2 = (($signed(max_value_97_reg_5995) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1855_p2 = (($signed(max_value_7_reg_5167) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_20_fu_3888_p2 = (($signed(max_value_102_reg_6041) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_21_fu_3995_p2 = (($signed(max_value_107_reg_6087) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_22_fu_4102_p2 = (($signed(max_value_112_reg_6133) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_23_fu_4209_p2 = (($signed(max_value_117_reg_6179) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_24_fu_4316_p2 = (($signed(max_value_122_reg_6225) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_25_fu_4423_p2 = (($signed(max_value_127_reg_6271) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_26_fu_4530_p2 = (($signed(max_value_132_reg_6317) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_27_fu_4637_p2 = (($signed(max_value_137_reg_6363) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_28_fu_4750_p2 = (($signed(max_value_142_reg_6409) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_29_fu_4853_p2 = (($signed(max_value_147_reg_6460) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1962_p2 = (($signed(max_value_12_reg_5213) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_30_fu_4937_p2 = (($signed(max_value_152_reg_6501) > $signed(18'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_31_fu_5004_p2 = (($signed(max_value_155_reg_6535) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_2069_p2 = (($signed(max_value_17_reg_5259) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_2176_p2 = (($signed(max_value_22_reg_5305) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_2283_p2 = (($signed(max_value_27_reg_5351) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_2390_p2 = (($signed(max_value_32_reg_5397) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_2497_p2 = (($signed(max_value_37_reg_5443) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_8_fu_2604_p2 = (($signed(max_value_42_reg_5489) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_9_fu_2711_p2 = (($signed(max_value_47_reg_5535) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1747_p2 = (($signed(max_value_4_reg_5121) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln68_10_fu_2834_p2 = (($signed(zext_ln43_10_fu_2830_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_20_reg_910)) ? 1'b1 : 1'b0);

assign icmp_ln68_11_fu_2941_p2 = (($signed(zext_ln43_11_fu_2937_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_22_reg_945)) ? 1'b1 : 1'b0);

assign icmp_ln68_12_fu_3048_p2 = (($signed(zext_ln43_12_fu_3044_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_24_reg_980)) ? 1'b1 : 1'b0);

assign icmp_ln68_13_fu_3155_p2 = (($signed(zext_ln43_13_fu_3151_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_26_reg_1015)) ? 1'b1 : 1'b0);

assign icmp_ln68_14_fu_3262_p2 = (($signed(zext_ln43_14_fu_3258_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_28_reg_1050)) ? 1'b1 : 1'b0);

assign icmp_ln68_15_fu_3369_p2 = (($signed(zext_ln43_15_fu_3365_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_30_reg_1085)) ? 1'b1 : 1'b0);

assign icmp_ln68_16_fu_3476_p2 = (($signed(zext_ln43_16_fu_3472_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_32_reg_1120)) ? 1'b1 : 1'b0);

assign icmp_ln68_17_fu_3583_p2 = (($signed(zext_ln43_17_fu_3579_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_34_reg_1155)) ? 1'b1 : 1'b0);

assign icmp_ln68_18_fu_3690_p2 = (($signed(zext_ln43_18_fu_3686_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_36_reg_1190)) ? 1'b1 : 1'b0);

assign icmp_ln68_19_fu_3797_p2 = (($signed(zext_ln43_19_fu_3793_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_38_reg_1225)) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_1871_p2 = (($signed(zext_ln43_1_fu_1867_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_2_reg_595)) ? 1'b1 : 1'b0);

assign icmp_ln68_20_fu_3904_p2 = (($signed(zext_ln43_20_fu_3900_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_40_reg_1260)) ? 1'b1 : 1'b0);

assign icmp_ln68_21_fu_4011_p2 = (($signed(zext_ln43_21_fu_4007_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_42_reg_1295)) ? 1'b1 : 1'b0);

assign icmp_ln68_22_fu_4118_p2 = (($signed(zext_ln43_22_fu_4114_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_44_reg_1330)) ? 1'b1 : 1'b0);

assign icmp_ln68_23_fu_4225_p2 = (($signed(zext_ln43_23_fu_4221_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_46_reg_1365)) ? 1'b1 : 1'b0);

assign icmp_ln68_24_fu_4332_p2 = (($signed(zext_ln43_24_fu_4328_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_48_reg_1400)) ? 1'b1 : 1'b0);

assign icmp_ln68_25_fu_4439_p2 = (($signed(zext_ln43_25_fu_4435_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_50_reg_1435)) ? 1'b1 : 1'b0);

assign icmp_ln68_26_fu_4546_p2 = (($signed(zext_ln43_26_fu_4542_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_52_reg_1470)) ? 1'b1 : 1'b0);

assign icmp_ln68_27_fu_4653_p2 = (($signed(zext_ln43_27_fu_4649_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_54_reg_1505)) ? 1'b1 : 1'b0);

assign icmp_ln68_28_fu_4766_p2 = (($signed(zext_ln43_28_fu_4762_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_56_reg_1540)) ? 1'b1 : 1'b0);

assign icmp_ln68_29_fu_4869_p2 = (($signed(zext_ln43_29_fu_4865_p1) > $signed(ap_phi_reg_pp1_iter1_global_max_58_reg_1564)) ? 1'b1 : 1'b0);

assign icmp_ln68_2_fu_1978_p2 = (($signed(zext_ln43_2_fu_1974_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_4_reg_630)) ? 1'b1 : 1'b0);

assign icmp_ln68_30_fu_4957_p2 = (($signed(zext_ln43_30_fu_4949_p1) > $signed(ap_phi_reg_pp1_iter1_global_max_60_reg_1575)) ? 1'b1 : 1'b0);

assign icmp_ln68_31_fu_5047_p2 = (($signed(zext_ln56_fu_5016_p1) > $signed(ap_phi_reg_pp1_iter1_global_max_62_reg_1586)) ? 1'b1 : 1'b0);

assign icmp_ln68_3_fu_2085_p2 = (($signed(zext_ln43_3_fu_2081_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_6_reg_665)) ? 1'b1 : 1'b0);

assign icmp_ln68_4_fu_2192_p2 = (($signed(zext_ln43_4_fu_2188_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_8_reg_700)) ? 1'b1 : 1'b0);

assign icmp_ln68_5_fu_2299_p2 = (($signed(zext_ln43_5_fu_2295_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_10_reg_735)) ? 1'b1 : 1'b0);

assign icmp_ln68_6_fu_2406_p2 = (($signed(zext_ln43_6_fu_2402_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_12_reg_770)) ? 1'b1 : 1'b0);

assign icmp_ln68_7_fu_2513_p2 = (($signed(zext_ln43_7_fu_2509_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_14_reg_805)) ? 1'b1 : 1'b0);

assign icmp_ln68_8_fu_2620_p2 = (($signed(zext_ln43_8_fu_2616_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_16_reg_840)) ? 1'b1 : 1'b0);

assign icmp_ln68_9_fu_2727_p2 = (($signed(zext_ln43_9_fu_2723_p1) > $signed(ap_phi_reg_pp1_iter0_global_max_18_reg_875)) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1763_p2 = (($signed(zext_ln43_fu_1759_p1) > $signed(global_max_reg_559)) ? 1'b1 : 1'b0);

assign loop_index_cast_fu_1625_p1 = loop_index_reg_466;

assign max_value_100_fu_3835_p3 = ((icmp_ln46_20_fu_3831_p2[0:0] == 1'b1) ? northwest_20_reg_6005 : west_19_reg_5989);

assign max_value_102_fu_3847_p3 = ((icmp_ln51_20_fu_3841_p2[0:0] == 1'b1) ? west_20_fu_3825_p2 : max_value_100_fu_3835_p3);

assign max_value_105_fu_3942_p3 = ((icmp_ln46_21_fu_3938_p2[0:0] == 1'b1) ? northwest_21_reg_6051 : west_20_reg_6035);

assign max_value_107_fu_3954_p3 = ((icmp_ln51_21_fu_3948_p2[0:0] == 1'b1) ? west_21_fu_3932_p2 : max_value_105_fu_3942_p3);

assign max_value_10_fu_1909_p3 = ((icmp_ln46_2_fu_1905_p2[0:0] == 1'b1) ? northwest_2_reg_5177 : west_1_reg_5161);

assign max_value_110_fu_4049_p3 = ((icmp_ln46_22_fu_4045_p2[0:0] == 1'b1) ? northwest_22_reg_6097 : west_21_reg_6081);

assign max_value_112_fu_4061_p3 = ((icmp_ln51_22_fu_4055_p2[0:0] == 1'b1) ? west_22_fu_4039_p2 : max_value_110_fu_4049_p3);

assign max_value_115_fu_4156_p3 = ((icmp_ln46_23_fu_4152_p2[0:0] == 1'b1) ? northwest_23_reg_6143 : west_22_reg_6127);

assign max_value_117_fu_4168_p3 = ((icmp_ln51_23_fu_4162_p2[0:0] == 1'b1) ? west_23_fu_4146_p2 : max_value_115_fu_4156_p3);

assign max_value_120_fu_4263_p3 = ((icmp_ln46_24_fu_4259_p2[0:0] == 1'b1) ? northwest_24_reg_6189 : west_23_reg_6173);

assign max_value_122_fu_4275_p3 = ((icmp_ln51_24_fu_4269_p2[0:0] == 1'b1) ? west_24_fu_4253_p2 : max_value_120_fu_4263_p3);

assign max_value_125_fu_4370_p3 = ((icmp_ln46_25_fu_4366_p2[0:0] == 1'b1) ? northwest_25_reg_6235 : west_24_reg_6219);

assign max_value_127_fu_4382_p3 = ((icmp_ln51_25_fu_4376_p2[0:0] == 1'b1) ? west_25_fu_4360_p2 : max_value_125_fu_4370_p3);

assign max_value_12_fu_1921_p3 = ((icmp_ln51_2_fu_1915_p2[0:0] == 1'b1) ? west_2_fu_1899_p2 : max_value_10_fu_1909_p3);

assign max_value_130_fu_4477_p3 = ((icmp_ln46_26_fu_4473_p2[0:0] == 1'b1) ? northwest_26_reg_6281 : west_25_reg_6265);

assign max_value_132_fu_4489_p3 = ((icmp_ln51_26_fu_4483_p2[0:0] == 1'b1) ? west_26_fu_4467_p2 : max_value_130_fu_4477_p3);

assign max_value_135_fu_4584_p3 = ((icmp_ln46_27_fu_4580_p2[0:0] == 1'b1) ? northwest_27_reg_6327 : west_26_reg_6311);

assign max_value_137_fu_4596_p3 = ((icmp_ln51_27_fu_4590_p2[0:0] == 1'b1) ? west_27_fu_4574_p2 : max_value_135_fu_4584_p3);

assign max_value_140_fu_4691_p3 = ((icmp_ln46_28_fu_4687_p2[0:0] == 1'b1) ? northwest_28_reg_6373 : west_27_reg_6357);

assign max_value_142_fu_4703_p3 = ((icmp_ln51_28_fu_4697_p2[0:0] == 1'b1) ? west_28_fu_4681_p2 : max_value_140_fu_4691_p3);

assign max_value_145_fu_4804_p3 = ((icmp_ln46_29_fu_4800_p2[0:0] == 1'b1) ? northwest_29_reg_6419 : west_28_reg_6403);

assign max_value_147_fu_4816_p3 = ((icmp_ln51_29_fu_4810_p2[0:0] == 1'b1) ? west_29_fu_4794_p2 : max_value_145_fu_4804_p3);

assign max_value_150_fu_4912_p3 = ((icmp_ln46_30_fu_4907_p2[0:0] == 1'b1) ? northwest_30_reg_6470 : sext_ln41_30_fu_4850_p1);

assign max_value_152_fu_4925_p3 = ((icmp_ln51_30_fu_4919_p2[0:0] == 1'b1) ? sext_ln41_31_fu_4903_p1 : max_value_150_fu_4912_p3);

assign max_value_155_fu_4993_p3 = ((icmp_ln46_31_fu_4988_p2[0:0] == 1'b1) ? select_ln43_fu_4981_p3 : west_30_reg_6495);

assign max_value_157_fu_1860_p3 = ((icmp_ln56_1_fu_1855_p2[0:0] == 1'b1) ? trunc_ln43_1_reg_5172 : 16'd0);

assign max_value_158_fu_1967_p3 = ((icmp_ln56_2_fu_1962_p2[0:0] == 1'b1) ? trunc_ln43_2_reg_5218 : 16'd0);

assign max_value_159_fu_2074_p3 = ((icmp_ln56_3_fu_2069_p2[0:0] == 1'b1) ? trunc_ln43_3_reg_5264 : 16'd0);

assign max_value_15_fu_2016_p3 = ((icmp_ln46_3_fu_2012_p2[0:0] == 1'b1) ? northwest_3_reg_5223 : west_2_reg_5207);

assign max_value_160_fu_2181_p3 = ((icmp_ln56_4_fu_2176_p2[0:0] == 1'b1) ? trunc_ln43_4_reg_5310 : 16'd0);

assign max_value_161_fu_2288_p3 = ((icmp_ln56_5_fu_2283_p2[0:0] == 1'b1) ? trunc_ln43_5_reg_5356 : 16'd0);

assign max_value_162_fu_2395_p3 = ((icmp_ln56_6_fu_2390_p2[0:0] == 1'b1) ? trunc_ln43_6_reg_5402 : 16'd0);

assign max_value_163_fu_2502_p3 = ((icmp_ln56_7_fu_2497_p2[0:0] == 1'b1) ? trunc_ln43_7_reg_5448 : 16'd0);

assign max_value_164_fu_2609_p3 = ((icmp_ln56_8_fu_2604_p2[0:0] == 1'b1) ? trunc_ln43_8_reg_5494 : 16'd0);

assign max_value_165_fu_2716_p3 = ((icmp_ln56_9_fu_2711_p2[0:0] == 1'b1) ? trunc_ln43_9_reg_5540 : 16'd0);

assign max_value_166_fu_2823_p3 = ((icmp_ln56_10_fu_2818_p2[0:0] == 1'b1) ? trunc_ln43_10_reg_5586 : 16'd0);

assign max_value_167_fu_2930_p3 = ((icmp_ln56_11_fu_2925_p2[0:0] == 1'b1) ? trunc_ln43_11_reg_5632 : 16'd0);

assign max_value_168_fu_3037_p3 = ((icmp_ln56_12_fu_3032_p2[0:0] == 1'b1) ? trunc_ln43_12_reg_5678 : 16'd0);

assign max_value_169_fu_3144_p3 = ((icmp_ln56_13_fu_3139_p2[0:0] == 1'b1) ? trunc_ln43_13_reg_5724 : 16'd0);

assign max_value_170_fu_3251_p3 = ((icmp_ln56_14_fu_3246_p2[0:0] == 1'b1) ? trunc_ln43_14_reg_5770 : 16'd0);

assign max_value_171_fu_3358_p3 = ((icmp_ln56_15_fu_3353_p2[0:0] == 1'b1) ? trunc_ln43_15_reg_5816 : 16'd0);

assign max_value_172_fu_3465_p3 = ((icmp_ln56_16_fu_3460_p2[0:0] == 1'b1) ? trunc_ln43_16_reg_5862 : 16'd0);

assign max_value_173_fu_3572_p3 = ((icmp_ln56_17_fu_3567_p2[0:0] == 1'b1) ? trunc_ln43_17_reg_5908 : 16'd0);

assign max_value_174_fu_3679_p3 = ((icmp_ln56_18_fu_3674_p2[0:0] == 1'b1) ? trunc_ln43_18_reg_5954 : 16'd0);

assign max_value_175_fu_3786_p3 = ((icmp_ln56_19_fu_3781_p2[0:0] == 1'b1) ? trunc_ln43_19_reg_6000 : 16'd0);

assign max_value_176_fu_3893_p3 = ((icmp_ln56_20_fu_3888_p2[0:0] == 1'b1) ? trunc_ln43_20_reg_6046 : 16'd0);

assign max_value_177_fu_4000_p3 = ((icmp_ln56_21_fu_3995_p2[0:0] == 1'b1) ? trunc_ln43_21_reg_6092 : 16'd0);

assign max_value_178_fu_4107_p3 = ((icmp_ln56_22_fu_4102_p2[0:0] == 1'b1) ? trunc_ln43_22_reg_6138 : 16'd0);

assign max_value_179_fu_4214_p3 = ((icmp_ln56_23_fu_4209_p2[0:0] == 1'b1) ? trunc_ln43_23_reg_6184 : 16'd0);

assign max_value_17_fu_2028_p3 = ((icmp_ln51_3_fu_2022_p2[0:0] == 1'b1) ? west_3_fu_2006_p2 : max_value_15_fu_2016_p3);

assign max_value_180_fu_4321_p3 = ((icmp_ln56_24_fu_4316_p2[0:0] == 1'b1) ? trunc_ln43_24_reg_6230 : 16'd0);

assign max_value_181_fu_4428_p3 = ((icmp_ln56_25_fu_4423_p2[0:0] == 1'b1) ? trunc_ln43_25_reg_6276 : 16'd0);

assign max_value_182_fu_4535_p3 = ((icmp_ln56_26_fu_4530_p2[0:0] == 1'b1) ? trunc_ln43_26_reg_6322 : 16'd0);

assign max_value_183_fu_4642_p3 = ((icmp_ln56_27_fu_4637_p2[0:0] == 1'b1) ? trunc_ln43_27_reg_6368 : 16'd0);

assign max_value_184_fu_4755_p3 = ((icmp_ln56_28_fu_4750_p2[0:0] == 1'b1) ? trunc_ln43_28_reg_6414 : 16'd0);

assign max_value_185_fu_4858_p3 = ((icmp_ln56_29_fu_4853_p2[0:0] == 1'b1) ? trunc_ln43_29_reg_6465 : 16'd0);

assign max_value_186_fu_4942_p3 = ((icmp_ln56_30_fu_4937_p2[0:0] == 1'b1) ? trunc_ln43_30_reg_6506 : 17'd0);

assign max_value_187_fu_5009_p3 = ((icmp_ln56_31_fu_5004_p2[0:0] == 1'b1) ? 16'd0 : trunc_ln43_31_reg_6540);

assign max_value_20_fu_2123_p3 = ((icmp_ln46_4_fu_2119_p2[0:0] == 1'b1) ? northwest_4_reg_5269 : west_3_reg_5253);

assign max_value_22_fu_2135_p3 = ((icmp_ln51_4_fu_2129_p2[0:0] == 1'b1) ? west_4_fu_2113_p2 : max_value_20_fu_2123_p3);

assign max_value_25_fu_2230_p3 = ((icmp_ln46_5_fu_2226_p2[0:0] == 1'b1) ? northwest_5_reg_5315 : west_4_reg_5299);

assign max_value_27_fu_2242_p3 = ((icmp_ln51_5_fu_2236_p2[0:0] == 1'b1) ? west_5_fu_2220_p2 : max_value_25_fu_2230_p3);

assign max_value_2_fu_1694_p3 = ((icmp_ln46_fu_1690_p2[0:0] == 1'b1) ? northwest_reg_5104 : north_reg_5098);

assign max_value_30_fu_2337_p3 = ((icmp_ln46_6_fu_2333_p2[0:0] == 1'b1) ? northwest_6_reg_5361 : west_5_reg_5345);

assign max_value_32_fu_2349_p3 = ((icmp_ln51_6_fu_2343_p2[0:0] == 1'b1) ? west_6_fu_2327_p2 : max_value_30_fu_2337_p3);

assign max_value_35_fu_2444_p3 = ((icmp_ln46_7_fu_2440_p2[0:0] == 1'b1) ? northwest_7_reg_5407 : west_6_reg_5391);

assign max_value_37_fu_2456_p3 = ((icmp_ln51_7_fu_2450_p2[0:0] == 1'b1) ? west_7_fu_2434_p2 : max_value_35_fu_2444_p3);

assign max_value_40_fu_2551_p3 = ((icmp_ln46_8_fu_2547_p2[0:0] == 1'b1) ? northwest_8_reg_5453 : west_7_reg_5437);

assign max_value_42_fu_2563_p3 = ((icmp_ln51_8_fu_2557_p2[0:0] == 1'b1) ? west_8_fu_2541_p2 : max_value_40_fu_2551_p3);

assign max_value_45_fu_2658_p3 = ((icmp_ln46_9_fu_2654_p2[0:0] == 1'b1) ? northwest_9_reg_5499 : west_8_reg_5483);

assign max_value_47_fu_2670_p3 = ((icmp_ln51_9_fu_2664_p2[0:0] == 1'b1) ? west_9_fu_2648_p2 : max_value_45_fu_2658_p3);

assign max_value_4_fu_1706_p3 = ((icmp_ln51_fu_1700_p2[0:0] == 1'b1) ? west_fu_1684_p2 : max_value_2_fu_1694_p3);

assign max_value_50_fu_2765_p3 = ((icmp_ln46_10_fu_2761_p2[0:0] == 1'b1) ? northwest_10_reg_5545 : west_9_reg_5529);

assign max_value_52_fu_2777_p3 = ((icmp_ln51_10_fu_2771_p2[0:0] == 1'b1) ? west_10_fu_2755_p2 : max_value_50_fu_2765_p3);

assign max_value_55_fu_2872_p3 = ((icmp_ln46_11_fu_2868_p2[0:0] == 1'b1) ? northwest_11_reg_5591 : west_10_reg_5575);

assign max_value_57_fu_2884_p3 = ((icmp_ln51_11_fu_2878_p2[0:0] == 1'b1) ? west_11_fu_2862_p2 : max_value_55_fu_2872_p3);

assign max_value_5_fu_1802_p3 = ((icmp_ln46_1_fu_1798_p2[0:0] == 1'b1) ? northwest_1_reg_5131 : west_reg_5115);

assign max_value_60_fu_2979_p3 = ((icmp_ln46_12_fu_2975_p2[0:0] == 1'b1) ? northwest_12_reg_5637 : west_11_reg_5621);

assign max_value_62_fu_2991_p3 = ((icmp_ln51_12_fu_2985_p2[0:0] == 1'b1) ? west_12_fu_2969_p2 : max_value_60_fu_2979_p3);

assign max_value_65_fu_3086_p3 = ((icmp_ln46_13_fu_3082_p2[0:0] == 1'b1) ? northwest_13_reg_5683 : west_12_reg_5667);

assign max_value_67_fu_3098_p3 = ((icmp_ln51_13_fu_3092_p2[0:0] == 1'b1) ? west_13_fu_3076_p2 : max_value_65_fu_3086_p3);

assign max_value_70_fu_3193_p3 = ((icmp_ln46_14_fu_3189_p2[0:0] == 1'b1) ? northwest_14_reg_5729 : west_13_reg_5713);

assign max_value_72_fu_3205_p3 = ((icmp_ln51_14_fu_3199_p2[0:0] == 1'b1) ? west_14_fu_3183_p2 : max_value_70_fu_3193_p3);

assign max_value_75_fu_3300_p3 = ((icmp_ln46_15_fu_3296_p2[0:0] == 1'b1) ? northwest_15_reg_5775 : west_14_reg_5759);

assign max_value_77_fu_3312_p3 = ((icmp_ln51_15_fu_3306_p2[0:0] == 1'b1) ? west_15_fu_3290_p2 : max_value_75_fu_3300_p3);

assign max_value_7_fu_1814_p3 = ((icmp_ln51_1_fu_1808_p2[0:0] == 1'b1) ? west_1_fu_1792_p2 : max_value_5_fu_1802_p3);

assign max_value_80_fu_3407_p3 = ((icmp_ln46_16_fu_3403_p2[0:0] == 1'b1) ? northwest_16_reg_5821 : west_15_reg_5805);

assign max_value_82_fu_3419_p3 = ((icmp_ln51_16_fu_3413_p2[0:0] == 1'b1) ? west_16_fu_3397_p2 : max_value_80_fu_3407_p3);

assign max_value_85_fu_3514_p3 = ((icmp_ln46_17_fu_3510_p2[0:0] == 1'b1) ? northwest_17_reg_5867 : west_16_reg_5851);

assign max_value_87_fu_3526_p3 = ((icmp_ln51_17_fu_3520_p2[0:0] == 1'b1) ? west_17_fu_3504_p2 : max_value_85_fu_3514_p3);

assign max_value_90_fu_3621_p3 = ((icmp_ln46_18_fu_3617_p2[0:0] == 1'b1) ? northwest_18_reg_5913 : west_17_reg_5897);

assign max_value_92_fu_3633_p3 = ((icmp_ln51_18_fu_3627_p2[0:0] == 1'b1) ? west_18_fu_3611_p2 : max_value_90_fu_3621_p3);

assign max_value_95_fu_3728_p3 = ((icmp_ln46_19_fu_3724_p2[0:0] == 1'b1) ? northwest_19_reg_5959 : west_18_reg_5943);

assign max_value_97_fu_3740_p3 = ((icmp_ln51_19_fu_3734_p2[0:0] == 1'b1) ? west_19_fu_3718_p2 : max_value_95_fu_3728_p3);

assign max_value_fu_1752_p3 = ((icmp_ln56_fu_1747_p2[0:0] == 1'b1) ? trunc_ln43_reg_5126 : 16'd0);

assign north_fu_1651_p2 = ($signed(sext_ln39_fu_1647_p1) + $signed(17'd131071));

assign northwest_10_fu_2694_p2 = ($signed(select_ln40_10_fu_2682_p3) + $signed(sext_ln40_10_fu_2690_p1));

assign northwest_11_fu_2801_p2 = ($signed(select_ln40_11_fu_2789_p3) + $signed(sext_ln40_11_fu_2797_p1));

assign northwest_12_fu_2908_p2 = ($signed(select_ln40_12_fu_2896_p3) + $signed(sext_ln40_12_fu_2904_p1));

assign northwest_13_fu_3015_p2 = ($signed(select_ln40_13_fu_3003_p3) + $signed(sext_ln40_13_fu_3011_p1));

assign northwest_14_fu_3122_p2 = ($signed(select_ln40_14_fu_3110_p3) + $signed(sext_ln40_14_fu_3118_p1));

assign northwest_15_fu_3229_p2 = ($signed(select_ln40_15_fu_3217_p3) + $signed(sext_ln40_15_fu_3225_p1));

assign northwest_16_fu_3336_p2 = ($signed(select_ln40_16_fu_3324_p3) + $signed(sext_ln40_16_fu_3332_p1));

assign northwest_17_fu_3443_p2 = ($signed(select_ln40_17_fu_3431_p3) + $signed(sext_ln40_17_fu_3439_p1));

assign northwest_18_fu_3550_p2 = ($signed(select_ln40_18_fu_3538_p3) + $signed(sext_ln40_18_fu_3546_p1));

assign northwest_19_fu_3657_p2 = ($signed(select_ln40_19_fu_3645_p3) + $signed(sext_ln40_19_fu_3653_p1));

assign northwest_1_fu_1730_p2 = ($signed(select_ln40_1_fu_1718_p3) + $signed(sext_ln40_1_fu_1726_p1));

assign northwest_20_fu_3764_p2 = ($signed(select_ln40_20_fu_3752_p3) + $signed(sext_ln40_20_fu_3760_p1));

assign northwest_21_fu_3871_p2 = ($signed(select_ln40_21_fu_3859_p3) + $signed(sext_ln40_21_fu_3867_p1));

assign northwest_22_fu_3978_p2 = ($signed(select_ln40_22_fu_3966_p3) + $signed(sext_ln40_22_fu_3974_p1));

assign northwest_23_fu_4085_p2 = ($signed(select_ln40_23_fu_4073_p3) + $signed(sext_ln40_23_fu_4081_p1));

assign northwest_24_fu_4192_p2 = ($signed(select_ln40_24_fu_4180_p3) + $signed(sext_ln40_24_fu_4188_p1));

assign northwest_25_fu_4299_p2 = ($signed(select_ln40_25_fu_4287_p3) + $signed(sext_ln40_25_fu_4295_p1));

assign northwest_26_fu_4406_p2 = ($signed(select_ln40_26_fu_4394_p3) + $signed(sext_ln40_26_fu_4402_p1));

assign northwest_27_fu_4513_p2 = ($signed(select_ln40_27_fu_4501_p3) + $signed(sext_ln40_27_fu_4509_p1));

assign northwest_28_fu_4620_p2 = ($signed(select_ln40_28_fu_4608_p3) + $signed(sext_ln40_28_fu_4616_p1));

assign northwest_29_fu_4727_p2 = ($signed(select_ln40_29_fu_4715_p3) + $signed(sext_ln40_29_fu_4723_p1));

assign northwest_2_fu_1838_p2 = ($signed(select_ln40_2_fu_1826_p3) + $signed(sext_ln40_2_fu_1834_p1));

assign northwest_30_fu_4840_p2 = (select_ln40_30_fu_4828_p3 + zext_ln40_fu_4836_p1);

assign northwest_3_fu_1945_p2 = ($signed(select_ln40_3_fu_1933_p3) + $signed(sext_ln40_3_fu_1941_p1));

assign northwest_4_fu_2052_p2 = ($signed(select_ln40_4_fu_2040_p3) + $signed(sext_ln40_4_fu_2048_p1));

assign northwest_5_fu_2159_p2 = ($signed(select_ln40_5_fu_2147_p3) + $signed(sext_ln40_5_fu_2155_p1));

assign northwest_6_fu_2266_p2 = ($signed(select_ln40_6_fu_2254_p3) + $signed(sext_ln40_6_fu_2262_p1));

assign northwest_7_fu_2373_p2 = ($signed(select_ln40_7_fu_2361_p3) + $signed(sext_ln40_7_fu_2369_p1));

assign northwest_8_fu_2480_p2 = ($signed(select_ln40_8_fu_2468_p3) + $signed(sext_ln40_8_fu_2476_p1));

assign northwest_9_fu_2587_p2 = ($signed(select_ln40_9_fu_2575_p3) + $signed(sext_ln40_9_fu_2583_p1));

assign northwest_fu_1669_p2 = ($signed(select_ln40_fu_1657_p3) + $signed(sext_ln40_fu_1665_p1));

assign or_ln56_fu_5029_p2 = (icmp_ln56_31_fu_5004_p2 | icmp_ln46_31_reg_6530);

assign or_ln70_10_fu_2847_p2 = (shl_ln70_s_fu_2840_p3 | 22'd21);

assign or_ln70_11_fu_2954_p2 = (shl_ln70_10_fu_2947_p3 | 22'd20);

assign or_ln70_12_fu_3061_p2 = (shl_ln70_11_fu_3054_p3 | 22'd19);

assign or_ln70_13_fu_3168_p2 = (shl_ln70_12_fu_3161_p3 | 22'd18);

assign or_ln70_14_fu_3275_p2 = (shl_ln70_13_fu_3268_p3 | 22'd17);

assign or_ln70_15_fu_3382_p2 = (shl_ln70_14_fu_3375_p3 | 22'd16);

assign or_ln70_16_fu_3489_p2 = (shl_ln70_15_fu_3482_p3 | 22'd15);

assign or_ln70_17_fu_3596_p2 = (shl_ln70_16_fu_3589_p3 | 22'd14);

assign or_ln70_18_fu_3703_p2 = (shl_ln70_17_fu_3696_p3 | 22'd13);

assign or_ln70_19_fu_3810_p2 = (shl_ln70_18_fu_3803_p3 | 22'd12);

assign or_ln70_1_fu_1884_p2 = (shl_ln70_1_fu_1877_p3 | 22'd30);

assign or_ln70_20_fu_3917_p2 = (shl_ln70_19_fu_3910_p3 | 22'd11);

assign or_ln70_21_fu_4024_p2 = (shl_ln70_20_fu_4017_p3 | 22'd10);

assign or_ln70_22_fu_4131_p2 = (shl_ln70_21_fu_4124_p3 | 22'd9);

assign or_ln70_23_fu_4238_p2 = (shl_ln70_22_fu_4231_p3 | 22'd8);

assign or_ln70_24_fu_4345_p2 = (shl_ln70_23_fu_4338_p3 | 22'd7);

assign or_ln70_25_fu_4452_p2 = (shl_ln70_24_fu_4445_p3 | 22'd6);

assign or_ln70_26_fu_4559_p2 = (shl_ln70_25_fu_4552_p3 | 22'd5);

assign or_ln70_27_fu_4666_p2 = (shl_ln70_26_fu_4659_p3 | 22'd4);

assign or_ln70_28_fu_4779_p2 = (shl_ln70_27_fu_4772_p3 | 22'd3);

assign or_ln70_29_fu_4882_p2 = (shl_ln70_28_fu_4875_p3 | 22'd2);

assign or_ln70_2_fu_1991_p2 = (shl_ln70_2_fu_1984_p3 | 22'd29);

assign or_ln70_30_fu_4970_p2 = (shl_ln70_29_fu_4963_p3 | 22'd1);

assign or_ln70_3_fu_2098_p2 = (shl_ln70_3_fu_2091_p3 | 22'd28);

assign or_ln70_4_fu_2205_p2 = (shl_ln70_4_fu_2198_p3 | 22'd27);

assign or_ln70_5_fu_2312_p2 = (shl_ln70_5_fu_2305_p3 | 22'd26);

assign or_ln70_6_fu_2419_p2 = (shl_ln70_6_fu_2412_p3 | 22'd25);

assign or_ln70_7_fu_2526_p2 = (shl_ln70_7_fu_2519_p3 | 22'd24);

assign or_ln70_8_fu_2633_p2 = (shl_ln70_8_fu_2626_p3 | 22'd23);

assign or_ln70_9_fu_2740_p2 = (shl_ln70_9_fu_2733_p3 | 22'd22);

assign or_ln70_fu_1777_p2 = (shl_ln_fu_1769_p3 | 22'd31);

assign select_ln40_10_fu_2682_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_11_fu_2789_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_12_fu_2896_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_13_fu_3003_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_14_fu_3110_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_15_fu_3217_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_16_fu_3324_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_17_fu_3431_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_18_fu_3538_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_19_fu_3645_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_1_fu_1718_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_20_fu_3752_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_21_fu_3859_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_22_fu_3966_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_23_fu_4073_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_24_fu_4180_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_25_fu_4287_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_26_fu_4394_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_27_fu_4501_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_28_fu_4608_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_29_fu_4715_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_2_fu_1826_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_30_fu_4828_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 18'd2 : 18'd262143);

assign select_ln40_3_fu_1933_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_4_fu_2040_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_5_fu_2147_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_6_fu_2254_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_7_fu_2361_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_8_fu_2468_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_9_fu_2575_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln40_fu_1657_p3 = ((grp_fu_1608_p2[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln43_fu_4981_p3 = ((icmp_ln38_31_reg_6511[0:0] == 1'b1) ? 17'd2 : 17'd131071);

assign select_ln56_fu_5021_p3 = ((icmp_ln56_31_fu_5004_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign sext_ln39_fu_1647_p1 = $signed(ap_phi_mux_diag_array_2_63_phi_fu_493_p4);

assign sext_ln40_10_fu_2690_p1 = $signed(diag_array_1_20_reg_829);

assign sext_ln40_11_fu_2797_p1 = $signed(diag_array_1_19_reg_864);

assign sext_ln40_12_fu_2904_p1 = $signed(diag_array_1_18_reg_899);

assign sext_ln40_13_fu_3011_p1 = $signed(diag_array_1_17_reg_934);

assign sext_ln40_14_fu_3118_p1 = $signed(diag_array_1_16_reg_969);

assign sext_ln40_15_fu_3225_p1 = $signed(diag_array_1_15_reg_1004);

assign sext_ln40_16_fu_3332_p1 = $signed(diag_array_1_14_reg_1039);

assign sext_ln40_17_fu_3439_p1 = $signed(diag_array_1_13_reg_1074);

assign sext_ln40_18_fu_3546_p1 = $signed(diag_array_1_12_reg_1109);

assign sext_ln40_19_fu_3653_p1 = $signed(diag_array_1_11_reg_1144);

assign sext_ln40_1_fu_1726_p1 = $signed(ap_phi_mux_diag_array_1_29_phi_fu_528_p4);

assign sext_ln40_20_fu_3760_p1 = $signed(diag_array_1_10_reg_1179);

assign sext_ln40_21_fu_3867_p1 = $signed(diag_array_1_9_reg_1214);

assign sext_ln40_22_fu_3974_p1 = $signed(diag_array_1_8_reg_1249);

assign sext_ln40_23_fu_4081_p1 = $signed(diag_array_1_7_reg_1284);

assign sext_ln40_24_fu_4188_p1 = $signed(diag_array_1_6_reg_1319);

assign sext_ln40_25_fu_4295_p1 = $signed(diag_array_1_5_reg_1354);

assign sext_ln40_26_fu_4402_p1 = $signed(diag_array_1_4_reg_1389);

assign sext_ln40_27_fu_4509_p1 = $signed(diag_array_1_3_reg_1424);

assign sext_ln40_28_fu_4616_p1 = $signed(diag_array_1_2_reg_1459);

assign sext_ln40_29_fu_4723_p1 = $signed(diag_array_1_1_reg_1494);

assign sext_ln40_2_fu_1834_p1 = $signed(diag_array_1_28_reg_548);

assign sext_ln40_3_fu_1941_p1 = $signed(diag_array_1_27_reg_584);

assign sext_ln40_4_fu_2048_p1 = $signed(diag_array_1_26_reg_619);

assign sext_ln40_5_fu_2155_p1 = $signed(diag_array_1_25_reg_654);

assign sext_ln40_6_fu_2262_p1 = $signed(diag_array_1_24_reg_689);

assign sext_ln40_7_fu_2369_p1 = $signed(diag_array_1_23_reg_724);

assign sext_ln40_8_fu_2476_p1 = $signed(diag_array_1_22_reg_759);

assign sext_ln40_9_fu_2583_p1 = $signed(diag_array_1_21_reg_794);

assign sext_ln40_fu_1665_p1 = $signed(ap_phi_mux_diag_array_1_30_phi_fu_504_p4);

assign sext_ln41_10_fu_2751_p1 = diag_array_2_74_reg_851;

assign sext_ln41_11_fu_2858_p1 = diag_array_2_75_reg_886;

assign sext_ln41_12_fu_2965_p1 = diag_array_2_76_reg_921;

assign sext_ln41_13_fu_3072_p1 = diag_array_2_77_reg_956;

assign sext_ln41_14_fu_3179_p1 = diag_array_2_78_reg_991;

assign sext_ln41_15_fu_3286_p1 = diag_array_2_79_reg_1026;

assign sext_ln41_16_fu_3393_p1 = diag_array_2_80_reg_1061;

assign sext_ln41_17_fu_3500_p1 = diag_array_2_81_reg_1096;

assign sext_ln41_18_fu_3607_p1 = diag_array_2_82_reg_1131;

assign sext_ln41_19_fu_3714_p1 = diag_array_2_83_reg_1166;

assign sext_ln41_1_fu_1788_p1 = diag_array_2_65_reg_535;

assign sext_ln41_20_fu_3821_p1 = diag_array_2_84_reg_1201;

assign sext_ln41_21_fu_3928_p1 = diag_array_2_85_reg_1236;

assign sext_ln41_22_fu_4035_p1 = diag_array_2_86_reg_1271;

assign sext_ln41_23_fu_4142_p1 = diag_array_2_87_reg_1306;

assign sext_ln41_24_fu_4249_p1 = diag_array_2_88_reg_1341;

assign sext_ln41_25_fu_4356_p1 = diag_array_2_89_reg_1376;

assign sext_ln41_26_fu_4463_p1 = diag_array_2_90_reg_1411;

assign sext_ln41_27_fu_4570_p1 = diag_array_2_91_reg_1446;

assign sext_ln41_28_fu_4677_p1 = diag_array_2_92_reg_1481;

assign sext_ln41_29_fu_4790_p1 = diag_array_2_93_reg_1516;

assign sext_ln41_2_fu_1895_p1 = diag_array_2_66_reg_571;

assign sext_ln41_30_fu_4850_p1 = west_29_reg_6455;

assign sext_ln41_31_fu_4903_p1 = west_30_fu_4897_p2;

assign sext_ln41_3_fu_2002_p1 = diag_array_2_67_reg_606;

assign sext_ln41_4_fu_2109_p1 = diag_array_2_68_reg_641;

assign sext_ln41_5_fu_2216_p1 = diag_array_2_69_reg_676;

assign sext_ln41_6_fu_2323_p1 = diag_array_2_70_reg_711;

assign sext_ln41_7_fu_2430_p1 = diag_array_2_71_reg_746;

assign sext_ln41_8_fu_2537_p1 = diag_array_2_72_reg_781;

assign sext_ln41_9_fu_2644_p1 = diag_array_2_73_reg_816;

assign sext_ln41_fu_1680_p1 = diag_array_2_64_reg_511;

assign shl_ln70_10_fu_2947_p3 = {{add_ln38_10_reg_5551}, {5'd0}};

assign shl_ln70_11_fu_3054_p3 = {{add_ln38_11_reg_5597}, {5'd0}};

assign shl_ln70_12_fu_3161_p3 = {{add_ln38_12_reg_5643}, {5'd0}};

assign shl_ln70_13_fu_3268_p3 = {{add_ln38_13_reg_5689}, {5'd0}};

assign shl_ln70_14_fu_3375_p3 = {{add_ln38_14_reg_5735}, {5'd0}};

assign shl_ln70_15_fu_3482_p3 = {{add_ln38_15_reg_5781}, {5'd0}};

assign shl_ln70_16_fu_3589_p3 = {{add_ln38_16_reg_5827}, {5'd0}};

assign shl_ln70_17_fu_3696_p3 = {{add_ln38_17_reg_5873}, {5'd0}};

assign shl_ln70_18_fu_3803_p3 = {{add_ln38_18_reg_5919}, {5'd0}};

assign shl_ln70_19_fu_3910_p3 = {{add_ln38_19_reg_5965}, {5'd0}};

assign shl_ln70_1_fu_1877_p3 = {{add_ln38_reg_5092}, {5'd0}};

assign shl_ln70_20_fu_4017_p3 = {{add_ln38_20_reg_6011}, {5'd0}};

assign shl_ln70_21_fu_4124_p3 = {{add_ln38_21_reg_6057}, {5'd0}};

assign shl_ln70_22_fu_4231_p3 = {{add_ln38_22_reg_6103}, {5'd0}};

assign shl_ln70_23_fu_4338_p3 = {{add_ln38_23_reg_6149}, {5'd0}};

assign shl_ln70_24_fu_4445_p3 = {{add_ln38_24_reg_6195}, {5'd0}};

assign shl_ln70_25_fu_4552_p3 = {{add_ln38_25_reg_6241}, {5'd0}};

assign shl_ln70_26_fu_4659_p3 = {{add_ln38_26_reg_6287}, {5'd0}};

assign shl_ln70_27_fu_4772_p3 = {{add_ln38_27_reg_6333}, {5'd0}};

assign shl_ln70_28_fu_4875_p3 = {{add_ln38_28_reg_6379}, {5'd0}};

assign shl_ln70_29_fu_4963_p3 = {{add_ln38_29_reg_6425}, {5'd0}};

assign shl_ln70_2_fu_1984_p3 = {{add_ln38_1_reg_5137}, {5'd0}};

assign shl_ln70_30_fu_5053_p3 = {{add_ln38_30_reg_6435}, {5'd0}};

assign shl_ln70_3_fu_2091_p3 = {{add_ln38_2_reg_5183}, {5'd0}};

assign shl_ln70_4_fu_2198_p3 = {{add_ln38_3_reg_5229}, {5'd0}};

assign shl_ln70_5_fu_2305_p3 = {{add_ln38_4_reg_5275}, {5'd0}};

assign shl_ln70_6_fu_2412_p3 = {{add_ln38_5_reg_5321}, {5'd0}};

assign shl_ln70_7_fu_2519_p3 = {{add_ln38_6_reg_5367}, {5'd0}};

assign shl_ln70_8_fu_2626_p3 = {{add_ln38_7_reg_5413}, {5'd0}};

assign shl_ln70_9_fu_2733_p3 = {{add_ln38_8_reg_5459}, {5'd0}};

assign shl_ln70_s_fu_2840_p3 = {{add_ln38_9_reg_5505}, {5'd0}};

assign shl_ln_fu_1769_p3 = {{k_reg_477}, {5'd0}};

assign trunc_ln43_10_fu_2785_p1 = max_value_52_fu_2777_p3[15:0];

assign trunc_ln43_11_fu_2892_p1 = max_value_57_fu_2884_p3[15:0];

assign trunc_ln43_12_fu_2999_p1 = max_value_62_fu_2991_p3[15:0];

assign trunc_ln43_13_fu_3106_p1 = max_value_67_fu_3098_p3[15:0];

assign trunc_ln43_14_fu_3213_p1 = max_value_72_fu_3205_p3[15:0];

assign trunc_ln43_15_fu_3320_p1 = max_value_77_fu_3312_p3[15:0];

assign trunc_ln43_16_fu_3427_p1 = max_value_82_fu_3419_p3[15:0];

assign trunc_ln43_17_fu_3534_p1 = max_value_87_fu_3526_p3[15:0];

assign trunc_ln43_18_fu_3641_p1 = max_value_92_fu_3633_p3[15:0];

assign trunc_ln43_19_fu_3748_p1 = max_value_97_fu_3740_p3[15:0];

assign trunc_ln43_1_fu_1822_p1 = max_value_7_fu_1814_p3[15:0];

assign trunc_ln43_20_fu_3855_p1 = max_value_102_fu_3847_p3[15:0];

assign trunc_ln43_21_fu_3962_p1 = max_value_107_fu_3954_p3[15:0];

assign trunc_ln43_22_fu_4069_p1 = max_value_112_fu_4061_p3[15:0];

assign trunc_ln43_23_fu_4176_p1 = max_value_117_fu_4168_p3[15:0];

assign trunc_ln43_24_fu_4283_p1 = max_value_122_fu_4275_p3[15:0];

assign trunc_ln43_25_fu_4390_p1 = max_value_127_fu_4382_p3[15:0];

assign trunc_ln43_26_fu_4497_p1 = max_value_132_fu_4489_p3[15:0];

assign trunc_ln43_27_fu_4604_p1 = max_value_137_fu_4596_p3[15:0];

assign trunc_ln43_28_fu_4711_p1 = max_value_142_fu_4703_p3[15:0];

assign trunc_ln43_29_fu_4824_p1 = max_value_147_fu_4816_p3[15:0];

assign trunc_ln43_2_fu_1929_p1 = max_value_12_fu_1921_p3[15:0];

assign trunc_ln43_30_fu_4933_p1 = max_value_152_fu_4925_p3[16:0];

assign trunc_ln43_31_fu_5000_p1 = max_value_155_fu_4993_p3[15:0];

assign trunc_ln43_3_fu_2036_p1 = max_value_17_fu_2028_p3[15:0];

assign trunc_ln43_4_fu_2143_p1 = max_value_22_fu_2135_p3[15:0];

assign trunc_ln43_5_fu_2250_p1 = max_value_27_fu_2242_p3[15:0];

assign trunc_ln43_6_fu_2357_p1 = max_value_32_fu_2349_p3[15:0];

assign trunc_ln43_7_fu_2464_p1 = max_value_37_fu_2456_p3[15:0];

assign trunc_ln43_8_fu_2571_p1 = max_value_42_fu_2563_p3[15:0];

assign trunc_ln43_9_fu_2678_p1 = max_value_47_fu_2670_p3[15:0];

assign trunc_ln43_fu_1714_p1 = max_value_4_fu_1706_p3[15:0];

assign west_10_fu_2755_p2 = ($signed(sext_ln41_10_fu_2751_p1) + $signed(17'd131071));

assign west_11_fu_2862_p2 = ($signed(sext_ln41_11_fu_2858_p1) + $signed(17'd131071));

assign west_12_fu_2969_p2 = ($signed(sext_ln41_12_fu_2965_p1) + $signed(17'd131071));

assign west_13_fu_3076_p2 = ($signed(sext_ln41_13_fu_3072_p1) + $signed(17'd131071));

assign west_14_fu_3183_p2 = ($signed(sext_ln41_14_fu_3179_p1) + $signed(17'd131071));

assign west_15_fu_3290_p2 = ($signed(sext_ln41_15_fu_3286_p1) + $signed(17'd131071));

assign west_16_fu_3397_p2 = ($signed(sext_ln41_16_fu_3393_p1) + $signed(17'd131071));

assign west_17_fu_3504_p2 = ($signed(sext_ln41_17_fu_3500_p1) + $signed(17'd131071));

assign west_18_fu_3611_p2 = ($signed(sext_ln41_18_fu_3607_p1) + $signed(17'd131071));

assign west_19_fu_3718_p2 = ($signed(sext_ln41_19_fu_3714_p1) + $signed(17'd131071));

assign west_1_fu_1792_p2 = ($signed(sext_ln41_1_fu_1788_p1) + $signed(17'd131071));

assign west_20_fu_3825_p2 = ($signed(sext_ln41_20_fu_3821_p1) + $signed(17'd131071));

assign west_21_fu_3932_p2 = ($signed(sext_ln41_21_fu_3928_p1) + $signed(17'd131071));

assign west_22_fu_4039_p2 = ($signed(sext_ln41_22_fu_4035_p1) + $signed(17'd131071));

assign west_23_fu_4146_p2 = ($signed(sext_ln41_23_fu_4142_p1) + $signed(17'd131071));

assign west_24_fu_4253_p2 = ($signed(sext_ln41_24_fu_4249_p1) + $signed(17'd131071));

assign west_25_fu_4360_p2 = ($signed(sext_ln41_25_fu_4356_p1) + $signed(17'd131071));

assign west_26_fu_4467_p2 = ($signed(sext_ln41_26_fu_4463_p1) + $signed(17'd131071));

assign west_27_fu_4574_p2 = ($signed(sext_ln41_27_fu_4570_p1) + $signed(17'd131071));

assign west_28_fu_4681_p2 = ($signed(sext_ln41_28_fu_4677_p1) + $signed(17'd131071));

assign west_29_fu_4794_p2 = ($signed(sext_ln41_29_fu_4790_p1) + $signed(17'd131071));

assign west_2_fu_1899_p2 = ($signed(sext_ln41_2_fu_1895_p1) + $signed(17'd131071));

assign west_30_fu_4897_p2 = ($signed(zext_ln41_fu_4893_p1) + $signed(17'd131071));

assign west_3_fu_2006_p2 = ($signed(sext_ln41_3_fu_2002_p1) + $signed(17'd131071));

assign west_4_fu_2113_p2 = ($signed(sext_ln41_4_fu_2109_p1) + $signed(17'd131071));

assign west_5_fu_2220_p2 = ($signed(sext_ln41_5_fu_2216_p1) + $signed(17'd131071));

assign west_6_fu_2327_p2 = ($signed(sext_ln41_6_fu_2323_p1) + $signed(17'd131071));

assign west_7_fu_2434_p2 = ($signed(sext_ln41_7_fu_2430_p1) + $signed(17'd131071));

assign west_8_fu_2541_p2 = ($signed(sext_ln41_8_fu_2537_p1) + $signed(17'd131071));

assign west_9_fu_2648_p2 = ($signed(sext_ln41_9_fu_2644_p1) + $signed(17'd131071));

assign west_fu_1684_p2 = ($signed(sext_ln41_fu_1680_p1) + $signed(17'd131071));

assign zext_ln34_fu_1636_p1 = ap_phi_mux_k_phi_fu_481_p4;

assign zext_ln38_10_fu_2706_p1 = add_ln38_10_fu_2700_p2;

assign zext_ln38_11_fu_2813_p1 = add_ln38_11_fu_2807_p2;

assign zext_ln38_12_fu_2920_p1 = add_ln38_12_fu_2914_p2;

assign zext_ln38_13_fu_3027_p1 = add_ln38_13_fu_3021_p2;

assign zext_ln38_14_fu_3134_p1 = add_ln38_14_fu_3128_p2;

assign zext_ln38_15_fu_3241_p1 = add_ln38_15_fu_3235_p2;

assign zext_ln38_16_fu_3348_p1 = add_ln38_16_fu_3342_p2;

assign zext_ln38_17_fu_3455_p1 = add_ln38_17_fu_3449_p2;

assign zext_ln38_18_fu_3562_p1 = add_ln38_18_fu_3556_p2;

assign zext_ln38_19_fu_3669_p1 = add_ln38_19_fu_3663_p2;

assign zext_ln38_1_fu_1742_p1 = add_ln38_1_fu_1736_p2;

assign zext_ln38_20_fu_3776_p1 = add_ln38_20_fu_3770_p2;

assign zext_ln38_21_fu_3883_p1 = add_ln38_21_fu_3877_p2;

assign zext_ln38_22_fu_3990_p1 = add_ln38_22_fu_3984_p2;

assign zext_ln38_23_fu_4097_p1 = add_ln38_23_fu_4091_p2;

assign zext_ln38_24_fu_4204_p1 = add_ln38_24_fu_4198_p2;

assign zext_ln38_25_fu_4311_p1 = add_ln38_25_fu_4305_p2;

assign zext_ln38_26_fu_4418_p1 = add_ln38_26_fu_4412_p2;

assign zext_ln38_27_fu_4525_p1 = add_ln38_27_fu_4519_p2;

assign zext_ln38_28_fu_4632_p1 = add_ln38_28_fu_4626_p2;

assign zext_ln38_29_fu_4739_p1 = add_ln38_29_fu_4733_p2;

assign zext_ln38_2_fu_1850_p1 = add_ln38_2_fu_1844_p2;

assign zext_ln38_30_fu_4846_p1 = add_ln38_30_reg_6435;

assign zext_ln38_3_fu_1957_p1 = add_ln38_3_fu_1951_p2;

assign zext_ln38_4_fu_2064_p1 = add_ln38_4_fu_2058_p2;

assign zext_ln38_5_fu_2171_p1 = add_ln38_5_fu_2165_p2;

assign zext_ln38_6_fu_2278_p1 = add_ln38_6_fu_2272_p2;

assign zext_ln38_7_fu_2385_p1 = add_ln38_7_fu_2379_p2;

assign zext_ln38_8_fu_2492_p1 = add_ln38_8_fu_2486_p2;

assign zext_ln38_9_fu_2599_p1 = add_ln38_9_fu_2593_p2;

assign zext_ln38_fu_1675_p1 = add_ln38_fu_1641_p2;

assign zext_ln40_fu_4836_p1 = diag_array_1_reg_1529;

assign zext_ln41_fu_4893_p1 = diag_array_2_94_reg_1551;

assign zext_ln43_10_fu_2830_p1 = max_value_166_fu_2823_p3;

assign zext_ln43_11_fu_2937_p1 = max_value_167_fu_2930_p3;

assign zext_ln43_12_fu_3044_p1 = max_value_168_fu_3037_p3;

assign zext_ln43_13_fu_3151_p1 = max_value_169_fu_3144_p3;

assign zext_ln43_14_fu_3258_p1 = max_value_170_fu_3251_p3;

assign zext_ln43_15_fu_3365_p1 = max_value_171_fu_3358_p3;

assign zext_ln43_16_fu_3472_p1 = max_value_172_fu_3465_p3;

assign zext_ln43_17_fu_3579_p1 = max_value_173_fu_3572_p3;

assign zext_ln43_18_fu_3686_p1 = max_value_174_fu_3679_p3;

assign zext_ln43_19_fu_3793_p1 = max_value_175_fu_3786_p3;

assign zext_ln43_1_fu_1867_p1 = max_value_157_fu_1860_p3;

assign zext_ln43_20_fu_3900_p1 = max_value_176_fu_3893_p3;

assign zext_ln43_21_fu_4007_p1 = max_value_177_fu_4000_p3;

assign zext_ln43_22_fu_4114_p1 = max_value_178_fu_4107_p3;

assign zext_ln43_23_fu_4221_p1 = max_value_179_fu_4214_p3;

assign zext_ln43_24_fu_4328_p1 = max_value_180_fu_4321_p3;

assign zext_ln43_25_fu_4435_p1 = max_value_181_fu_4428_p3;

assign zext_ln43_26_fu_4542_p1 = max_value_182_fu_4535_p3;

assign zext_ln43_27_fu_4649_p1 = max_value_183_fu_4642_p3;

assign zext_ln43_28_fu_4762_p1 = max_value_184_fu_4755_p3;

assign zext_ln43_29_fu_4865_p1 = max_value_185_fu_4858_p3;

assign zext_ln43_2_fu_1974_p1 = max_value_158_fu_1967_p3;

assign zext_ln43_30_fu_4949_p1 = max_value_186_fu_4942_p3;

assign zext_ln43_3_fu_2081_p1 = max_value_159_fu_2074_p3;

assign zext_ln43_4_fu_2188_p1 = max_value_160_fu_2181_p3;

assign zext_ln43_5_fu_2295_p1 = max_value_161_fu_2288_p3;

assign zext_ln43_6_fu_2402_p1 = max_value_162_fu_2395_p3;

assign zext_ln43_7_fu_2509_p1 = max_value_163_fu_2502_p3;

assign zext_ln43_8_fu_2616_p1 = max_value_164_fu_2609_p3;

assign zext_ln43_9_fu_2723_p1 = max_value_165_fu_2716_p3;

assign zext_ln43_fu_1759_p1 = max_value_fu_1752_p3;

assign zext_ln56_fu_5016_p1 = max_value_187_fu_5009_p3;

assign zext_ln70_10_fu_2853_p1 = or_ln70_10_fu_2847_p2;

assign zext_ln70_11_fu_2960_p1 = or_ln70_11_fu_2954_p2;

assign zext_ln70_12_fu_3067_p1 = or_ln70_12_fu_3061_p2;

assign zext_ln70_13_fu_3174_p1 = or_ln70_13_fu_3168_p2;

assign zext_ln70_14_fu_3281_p1 = or_ln70_14_fu_3275_p2;

assign zext_ln70_15_fu_3388_p1 = or_ln70_15_fu_3382_p2;

assign zext_ln70_16_fu_3495_p1 = or_ln70_16_fu_3489_p2;

assign zext_ln70_17_fu_3602_p1 = or_ln70_17_fu_3596_p2;

assign zext_ln70_18_fu_3709_p1 = or_ln70_18_fu_3703_p2;

assign zext_ln70_19_fu_3816_p1 = or_ln70_19_fu_3810_p2;

assign zext_ln70_1_fu_1890_p1 = or_ln70_1_fu_1884_p2;

assign zext_ln70_20_fu_3923_p1 = or_ln70_20_fu_3917_p2;

assign zext_ln70_21_fu_4030_p1 = or_ln70_21_fu_4024_p2;

assign zext_ln70_22_fu_4137_p1 = or_ln70_22_fu_4131_p2;

assign zext_ln70_23_fu_4244_p1 = or_ln70_23_fu_4238_p2;

assign zext_ln70_24_fu_4351_p1 = or_ln70_24_fu_4345_p2;

assign zext_ln70_25_fu_4458_p1 = or_ln70_25_fu_4452_p2;

assign zext_ln70_26_fu_4565_p1 = or_ln70_26_fu_4559_p2;

assign zext_ln70_27_fu_4672_p1 = or_ln70_27_fu_4666_p2;

assign zext_ln70_28_fu_4785_p1 = or_ln70_28_fu_4779_p2;

assign zext_ln70_29_fu_4888_p1 = or_ln70_29_fu_4882_p2;

assign zext_ln70_2_fu_1997_p1 = or_ln70_2_fu_1991_p2;

assign zext_ln70_30_fu_4976_p1 = or_ln70_30_fu_4970_p2;

assign zext_ln70_31_fu_5060_p1 = shl_ln70_30_fu_5053_p3;

assign zext_ln70_3_fu_2104_p1 = or_ln70_3_fu_2098_p2;

assign zext_ln70_4_fu_2211_p1 = or_ln70_4_fu_2205_p2;

assign zext_ln70_5_fu_2318_p1 = or_ln70_5_fu_2312_p2;

assign zext_ln70_6_fu_2425_p1 = or_ln70_6_fu_2419_p2;

assign zext_ln70_7_fu_2532_p1 = or_ln70_7_fu_2526_p2;

assign zext_ln70_8_fu_2639_p1 = or_ln70_8_fu_2633_p2;

assign zext_ln70_9_fu_2746_p1 = or_ln70_9_fu_2740_p2;

assign zext_ln70_fu_1783_p1 = or_ln70_fu_1777_p2;

endmodule //compute_matrices
