$date
	Wed Aug  4 21:17:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module main $end
$var wire 16 ! do [15:0] $end
$var reg 1 " clk $end
$var reg 16 # di [15:0] $end
$var reg 6 $ rwaddr [5:0] $end
$var reg 1 % we $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 16 & di [15:0] $end
$var wire 6 ' rwaddr [5:0] $end
$var wire 1 % we $end
$var reg 16 ( do [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
bx $
bx #
1"
bx !
$end
#100
b1100101011111110 #
b1100101011111110 &
b101010 $
b101010 '
0%
#2500
0"
#5000
1"
#5100
1%
#7500
0"
#10000
1"
#10100
0%
#12500
0"
#15000
b1100101011111110 !
b1100101011111110 (
1"
#15100
b1101111011101101 #
b1101111011101101 &
b111010 $
b111010 '
#17500
0"
#20000
bx !
bx (
1"
#22500
0"
#25000
1"
#27500
0"
#30000
1"
#30100
b1100101011111110 #
b1100101011111110 &
b101010 $
b101010 '
#32500
0"
#35000
b1100101011111110 !
b1100101011111110 (
1"
#35100
1%
#37500
0"
#40000
1"
#40100
