/***********************************************************************

  File:   ping_tb.f
  Rev:    3.1.167

  This file contains the input arguments for the Verilog simulator.

  Copyright (c) 2005-2008 Xilinx, Inc.  All rights reserved.

***********************************************************************/

+licq_all+
+access+r

../source/ping_tb.v
../source/stimulus.v
../source/busrecord.v
../source/dumb_arbiter.v
../source/dumb_targ32.v
../xilinx/pcim_top_routed.v

+libext+.vmd+.v
-y $XILINX/verilog/src/simprims
