Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 16:18:29 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BallMaze_timing_summary_routed.rpt -pb BallMaze_timing_summary_routed.pb -rpx BallMaze_timing_summary_routed.rpx -warn_on_violation
| Design       : BallMaze
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[0]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[1]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[2]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[3]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[4]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[5]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[6]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ballMotion0/ra0/mc0/q_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.457        0.000                      0                  448        0.126        0.000                      0                  448        3.000        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk108MHz_videoClk108MHz  {0.000 4.630}        9.259           108.000         
  clkfbout_videoClk108MHz   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk108MHz_videoClk108MHz        2.457        0.000                      0                  448        0.126        0.000                      0                  448        3.650        0.000                       0                   281  
  clkfbout_videoClk108MHz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108MHz_videoClk108MHz
  To Clock:  clk108MHz_videoClk108MHz

Setup :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 ballMotion0/ballColumn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            wallBelowball_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 1.620ns (23.821%)  route 5.181ns (76.179%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.613    -0.927    ballMotion0/clk108MHz
    SLICE_X10Y126        FDRE                                         r  ballMotion0/ballColumn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  ballMotion0/ballColumn_reg[5]/Q
                         net (fo=69, routed)          1.393     0.984    ballMotion0/ballColumn[5]
    SLICE_X6Y122         LUT5 (Prop_lut5_I1_O)        0.124     1.108 f  ballMotion0/wallAboveball_i_32/O
                         net (fo=4, routed)           0.765     1.872    ballMotion0/wallAboveball_i_32_n_1
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.124     1.996 f  ballMotion0/wallBelowball_i_93/O
                         net (fo=1, routed)           0.607     2.603    ballMotion0/wallBelowball_i_93_n_1
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.124     2.727 f  ballMotion0/wallBelowball_i_59/O
                         net (fo=30, routed)          0.576     3.303    ballMotion0/wallBelowball_i_59_n_1
    SLICE_X6Y119         LUT6 (Prop_lut6_I5_O)        0.124     3.427 r  ballMotion0/wallBelowball_i_22/O
                         net (fo=1, routed)           0.565     3.993    ballMotion0/wallBelowball_i_22_n_1
    SLICE_X5Y119         LUT5 (Prop_lut5_I0_O)        0.150     4.143 r  ballMotion0/wallBelowball_i_7/O
                         net (fo=1, routed)           0.849     4.991    ballMotion0/wallBelowball_i_7_n_1
    SLICE_X5Y119         LUT6 (Prop_lut6_I0_O)        0.332     5.323 r  ballMotion0/wallBelowball_i_3/O
                         net (fo=1, routed)           0.426     5.750    ballMotion0/wallBelowball_i_3_n_1
    SLICE_X4Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.874 r  ballMotion0/wallBelowball_i_1/O
                         net (fo=1, routed)           0.000     5.874    wallBelowball
    SLICE_X4Y119         FDRE                                         r  wallBelowball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.576     7.814    clk108MHz
    SLICE_X4Y119         FDRE                                         r  wallBelowball_reg/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.029     8.331    wallBelowball_reg
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 ballMotion0/ballColumn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            wallRightOfball_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.660ns (26.296%)  route 4.653ns (73.704%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 7.814 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.611    -0.929    ballMotion0/clk108MHz
    SLICE_X11Y124        FDRE                                         r  ballMotion0/ballColumn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  ballMotion0/ballColumn_reg[3]/Q
                         net (fo=65, routed)          1.269     0.796    ballMotion0/ballColumn[3]
    SLICE_X10Y123        LUT5 (Prop_lut5_I3_O)        0.150     0.946 r  ballMotion0/wallRightOfball_i_41/O
                         net (fo=1, routed)           0.718     1.664    ballMotion0/wallRightOfball_i_41_n_1
    SLICE_X10Y123        LUT5 (Prop_lut5_I2_O)        0.328     1.992 r  ballMotion0/wallRightOfball_i_24/O
                         net (fo=1, routed)           0.428     2.421    ballMotion0/wallRightOfball_i_24_n_1
    SLICE_X9Y124         LUT5 (Prop_lut5_I2_O)        0.124     2.545 r  ballMotion0/wallRightOfball_i_11/O
                         net (fo=5, routed)           1.299     3.844    ballMotion0/wallRightOfball_i_11_n_1
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.152     3.996 r  ballMotion0/wallRightOfball_i_7/O
                         net (fo=1, routed)           0.347     4.342    ballMotion0/wallRightOfball_i_7_n_1
    SLICE_X5Y120         LUT6 (Prop_lut6_I0_O)        0.326     4.668 r  ballMotion0/wallRightOfball_i_3/O
                         net (fo=1, routed)           0.591     5.260    ballMotion0/wallRightOfball_i_3_n_1
    SLICE_X5Y120         LUT6 (Prop_lut6_I2_O)        0.124     5.384 r  ballMotion0/wallRightOfball_i_1/O
                         net (fo=1, routed)           0.000     5.384    wallRightOfball
    SLICE_X5Y120         FDRE                                         r  wallRightOfball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.576     7.814    clk108MHz
    SLICE_X5Y120         FDRE                                         r  wallRightOfball_reg/C
                         clock pessimism              0.560     8.374    
                         clock uncertainty           -0.072     8.302    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)        0.029     8.331    wallRightOfball_reg
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 ballMotion0/ballRow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            wallAboveball_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.386ns (22.254%)  route 4.842ns (77.746%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 7.816 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.613    -0.927    ballMotion0/clk108MHz
    SLICE_X10Y126        FDRE                                         r  ballMotion0/ballRow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  ballMotion0/ballRow_reg[3]/Q
                         net (fo=83, routed)          1.454     1.044    ballMotion0/ballRow_reg_n_1_[3]
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124     1.168 r  ballMotion0/wallBelowball_i_72/O
                         net (fo=2, routed)           0.681     1.849    ballMotion0/wallBelowball_i_72_n_1
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124     1.973 r  ballMotion0/wallAboveball_i_30/O
                         net (fo=1, routed)           0.859     2.833    ballMotion0/wallAboveball_i_30_n_1
    SLICE_X10Y121        LUT6 (Prop_lut6_I3_O)        0.124     2.957 r  ballMotion0/wallAboveball_i_13/O
                         net (fo=5, routed)           0.888     3.845    ballMotion0/p_0_out[0]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.124     3.969 r  ballMotion0/wallAboveball_i_11/O
                         net (fo=1, routed)           0.488     4.457    ballMotion0/wallAboveball_i_11_n_1
    SLICE_X4Y120         LUT6 (Prop_lut6_I0_O)        0.124     4.581 r  ballMotion0/wallAboveball_i_5/O
                         net (fo=1, routed)           0.159     4.740    ballMotion0/wallAboveball_i_5_n_1
    SLICE_X4Y120         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  ballMotion0/wallAboveball_i_4/O
                         net (fo=1, routed)           0.313     5.177    ballMotion0/wallAboveball_i_4_n_1
    SLICE_X2Y120         LUT3 (Prop_lut3_I2_O)        0.124     5.301 r  ballMotion0/wallAboveball_i_1/O
                         net (fo=1, routed)           0.000     5.301    wallAboveball
    SLICE_X2Y120         FDRE                                         r  wallAboveball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.578     7.816    clk108MHz
    SLICE_X2Y120         FDRE                                         r  wallAboveball_reg/C
                         clock pessimism              0.560     8.376    
                         clock uncertainty           -0.072     8.304    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)        0.077     8.381    wallAboveball_reg
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 ballMotion0/ballColumn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            wallLeftOfball_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.761ns (29.362%)  route 4.237ns (70.638%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 7.815 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.613    -0.927    ballMotion0/clk108MHz
    SLICE_X10Y126        FDRE                                         r  ballMotion0/ballColumn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  ballMotion0/ballColumn_reg[5]/Q
                         net (fo=69, routed)          1.625     1.216    ballMotion0/ballColumn[5]
    SLICE_X9Y119         LUT4 (Prop_lut4_I2_O)        0.152     1.368 f  ballMotion0/ballLeftColumn[6]_i_1/O
                         net (fo=2, routed)           0.424     1.792    ballMotion0/ballColumn_reg[7]_1[3]
    SLICE_X9Y118         LUT6 (Prop_lut6_I2_O)        0.332     2.124 r  ballMotion0/wallLeftOfball_i_14/O
                         net (fo=2, routed)           0.760     2.883    ballMotion0/wallLeftOfball_i_14_n_1
    SLICE_X8Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.007 r  ballMotion0/wallLeftOfball_i_9/O
                         net (fo=4, routed)           0.847     3.855    ballMotion0/wallLeftOfball_i_9_n_1
    SLICE_X6Y121         LUT6 (Prop_lut6_I2_O)        0.124     3.979 r  ballMotion0/wallLeftOfball_i_12/O
                         net (fo=1, routed)           0.000     3.979    ballMotion0/wallLeftOfball_i_12_n_1
    SLICE_X6Y121         MUXF7 (Prop_muxf7_I1_O)      0.214     4.193 r  ballMotion0/wallLeftOfball_reg_i_4/O
                         net (fo=1, routed)           0.581     4.774    ballMotion0/wallLeftOfball_reg_i_4_n_1
    SLICE_X2Y121         LUT6 (Prop_lut6_I3_O)        0.297     5.071 r  ballMotion0/wallLeftOfball_i_1/O
                         net (fo=1, routed)           0.000     5.071    wallLeftOfball
    SLICE_X2Y121         FDRE                                         r  wallLeftOfball_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.577     7.815    clk108MHz
    SLICE_X2Y121         FDRE                                         r  wallLeftOfball_reg/C
                         clock pessimism              0.560     8.375    
                         clock uncertainty           -0.072     8.303    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.077     8.380    wallLeftOfball_reg
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.076ns (21.371%)  route 3.959ns (78.629%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 7.812 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.695    -0.845    ballMotion0/ballTick/clk108MHz
    SLICE_X0Y121         FDRE                                         r  ballMotion0/ballTick/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  ballMotion0/ballTick/q_reg[21]/Q
                         net (fo=2, routed)           0.826     0.437    ballMotion0/ballTick/q_reg_n_1_[21]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     0.561 f  ballMotion0/ballTick/q[22]_i_4/O
                         net (fo=1, routed)           0.648     1.209    ballMotion0/ballTick/q[22]_i_4_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.124     1.333 f  ballMotion0/ballTick/q[22]_i_3/O
                         net (fo=1, routed)           0.433     1.766    ballMotion0/ballTick/q[22]_i_3_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     1.890 r  ballMotion0/ballTick/q[22]_i_1/O
                         net (fo=26, routed)          0.873     2.763    ballMotion0/ballTick/q[22]_i_1_n_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.887 r  ballMotion0/ballTick/yVelocity[3]_i_2/O
                         net (fo=6, routed)           0.638     3.525    ballMotion0/ballTick/yVel_stg2_reg[2][0]
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.649 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.540     4.190    ballMotion0/ballTick_n_3
    SLICE_X2Y126         FDRE                                         r  ballMotion0/yVelocity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.574     7.812    ballMotion0/clk108MHz
    SLICE_X2Y126         FDRE                                         r  ballMotion0/yVelocity_reg[2]/C
                         clock pessimism              0.560     8.372    
                         clock uncertainty           -0.072     8.300    
    SLICE_X2Y126         FDRE (Setup_fdre_C_R)       -0.524     7.776    ballMotion0/yVelocity_reg[2]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.076ns (21.183%)  route 4.004ns (78.817%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.695    -0.845    ballMotion0/ballTick/clk108MHz
    SLICE_X0Y121         FDRE                                         r  ballMotion0/ballTick/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  ballMotion0/ballTick/q_reg[21]/Q
                         net (fo=2, routed)           0.826     0.437    ballMotion0/ballTick/q_reg_n_1_[21]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     0.561 f  ballMotion0/ballTick/q[22]_i_4/O
                         net (fo=1, routed)           0.648     1.209    ballMotion0/ballTick/q[22]_i_4_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.124     1.333 f  ballMotion0/ballTick/q[22]_i_3/O
                         net (fo=1, routed)           0.433     1.766    ballMotion0/ballTick/q[22]_i_3_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     1.890 r  ballMotion0/ballTick/q[22]_i_1/O
                         net (fo=26, routed)          0.873     2.763    ballMotion0/ballTick/q[22]_i_1_n_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.887 r  ballMotion0/ballTick/yVelocity[3]_i_2/O
                         net (fo=6, routed)           0.638     3.525    ballMotion0/ballTick/yVel_stg2_reg[2][0]
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.649 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.585     4.234    ballMotion0/ballTick_n_3
    SLICE_X0Y125         FDRE                                         r  ballMotion0/yVelocity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.572     7.810    ballMotion0/clk108MHz
    SLICE_X0Y125         FDRE                                         r  ballMotion0/yVelocity_reg[1]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.072     8.298    
    SLICE_X0Y125         FDRE (Setup_fdre_C_R)       -0.429     7.869    ballMotion0/yVelocity_reg[1]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.076ns (21.201%)  route 3.999ns (78.799%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.695    -0.845    ballMotion0/ballTick/clk108MHz
    SLICE_X0Y121         FDRE                                         r  ballMotion0/ballTick/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  ballMotion0/ballTick/q_reg[21]/Q
                         net (fo=2, routed)           0.826     0.437    ballMotion0/ballTick/q_reg_n_1_[21]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     0.561 f  ballMotion0/ballTick/q[22]_i_4/O
                         net (fo=1, routed)           0.648     1.209    ballMotion0/ballTick/q[22]_i_4_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.124     1.333 f  ballMotion0/ballTick/q[22]_i_3/O
                         net (fo=1, routed)           0.433     1.766    ballMotion0/ballTick/q[22]_i_3_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     1.890 r  ballMotion0/ballTick/q[22]_i_1/O
                         net (fo=26, routed)          0.873     2.763    ballMotion0/ballTick/q[22]_i_1_n_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.887 r  ballMotion0/ballTick/yVelocity[3]_i_2/O
                         net (fo=6, routed)           0.638     3.525    ballMotion0/ballTick/yVel_stg2_reg[2][0]
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.649 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.581     4.230    ballMotion0/ballTick_n_3
    SLICE_X1Y125         FDRE                                         r  ballMotion0/yVelocity_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.572     7.810    ballMotion0/clk108MHz
    SLICE_X1Y125         FDRE                                         r  ballMotion0/yVelocity_reg[0]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.072     8.298    
    SLICE_X1Y125         FDRE (Setup_fdre_C_R)       -0.429     7.869    ballMotion0/yVelocity_reg[0]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/xVelocity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.076ns (21.982%)  route 3.819ns (78.018%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 7.732 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.695    -0.845    ballMotion0/ballTick/clk108MHz
    SLICE_X0Y121         FDRE                                         r  ballMotion0/ballTick/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  ballMotion0/ballTick/q_reg[21]/Q
                         net (fo=2, routed)           0.826     0.437    ballMotion0/ballTick/q_reg_n_1_[21]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     0.561 f  ballMotion0/ballTick/q[22]_i_4/O
                         net (fo=1, routed)           0.648     1.209    ballMotion0/ballTick/q[22]_i_4_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.124     1.333 f  ballMotion0/ballTick/q[22]_i_3/O
                         net (fo=1, routed)           0.433     1.766    ballMotion0/ballTick/q[22]_i_3_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     1.890 r  ballMotion0/ballTick/q[22]_i_1/O
                         net (fo=26, routed)          0.865     2.755    ballMotion0/ballTick/q[22]_i_1_n_1
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.124     2.879 r  ballMotion0/ballTick/xVelocity[3]_i_2/O
                         net (fo=6, routed)           0.468     3.347    ballMotion0/ballTick/E[0]
    SLICE_X6Y126         LUT4 (Prop_lut4_I2_O)        0.124     3.471 r  ballMotion0/ballTick/xVelocity[3]_i_1/O
                         net (fo=4, routed)           0.579     4.050    ballMotion0/ballTick_n_1
    SLICE_X8Y127         FDRE                                         r  ballMotion0/xVelocity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.494     7.732    ballMotion0/clk108MHz
    SLICE_X8Y127         FDRE                                         r  ballMotion0/xVelocity_reg[2]/C
                         clock pessimism              0.560     8.292    
                         clock uncertainty           -0.072     8.220    
    SLICE_X8Y127         FDRE (Setup_fdre_C_R)       -0.524     7.696    ballMotion0/xVelocity_reg[2]
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 ballMotion0/ballTick/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 1.076ns (21.367%)  route 3.960ns (78.633%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 7.810 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.695    -0.845    ballMotion0/ballTick/clk108MHz
    SLICE_X0Y121         FDRE                                         r  ballMotion0/ballTick/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  ballMotion0/ballTick/q_reg[21]/Q
                         net (fo=2, routed)           0.826     0.437    ballMotion0/ballTick/q_reg_n_1_[21]
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     0.561 f  ballMotion0/ballTick/q[22]_i_4/O
                         net (fo=1, routed)           0.648     1.209    ballMotion0/ballTick/q[22]_i_4_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I0_O)        0.124     1.333 f  ballMotion0/ballTick/q[22]_i_3/O
                         net (fo=1, routed)           0.433     1.766    ballMotion0/ballTick/q[22]_i_3_n_1
    SLICE_X1Y119         LUT6 (Prop_lut6_I5_O)        0.124     1.890 r  ballMotion0/ballTick/q[22]_i_1/O
                         net (fo=26, routed)          0.873     2.763    ballMotion0/ballTick/q[22]_i_1_n_1
    SLICE_X2Y127         LUT6 (Prop_lut6_I4_O)        0.124     2.887 r  ballMotion0/ballTick/yVelocity[3]_i_2/O
                         net (fo=6, routed)           0.638     3.525    ballMotion0/ballTick/yVel_stg2_reg[2][0]
    SLICE_X2Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.649 r  ballMotion0/ballTick/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.541     4.191    ballMotion0/ballTick_n_3
    SLICE_X3Y125         FDRE                                         r  ballMotion0/yVelocity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.572     7.810    ballMotion0/clk108MHz
    SLICE_X3Y125         FDRE                                         r  ballMotion0/yVelocity_reg[3]/C
                         clock pessimism              0.560     8.370    
                         clock uncertainty           -0.072     8.298    
    SLICE_X3Y125         FDRE (Setup_fdre_C_R)       -0.429     7.869    ballMotion0/yVelocity_reg[3]
  -------------------------------------------------------------------
                         required time                          7.869    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 ballMotion0/ra0/mc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/ra0/mc0/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.800ns (16.136%)  route 4.158ns (83.864%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 7.743 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.626    -0.914    ballMotion0/ra0/mc0/clk108MHz
    SLICE_X52Y97         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.458 r  ballMotion0/ra0/mc0/q_reg[0]/Q
                         net (fo=8, routed)           0.983     0.525    ballMotion0/ra0/mc0/q[0]
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.124     0.649 f  ballMotion0/ra0/mc0/q[7]_i_2/O
                         net (fo=2, routed)           0.623     1.271    ballMotion0/ra0/mc0/q[7]_i_2_n_1
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.124     1.395 r  ballMotion0/ra0/mc0/n_0_623_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.116    n_0_623_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.212 r  n_0_623_BUFG_inst/O
                         net (fo=60, routed)          1.833     4.044    ballMotion0/ra0/mc0/n_0_623_BUFG
    SLICE_X52Y96         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         1.504     7.743    ballMotion0/ra0/mc0/clk108MHz
    SLICE_X52Y96         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[3]/C
                         clock pessimism              0.576     8.320    
                         clock uncertainty           -0.072     8.247    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429     7.818    ballMotion0/ra0/mc0/q_reg[3]
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 videoColumn_stg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.560    -0.604    clk108MHz
    SLICE_X13Y120        FDRE                                         r  videoColumn_stg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  videoColumn_stg4_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.407    videoColumn_stg4[9]
    SLICE_X13Y120        FDRE                                         r  videoColumn_stg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.829    -0.844    clk108MHz
    SLICE_X13Y120        FDRE                                         r  videoColumn_stg5_reg[9]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.071    -0.533    videoColumn_stg5_reg[9]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg4_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.562    -0.602    clk108MHz
    SLICE_X14Y118        FDRE                                         r  videoColumn_stg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  videoColumn_stg1_reg[10]/Q
                         net (fo=3, routed)           0.112    -0.326    videoColumn_stg1_reg__0__0[10]
    SLICE_X14Y119        SRL16E                                       r  videoColumn_stg4_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.830    -0.843    clk108MHz
    SLICE_X14Y119        SRL16E                                       r  videoColumn_stg4_reg[10]_srl3/CLK
                         clock pessimism              0.254    -0.589    
    SLICE_X14Y119        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.472    videoColumn_stg4_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 videoRow_stg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.565    -0.599    clk108MHz
    SLICE_X11Y115        FDRE                                         r  videoRow_stg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  videoRow_stg2_reg[8]/Q
                         net (fo=1, routed)           0.117    -0.342    videoRow_stg2_reg_n_1_[8]
    SLICE_X9Y115         FDRE                                         r  videoRow_stg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.834    -0.839    clk108MHz
    SLICE_X9Y115         FDRE                                         r  videoRow_stg3_reg[8]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X9Y115         FDRE (Hold_fdre_C_D)         0.070    -0.494    videoRow_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 videoColumn_stg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.560    -0.604    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  videoColumn_stg4_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.384    videoColumn_stg4[4]
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.829    -0.844    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.064    -0.540    videoColumn_stg5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 videoColumn_stg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.560    -0.604    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  videoColumn_stg4_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.384    videoColumn_stg4[2]
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.829    -0.844    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[2]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.060    -0.544    videoColumn_stg5_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 videoRow_stg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.564    -0.600    clk108MHz
    SLICE_X11Y116        FDRE                                         r  videoRow_stg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  videoRow_stg1_reg[2]/Q
                         net (fo=8, routed)           0.122    -0.338    videoRow_stg1_reg__0[2]
    SLICE_X10Y116        LUT5 (Prop_lut5_I1_O)        0.048    -0.290 r  videoRow_stg1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    p_0_in__3[4]
    SLICE_X10Y116        FDRE                                         r  videoRow_stg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.833    -0.840    clk108MHz
    SLICE_X10Y116        FDRE                                         r  videoRow_stg1_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.131    -0.456    videoRow_stg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 videoColumn_stg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.560    -0.604    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  videoColumn_stg4_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.384    videoColumn_stg4[3]
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.829    -0.844    clk108MHz
    SLICE_X12Y120        FDRE                                         r  videoColumn_stg5_reg[3]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.053    -0.551    videoColumn_stg5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 videoRow_stg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.564    -0.600    clk108MHz
    SLICE_X11Y116        FDRE                                         r  videoRow_stg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  videoRow_stg1_reg[2]/Q
                         net (fo=8, routed)           0.122    -0.338    videoRow_stg1_reg__0[2]
    SLICE_X10Y116        LUT4 (Prop_lut4_I3_O)        0.045    -0.293 r  videoRow_stg1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    p_0_in__3[3]
    SLICE_X10Y116        FDRE                                         r  videoRow_stg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.833    -0.840    clk108MHz
    SLICE_X10Y116        FDRE                                         r  videoRow_stg1_reg[3]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X10Y116        FDRE (Hold_fdre_C_D)         0.120    -0.467    videoRow_stg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ballMotion0/ra0/mc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/ra0/mc0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.519%)  route 0.094ns (33.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.564    -0.600    ballMotion0/ra0/mc0/clk108MHz
    SLICE_X53Y96         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ballMotion0/ra0/mc0/q_reg[1]/Q
                         net (fo=8, routed)           0.094    -0.366    ballMotion0/ra0/mc0/q[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  ballMotion0/ra0/mc0/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    ballMotion0/ra0/mc0/data0[5]
    SLICE_X52Y96         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.834    -0.839    ballMotion0/ra0/mc0/clk108MHz
    SLICE_X52Y96         FDRE                                         r  ballMotion0/ra0/mc0/q_reg[5]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.092    -0.495    ballMotion0/ra0/mc0/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ballMotion0/yCoord_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/ballRow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.399%)  route 0.139ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.556    -0.608    ballMotion0/clk108MHz
    SLICE_X11Y125        FDSE                                         r  ballMotion0/yCoord_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y125        FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  ballMotion0/yCoord_reg[4]/Q
                         net (fo=4, routed)           0.139    -0.328    ballMotion0/yCoord_reg__0[4]
    SLICE_X9Y125         FDRE                                         r  ballMotion0/ballRow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=279, routed)         0.824    -0.849    ballMotion0/clk108MHz
    SLICE_X9Y125         FDRE                                         r  ballMotion0/ballRow_reg[4]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.070    -0.504    ballMotion0/ballRow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108MHz_videoClk108MHz
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y48     videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y49     videoPixelRGB_stg5_reg[11]_i_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   videoClk108MHz_0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y133     CPU_RESETN_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y134    VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y134    VGA_G_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y124     ballMotion0/ballRow_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X8Y124     ballMotion0/ballRow_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X9Y125     ballMotion0/ballRow_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y133     CPU_RESETN_instance/q_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y119    videoColumn_stg4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y119    videoColumn_stg4_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y119    videoColumn_stg4_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y133     CPU_RESETN_instance/q_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y133     CPU_RESETN_instance/q_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y114    videoRow_stg4_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y119    videoColumn_stg4_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y119    videoColumn_stg4_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_videoClk108MHz
  To Clock:  clkfbout_videoClk108MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_videoClk108MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   videoClk108MHz_0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT



