<html class="_theme-default">
<head>
    <meta charset="utf-8">
    <title>6.60.21.1. Basic PowerPC Built-in Functions Available on all Configurations</title>
    
    <link rel="preload" href="assets/index.js" as="script" type="text/javascript" />

    <link rel="stylesheet" type="text/css" href="application.css" />
    <link rel="stylesheet" type="text/css" href="assets/index.css" />
</head>
<body>
    <div class="_app">
        <devdocs-navbar current="basic-powerpc-built-in-functions-available-on-all-configurations" prefix="" listing-src="navbar.json"></devdocs-navbar>
        <div class="_container">
            <main class="_content">
                <div class="_page _gcc"><h1 class="subsubsection" id="Basic-PowerPC-Built-in-Functions-Available-on-all-Configurations-1">6.60.21.1 Basic PowerPC Built-in Functions Available on all Configurations</h1> <dl> <dt>Built-in Function: void <strong id="index-_005f_005fbuiltin_005fcpu_005finit">__builtin_cpu_init</strong> (void)</dt> <dd><p>This function is a <code>nop</code> on the PowerPC platform and is included solely to maintain API compatibility with the x86 builtins. </p></dd>
</dl> <dl> <dt>Built-in Function: int <strong id="index-_005f_005fbuiltin_005fcpu_005fis">__builtin_cpu_is</strong> (const char *<var>cpuname</var>)</dt> <dd>
<p>This function returns a value of <code>1</code> if the run-time CPU is of type <var>cpuname</var> and returns <code>0</code> otherwise </p> <p>The <code>__builtin_cpu_is</code> function requires GLIBC 2.23 or newer which exports the hardware capability bits. GCC defines the macro <code>__BUILTIN_CPU_SUPPORTS__</code> if the <code>__builtin_cpu_supports</code> built-in function is fully supported. </p> <p>If GCC was configured to use a GLIBC before 2.23, the built-in function <code>__builtin_cpu_is</code> always returns a 0 and the compiler issues a warning. </p> <p>The following CPU names can be detected: </p> <dl compact> <dt>‘<samp>power9</samp>’</dt> <dd><p>IBM POWER9 Server CPU. </p></dd> <dt>‘<samp>power8</samp>’</dt> <dd><p>IBM POWER8 Server CPU. </p></dd> <dt>‘<samp>power7</samp>’</dt> <dd><p>IBM POWER7 Server CPU. </p></dd> <dt>‘<samp>power6x</samp>’</dt> <dd><p>IBM POWER6 Server CPU (RAW mode). </p></dd> <dt>‘<samp>power6</samp>’</dt> <dd><p>IBM POWER6 Server CPU (Architected mode). </p></dd> <dt>‘<samp>power5+</samp>’</dt> <dd><p>IBM POWER5+ Server CPU. </p></dd> <dt>‘<samp>power5</samp>’</dt> <dd><p>IBM POWER5 Server CPU. </p></dd> <dt>‘<samp>ppc970</samp>’</dt> <dd><p>IBM 970 Server CPU (ie, Apple G5). </p></dd> <dt>‘<samp>power4</samp>’</dt> <dd><p>IBM POWER4 Server CPU. </p></dd> <dt>‘<samp>ppca2</samp>’</dt> <dd><p>IBM A2 64-bit Embedded CPU </p></dd> <dt>‘<samp>ppc476</samp>’</dt> <dd><p>IBM PowerPC 476FP 32-bit Embedded CPU. </p></dd> <dt>‘<samp>ppc464</samp>’</dt> <dd><p>IBM PowerPC 464 32-bit Embedded CPU. </p></dd> <dt>‘<samp>ppc440</samp>’</dt> <dd><p>PowerPC 440 32-bit Embedded CPU. </p></dd> <dt>‘<samp>ppc405</samp>’</dt> <dd><p>PowerPC 405 32-bit Embedded CPU. </p></dd> <dt>‘<samp>ppc-cell-be</samp>’</dt> <dd><p>IBM PowerPC Cell Broadband Engine Architecture CPU. </p></dd> </dl> <p>Here is an example: </p>
<div class="smallexample"> <pre class="smallexample" data-language="cpp">#ifdef __BUILTIN_CPU_SUPPORTS__
  if (__builtin_cpu_is ("power8"))
    {
       do_power8 (); // POWER8 specific implementation.
    }
  else
#endif
    {
       do_generic (); // Generic implementation.
    }</pre>
</div> </dd>
</dl> <dl> <dt>Built-in Function: int <strong id="index-_005f_005fbuiltin_005fcpu_005fsupports">__builtin_cpu_supports</strong> (const char *<var>feature</var>)</dt> <dd>
<p>This function returns a value of <code>1</code> if the run-time CPU supports the HWCAP feature <var>feature</var> and returns <code>0</code> otherwise. </p> <p>The <code>__builtin_cpu_supports</code> function requires GLIBC 2.23 or newer which exports the hardware capability bits. GCC defines the macro <code>__BUILTIN_CPU_SUPPORTS__</code> if the <code>__builtin_cpu_supports</code> built-in function is fully supported. </p> <p>If GCC was configured to use a GLIBC before 2.23, the built-in function <code>__builtin_cpu_suports</code> always returns a 0 and the compiler issues a warning. </p> <p>The following features can be detected: </p> <dl compact> <dt>‘<samp>4xxmac</samp>’</dt> <dd><p>4xx CPU has a Multiply Accumulator. </p></dd> <dt>‘<samp>altivec</samp>’</dt> <dd><p>CPU has a SIMD/Vector Unit. </p></dd> <dt>‘<samp>arch_2_05</samp>’</dt> <dd><p>CPU supports ISA 2.05 (eg, POWER6) </p></dd> <dt>‘<samp>arch_2_06</samp>’</dt> <dd><p>CPU supports ISA 2.06 (eg, POWER7) </p></dd> <dt>‘<samp>arch_2_07</samp>’</dt> <dd><p>CPU supports ISA 2.07 (eg, POWER8) </p></dd> <dt>‘<samp>arch_3_00</samp>’</dt> <dd><p>CPU supports ISA 3.0 (eg, POWER9) </p></dd> <dt>‘<samp>archpmu</samp>’</dt> <dd><p>CPU supports the set of compatible performance monitoring events. </p></dd> <dt>‘<samp>booke</samp>’</dt> <dd><p>CPU supports the Embedded ISA category. </p></dd> <dt>‘<samp>cellbe</samp>’</dt> <dd><p>CPU has a CELL broadband engine. </p></dd> <dt>‘<samp>darn</samp>’</dt> <dd><p>CPU supports the <code>darn</code> (deliver a random number) instruction. </p></dd> <dt>‘<samp>dfp</samp>’</dt> <dd><p>CPU has a decimal floating point unit. </p></dd> <dt>‘<samp>dscr</samp>’</dt> <dd><p>CPU supports the data stream control register. </p></dd> <dt>‘<samp>ebb</samp>’</dt> <dd><p>CPU supports event base branching. </p></dd> <dt>‘<samp>efpdouble</samp>’</dt> <dd><p>CPU has a SPE double precision floating point unit. </p></dd> <dt>‘<samp>efpsingle</samp>’</dt> <dd><p>CPU has a SPE single precision floating point unit. </p></dd> <dt>‘<samp>fpu</samp>’</dt> <dd><p>CPU has a floating point unit. </p></dd> <dt>‘<samp>htm</samp>’</dt> <dd><p>CPU has hardware transaction memory instructions. </p></dd> <dt>‘<samp>htm-nosc</samp>’</dt> <dd><p>Kernel aborts hardware transactions when a syscall is made. </p></dd> <dt>‘<samp>htm-no-suspend</samp>’</dt> <dd><p>CPU supports hardware transaction memory but does not support the <code>tsuspend.</code> instruction. </p></dd> <dt>‘<samp>ic_snoop</samp>’</dt> <dd><p>CPU supports icache snooping capabilities. </p></dd> <dt>‘<samp>ieee128</samp>’</dt> <dd><p>CPU supports 128-bit IEEE binary floating point instructions. </p></dd> <dt>‘<samp>isel</samp>’</dt> <dd><p>CPU supports the integer select instruction. </p></dd> <dt>‘<samp>mmu</samp>’</dt> <dd><p>CPU has a memory management unit. </p></dd> <dt>‘<samp>notb</samp>’</dt> <dd><p>CPU does not have a timebase (eg, 601 and 403gx). </p></dd> <dt>‘<samp>pa6t</samp>’</dt> <dd><p>CPU supports the PA Semi 6T CORE ISA. </p></dd> <dt>‘<samp>power4</samp>’</dt> <dd><p>CPU supports ISA 2.00 (eg, POWER4) </p></dd> <dt>‘<samp>power5</samp>’</dt> <dd><p>CPU supports ISA 2.02 (eg, POWER5) </p></dd> <dt>‘<samp>power5+</samp>’</dt> <dd><p>CPU supports ISA 2.03 (eg, POWER5+) </p></dd> <dt>‘<samp>power6x</samp>’</dt> <dd><p>CPU supports ISA 2.05 (eg, POWER6) extended opcodes mffgpr and mftgpr. </p></dd> <dt>‘<samp>ppc32</samp>’</dt> <dd><p>CPU supports 32-bit mode execution. </p></dd> <dt>‘<samp>ppc601</samp>’</dt> <dd><p>CPU supports the old POWER ISA (eg, 601) </p></dd> <dt>‘<samp>ppc64</samp>’</dt> <dd><p>CPU supports 64-bit mode execution. </p></dd> <dt>‘<samp>ppcle</samp>’</dt> <dd><p>CPU supports a little-endian mode that uses address swizzling. </p></dd> <dt>‘<samp>scv</samp>’</dt> <dd><p>Kernel supports system call vectored. </p></dd> <dt>‘<samp>smt</samp>’</dt> <dd><p>CPU support simultaneous multi-threading. </p></dd> <dt>‘<samp>spe</samp>’</dt> <dd><p>CPU has a signal processing extension unit. </p></dd> <dt>‘<samp>tar</samp>’</dt> <dd><p>CPU supports the target address register. </p></dd> <dt>‘<samp>true_le</samp>’</dt> <dd><p>CPU supports true little-endian mode. </p></dd> <dt>‘<samp>ucache</samp>’</dt> <dd><p>CPU has unified I/D cache. </p></dd> <dt>‘<samp>vcrypto</samp>’</dt> <dd><p>CPU supports the vector cryptography instructions. </p></dd> <dt>‘<samp>vsx</samp>’</dt> <dd><p>CPU supports the vector-scalar extension. </p></dd> </dl> <p>Here is an example: </p>
<div class="smallexample"> <pre class="smallexample" data-language="cpp">#ifdef __BUILTIN_CPU_SUPPORTS__
  if (__builtin_cpu_supports ("fpu"))
    {
       asm("fadd %0,%1,%2" : "=d"(dst) : "d"(src1), "d"(src2));
    }
  else
#endif
    {
       dst = __fadd (src1, src2); // Software FP addition function.
    }</pre>
</div> </dd>
</dl> <p>The following built-in functions are also available on all PowerPC processors: </p>
<div class="smallexample"> <pre class="smallexample" data-language="cpp">uint64_t __builtin_ppc_get_timebase ();
unsigned long __builtin_ppc_mftb ();
double __builtin_unpack_ibm128 (__ibm128, int);
__ibm128 __builtin_pack_ibm128 (double, double);
double __builtin_mffs (void);
void __builtin_mtfsb0 (const int);
void __builtin_mtfsb1 (const int);
void __builtin_set_fpscr_rn (int);</pre>
</div> <p>The <code>__builtin_ppc_get_timebase</code> and <code>__builtin_ppc_mftb</code> functions generate instructions to read the Time Base Register. The <code>__builtin_ppc_get_timebase</code> function may generate multiple instructions and always returns the 64 bits of the Time Base Register. The <code>__builtin_ppc_mftb</code> function always generates one instruction and returns the Time Base Register value as an unsigned long, throwing away the most significant word on 32-bit environments. The <code>__builtin_mffs</code> return the value of the FPSCR register. Note, ISA 3.0 supports the <code>__builtin_mffsl()</code> which permits software to read the control and non-sticky status bits in the FSPCR without the higher latency associated with accessing the sticky status bits. The <code>__builtin_mtfsb0</code> and <code>__builtin_mtfsb1</code> take the bit to change as an argument. The valid bit range is between 0 and 31. The builtins map to the <code>mtfsb0</code> and <code>mtfsb1</code> instructions which take the argument and add 32. Hence these instructions only modify the FPSCR[32:63] bits by changing the specified bit to a zero or one respectively. The <code>__builtin_set_fpscr_rn</code> builtin allows changing both of the floating point rounding mode bits. The argument is a 2-bit value. The argument can either be a <code>const int</code> or stored in a variable. The builtin uses the ISA 3.0 instruction <code>mffscrn</code> if available, otherwise it reads the FPSCR, masks the current rounding mode bits out and OR’s in the new value. </p>  <p class="header"> <p> Next: <a href="basic-powerpc-built-in-functions-available-on-isa-2_002e05#Basic-PowerPC-Built-in-Functions-Available-on-ISA-2_002e05" accesskey="n" rel="next">Basic PowerPC Built-in Functions Available on ISA 2.05</a>, Up: <a href="basic-powerpc-built-in-functions#Basic-PowerPC-Built-in-Functions" accesskey="u" rel="up">Basic PowerPC Built-in Functions</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p> </p><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Basic-PowerPC-Built-in-Functions-Available-on-all-Configurations.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-9.5.0/gcc/Basic-PowerPC-Built-in-Functions-Available-on-all-Configurations.html</a>
  </p>
</div>
</div>
            </main>
        </div>
    </div>
    <script type="text/javascript" src="assets/index.js"></script>
</body>

</html>