
TauCamFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004248  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08004384  08004384  00005384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004490  08004490  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004490  08004490  00005490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004498  08004498  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004498  08004498  00005498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800449c  0800449c  0000549c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080044a0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  2000000c  080044ac  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  080044ac  00006154  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e711  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021aa  00000000  00000000  00014746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  000168f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad5  00000000  00000000  000176c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170e5  00000000  00000000  0001819d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012435  00000000  00000000  0002f282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aae9  00000000  00000000  000416b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc1a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a18  00000000  00000000  000cc1e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000cfbfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	0800436c 	.word	0x0800436c

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	0800436c 	.word	0x0800436c

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <ILI9341_WriteCommand>:

// Use the SPI handle you configured in CubeMX
extern SPI_HandleTypeDef hspi1; // change to hspi2 if needed

// --- Low-level helpers ---
 void ILI9341_WriteCommand(uint8_t cmd) {
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	4603      	mov	r3, r0
 80004b8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET); // Command mode
 80004ba:	2200      	movs	r2, #0
 80004bc:	2180      	movs	r1, #128	@ 0x80
 80004be:	480c      	ldr	r0, [pc, #48]	@ (80004f0 <ILI9341_WriteCommand+0x40>)
 80004c0:	f000 fe3c 	bl	800113c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); // Select LCD
 80004c4:	2200      	movs	r2, #0
 80004c6:	2140      	movs	r1, #64	@ 0x40
 80004c8:	4809      	ldr	r0, [pc, #36]	@ (80004f0 <ILI9341_WriteCommand+0x40>)
 80004ca:	f000 fe37 	bl	800113c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80004ce:	1df9      	adds	r1, r7, #7
 80004d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80004d4:	2201      	movs	r2, #1
 80004d6:	4807      	ldr	r0, [pc, #28]	@ (80004f4 <ILI9341_WriteCommand+0x44>)
 80004d8:	f001 fe0b 	bl	80020f2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);   // Deselect LCD
 80004dc:	2201      	movs	r2, #1
 80004de:	2140      	movs	r1, #64	@ 0x40
 80004e0:	4803      	ldr	r0, [pc, #12]	@ (80004f0 <ILI9341_WriteCommand+0x40>)
 80004e2:	f000 fe2b 	bl	800113c <HAL_GPIO_WritePin>
}
 80004e6:	bf00      	nop
 80004e8:	3708      	adds	r7, #8
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40020400 	.word	0x40020400
 80004f4:	2000007c 	.word	0x2000007c

080004f8 <ILI9341_Init>:
         ILI9341_WriteData(*datas++);
     }
 }

// --- Core functions ---
void ILI9341_Init(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
    // Hardware reset
    HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000502:	480e      	ldr	r0, [pc, #56]	@ (800053c <ILI9341_Init+0x44>)
 8000504:	f000 fe1a 	bl	800113c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000508:	200a      	movs	r0, #10
 800050a:	f000 fb81 	bl	8000c10 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000514:	4809      	ldr	r0, [pc, #36]	@ (800053c <ILI9341_Init+0x44>)
 8000516:	f000 fe11 	bl	800113c <HAL_GPIO_WritePin>
    HAL_Delay(120);
 800051a:	2078      	movs	r0, #120	@ 0x78
 800051c:	f000 fb78 	bl	8000c10 <HAL_Delay>

    // Minimal init sequence (expand with full ILI9341 init if needed)
    ILI9341_WriteCommand(0x01); // Software reset
 8000520:	2001      	movs	r0, #1
 8000522:	f7ff ffc5 	bl	80004b0 <ILI9341_WriteCommand>
    HAL_Delay(5);
 8000526:	2005      	movs	r0, #5
 8000528:	f000 fb72 	bl	8000c10 <HAL_Delay>
    ILI9341_WriteCommand(0x28); // Display OFF
 800052c:	2028      	movs	r0, #40	@ 0x28
 800052e:	f7ff ffbf 	bl	80004b0 <ILI9341_WriteCommand>
    ILI9341_WriteCommand(0x29); // Display ON
 8000532:	2029      	movs	r0, #41	@ 0x29
 8000534:	f7ff ffbc 	bl	80004b0 <ILI9341_WriteCommand>
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40020400 	.word	0x40020400

08000540 <displayImage>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int displayImage(const char* fname) {
 8000540:	b580      	push	{r7, lr}
 8000542:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8000546:	af00      	add	r7, sp, #0
 8000548:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800054c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000550:	6018      	str	r0, [r3, #0]
//    UART_Printf("Openning %s...\r\n", fname);
    FIL file;
    FRESULT res = f_open(&file, fname, FA_READ);
 8000552:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000556:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 800055a:	f107 000c 	add.w	r0, r7, #12
 800055e:	2201      	movs	r2, #1
 8000560:	6819      	ldr	r1, [r3, #0]
 8000562:	f003 fd1d 	bl	8003fa0 <f_open>
 8000566:	4603      	mov	r3, r0
 8000568:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f

    }
 800056c:	bf00      	nop
 800056e:	4618      	mov	r0, r3
 8000570:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}

08000578 <main>:
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fad9 	bl	8000b32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f828 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 f902 	bl	800078c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000588:	f000 f8d6 	bl	8000738 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800058c:	f000 f870 	bl	8000670 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000590:	f000 f89c 	bl	80006cc <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ILI9341_Init();
 8000594:	f7ff ffb0 	bl	80004f8 <ILI9341_Init>

      // Draw image line by line
  while (1)
    {
      /* USER CODE END WHILE */
  	  displayImage("tiger.bmp");
 8000598:	480b      	ldr	r0, [pc, #44]	@ (80005c8 <main+0x50>)
 800059a:	f7ff ffd1 	bl	8000540 <displayImage>
  	  HAL_Delay(1000);
 800059e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005a2:	f000 fb35 	bl	8000c10 <HAL_Delay>
  	  displayImage("tiger1.bmp");
 80005a6:	4809      	ldr	r0, [pc, #36]	@ (80005cc <main+0x54>)
 80005a8:	f7ff ffca 	bl	8000540 <displayImage>
  	  HAL_Delay(1000);
 80005ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005b0:	f000 fb2e 	bl	8000c10 <HAL_Delay>
  	  displayImage("tiger2.bmp");
 80005b4:	4806      	ldr	r0, [pc, #24]	@ (80005d0 <main+0x58>)
 80005b6:	f7ff ffc3 	bl	8000540 <displayImage>
  	  HAL_Delay(1000);
 80005ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005be:	f000 fb27 	bl	8000c10 <HAL_Delay>
  	  displayImage("tiger.bmp");
 80005c2:	bf00      	nop
 80005c4:	e7e8      	b.n	8000598 <main+0x20>
 80005c6:	bf00      	nop
 80005c8:	08004384 	.word	0x08004384
 80005cc:	08004390 	.word	0x08004390
 80005d0:	0800439c 	.word	0x0800439c

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b092      	sub	sp, #72	@ 0x48
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	2234      	movs	r2, #52	@ 0x34
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 fe96 	bl	8004314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	463b      	mov	r3, r7
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005f6:	4b1d      	ldr	r3, [pc, #116]	@ (800066c <SystemClock_Config+0x98>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80005fe:	4a1b      	ldr	r2, [pc, #108]	@ (800066c <SystemClock_Config+0x98>)
 8000600:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000604:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000606:	2302      	movs	r3, #2
 8000608:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060a:	2301      	movs	r3, #1
 800060c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060e:	2310      	movs	r3, #16
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000612:	2302      	movs	r3, #2
 8000614:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000616:	2300      	movs	r3, #0
 8000618:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800061a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800061e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000620:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000624:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fee2 	bl	80013f4 <HAL_RCC_OscConfig>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000636:	f000 f923 	bl	8000880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800063a:	230f      	movs	r3, #15
 800063c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2303      	movs	r3, #3
 8000640:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000642:	2300      	movs	r3, #0
 8000644:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800064e:	463b      	mov	r3, r7
 8000650:	2101      	movs	r1, #1
 8000652:	4618      	mov	r0, r3
 8000654:	f001 f9fe 	bl	8001a54 <HAL_RCC_ClockConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800065e:	f000 f90f 	bl	8000880 <Error_Handler>
  }
}
 8000662:	bf00      	nop
 8000664:	3748      	adds	r7, #72	@ 0x48
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40007000 	.word	0x40007000

08000670 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000674:	4b12      	ldr	r3, [pc, #72]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000676:	4a13      	ldr	r2, [pc, #76]	@ (80006c4 <MX_I2C1_Init+0x54>)
 8000678:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800067a:	4b11      	ldr	r3, [pc, #68]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800067c:	4a12      	ldr	r2, [pc, #72]	@ (80006c8 <MX_I2C1_Init+0x58>)
 800067e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000680:	4b0f      	ldr	r3, [pc, #60]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000682:	2200      	movs	r2, #0
 8000684:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000686:	4b0e      	ldr	r3, [pc, #56]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000688:	2200      	movs	r2, #0
 800068a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800068c:	4b0c      	ldr	r3, [pc, #48]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800068e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000692:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000694:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <MX_I2C1_Init+0x50>)
 8000696:	2200      	movs	r2, #0
 8000698:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <MX_I2C1_Init+0x50>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006a0:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a6:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006ac:	4804      	ldr	r0, [pc, #16]	@ (80006c0 <MX_I2C1_Init+0x50>)
 80006ae:	f000 fd5d 	bl	800116c <HAL_I2C_Init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006b8:	f000 f8e2 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000028 	.word	0x20000028
 80006c4:	40005400 	.word	0x40005400
 80006c8:	000186a0 	.word	0x000186a0

080006cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d0:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006d2:	4a18      	ldr	r2, [pc, #96]	@ (8000734 <MX_SPI1_Init+0x68>)
 80006d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006d6:	4b16      	ldr	r3, [pc, #88]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006de:	4b14      	ldr	r3, [pc, #80]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000730 <MX_SPI1_Init+0x64>)
 80006f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <MX_SPI1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000704:	4b0a      	ldr	r3, [pc, #40]	@ (8000730 <MX_SPI1_Init+0x64>)
 8000706:	2200      	movs	r2, #0
 8000708:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800070a:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <MX_SPI1_Init+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000710:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <MX_SPI1_Init+0x64>)
 8000712:	2200      	movs	r2, #0
 8000714:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <MX_SPI1_Init+0x64>)
 8000718:	220a      	movs	r2, #10
 800071a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800071c:	4804      	ldr	r0, [pc, #16]	@ (8000730 <MX_SPI1_Init+0x64>)
 800071e:	f001 fc5f 	bl	8001fe0 <HAL_SPI_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000728:	f000 f8aa 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	2000007c 	.word	0x2000007c
 8000734:	40013000 	.word	0x40013000

08000738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <MX_USART2_UART_Init+0x50>)
 8000740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 8000744:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_USART2_UART_Init+0x4c>)
 8000770:	f001 fee0 	bl	8002534 <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800077a:	f000 f881 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000d4 	.word	0x200000d4
 8000788:	40004400 	.word	0x40004400

0800078c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08a      	sub	sp, #40	@ 0x28
 8000790:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
 80007a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	4b34      	ldr	r3, [pc, #208]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	4a33      	ldr	r2, [pc, #204]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007a8:	f043 0304 	orr.w	r3, r3, #4
 80007ac:	61d3      	str	r3, [r2, #28]
 80007ae:	4b31      	ldr	r3, [pc, #196]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007b0:	69db      	ldr	r3, [r3, #28]
 80007b2:	f003 0304 	and.w	r3, r3, #4
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ba:	4b2e      	ldr	r3, [pc, #184]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007bc:	69db      	ldr	r3, [r3, #28]
 80007be:	4a2d      	ldr	r2, [pc, #180]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007c0:	f043 0320 	orr.w	r3, r3, #32
 80007c4:	61d3      	str	r3, [r2, #28]
 80007c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007c8:	69db      	ldr	r3, [r3, #28]
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	60fb      	str	r3, [r7, #12]
 80007d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4b28      	ldr	r3, [pc, #160]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007d4:	69db      	ldr	r3, [r3, #28]
 80007d6:	4a27      	ldr	r2, [pc, #156]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	61d3      	str	r3, [r2, #28]
 80007de:	4b25      	ldr	r3, [pc, #148]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007e0:	69db      	ldr	r3, [r3, #28]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ea:	4b22      	ldr	r3, [pc, #136]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	4a21      	ldr	r2, [pc, #132]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007f0:	f043 0302 	orr.w	r3, r3, #2
 80007f4:	61d3      	str	r3, [r2, #28]
 80007f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000874 <MX_GPIO_Init+0xe8>)
 80007f8:	69db      	ldr	r3, [r3, #28]
 80007fa:	f003 0302 	and.w	r3, r3, #2
 80007fe:	607b      	str	r3, [r7, #4]
 8000800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000802:	2200      	movs	r2, #0
 8000804:	2140      	movs	r1, #64	@ 0x40
 8000806:	481c      	ldr	r0, [pc, #112]	@ (8000878 <MX_GPIO_Init+0xec>)
 8000808:	f000 fc98 	bl	800113c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2140      	movs	r1, #64	@ 0x40
 8000810:	481a      	ldr	r0, [pc, #104]	@ (800087c <MX_GPIO_Init+0xf0>)
 8000812:	f000 fc93 	bl	800113c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000816:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800081a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800081c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	4619      	mov	r1, r3
 800082c:	4812      	ldr	r0, [pc, #72]	@ (8000878 <MX_GPIO_Init+0xec>)
 800082e:	f000 faf5 	bl	8000e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000832:	2340      	movs	r3, #64	@ 0x40
 8000834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	480b      	ldr	r0, [pc, #44]	@ (8000878 <MX_GPIO_Init+0xec>)
 800084a:	f000 fae7 	bl	8000e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800084e:	2340      	movs	r3, #64	@ 0x40
 8000850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4619      	mov	r1, r3
 8000864:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_GPIO_Init+0xf0>)
 8000866:	f000 fad9 	bl	8000e1c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800086a:	bf00      	nop
 800086c:	3728      	adds	r7, #40	@ 0x28
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40023800 	.word	0x40023800
 8000878:	40020800 	.word	0x40020800
 800087c:	40020400 	.word	0x40020400

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
}
 8000886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <Error_Handler+0x8>

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <HAL_MspInit+0x5c>)
 8000894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000896:	4a14      	ldr	r2, [pc, #80]	@ (80008e8 <HAL_MspInit+0x5c>)
 8000898:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800089c:	6253      	str	r3, [r2, #36]	@ 0x24
 800089e:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008aa:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008ac:	6a1b      	ldr	r3, [r3, #32]
 80008ae:	4a0e      	ldr	r2, [pc, #56]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6213      	str	r3, [r2, #32]
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008b8:	6a1b      	ldr	r3, [r3, #32]
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008c6:	4a08      	ldr	r2, [pc, #32]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008cc:	6253      	str	r3, [r2, #36]	@ 0x24
 80008ce:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <HAL_MspInit+0x5c>)
 80008d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008da:	2007      	movs	r0, #7
 80008dc:	f000 fa6a 	bl	8000db4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e0:	bf00      	nop
 80008e2:	3710      	adds	r7, #16
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40023800 	.word	0x40023800

080008ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08a      	sub	sp, #40	@ 0x28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a17      	ldr	r2, [pc, #92]	@ (8000968 <HAL_I2C_MspInit+0x7c>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d128      	bne.n	8000960 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b17      	ldr	r3, [pc, #92]	@ (800096c <HAL_I2C_MspInit+0x80>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	4a16      	ldr	r2, [pc, #88]	@ (800096c <HAL_I2C_MspInit+0x80>)
 8000914:	f043 0302 	orr.w	r3, r3, #2
 8000918:	61d3      	str	r3, [r2, #28]
 800091a:	4b14      	ldr	r3, [pc, #80]	@ (800096c <HAL_I2C_MspInit+0x80>)
 800091c:	69db      	ldr	r3, [r3, #28]
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000926:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800092a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800092c:	2312      	movs	r3, #18
 800092e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000930:	2301      	movs	r3, #1
 8000932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000934:	2303      	movs	r3, #3
 8000936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000938:	2304      	movs	r3, #4
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093c:	f107 0314 	add.w	r3, r7, #20
 8000940:	4619      	mov	r1, r3
 8000942:	480b      	ldr	r0, [pc, #44]	@ (8000970 <HAL_I2C_MspInit+0x84>)
 8000944:	f000 fa6a 	bl	8000e1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000948:	4b08      	ldr	r3, [pc, #32]	@ (800096c <HAL_I2C_MspInit+0x80>)
 800094a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800094c:	4a07      	ldr	r2, [pc, #28]	@ (800096c <HAL_I2C_MspInit+0x80>)
 800094e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000952:	6253      	str	r3, [r2, #36]	@ 0x24
 8000954:	4b05      	ldr	r3, [pc, #20]	@ (800096c <HAL_I2C_MspInit+0x80>)
 8000956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000958:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000960:	bf00      	nop
 8000962:	3728      	adds	r7, #40	@ 0x28
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40005400 	.word	0x40005400
 800096c:	40023800 	.word	0x40023800
 8000970:	40020400 	.word	0x40020400

08000974 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a17      	ldr	r2, [pc, #92]	@ (80009f0 <HAL_SPI_MspInit+0x7c>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d127      	bne.n	80009e6 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000996:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 8000998:	6a1b      	ldr	r3, [r3, #32]
 800099a:	4a16      	ldr	r2, [pc, #88]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 800099c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009a0:	6213      	str	r3, [r2, #32]
 80009a2:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 80009a4:	6a1b      	ldr	r3, [r3, #32]
 80009a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 80009b0:	69db      	ldr	r3, [r3, #28]
 80009b2:	4a10      	ldr	r2, [pc, #64]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	61d3      	str	r3, [r2, #28]
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <HAL_SPI_MspInit+0x80>)
 80009bc:	69db      	ldr	r3, [r3, #28]
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009c6:	23e0      	movs	r3, #224	@ 0xe0
 80009c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009d6:	2305      	movs	r3, #5
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	4619      	mov	r1, r3
 80009e0:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <HAL_SPI_MspInit+0x84>)
 80009e2:	f000 fa1b 	bl	8000e1c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80009e6:	bf00      	nop
 80009e8:	3728      	adds	r7, #40	@ 0x28
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40013000 	.word	0x40013000
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40020000 	.word	0x40020000

080009fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a17      	ldr	r2, [pc, #92]	@ (8000a78 <HAL_UART_MspInit+0x7c>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d127      	bne.n	8000a6e <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a1e:	4b17      	ldr	r3, [pc, #92]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a22:	4a16      	ldr	r2, [pc, #88]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a28:	6253      	str	r3, [r2, #36]	@ 0x24
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a32:	613b      	str	r3, [r7, #16]
 8000a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	61d3      	str	r3, [r2, #28]
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_UART_MspInit+0x80>)
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a4e:	230c      	movs	r3, #12
 8000a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a52:	2302      	movs	r3, #2
 8000a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a5e:	2307      	movs	r3, #7
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	f107 0314 	add.w	r3, r7, #20
 8000a66:	4619      	mov	r1, r3
 8000a68:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <HAL_UART_MspInit+0x84>)
 8000a6a:	f000 f9d7 	bl	8000e1c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a6e:	bf00      	nop
 8000a70:	3728      	adds	r7, #40	@ 0x28
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40004400 	.word	0x40004400
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020000 	.word	0x40020000

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <NMI_Handler+0x4>

08000a8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <HardFault_Handler+0x4>

08000a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <MemManage_Handler+0x4>

08000a9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <BusFault_Handler+0x4>

08000aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <UsageFault_Handler+0x4>

08000aac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr

08000ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr

08000ac4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr

08000ad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad4:	f000 f880 	bl	8000bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}

08000adc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr

08000ae8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae8:	f7ff fff8 	bl	8000adc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aec:	480b      	ldr	r0, [pc, #44]	@ (8000b1c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000aee:	490c      	ldr	r1, [pc, #48]	@ (8000b20 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000af0:	4a0c      	ldr	r2, [pc, #48]	@ (8000b24 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a09      	ldr	r2, [pc, #36]	@ (8000b28 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b04:	4c09      	ldr	r4, [pc, #36]	@ (8000b2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b12:	f003 fc07 	bl	8004324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b16:	f7ff fd2f 	bl	8000578 <main>
  bx lr
 8000b1a:	4770      	bx	lr
  ldr r0, =_sdata
 8000b1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b20:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b24:	080044a0 	.word	0x080044a0
  ldr r2, =_sbss
 8000b28:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b2c:	20000154 	.word	0x20000154

08000b30 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b30:	e7fe      	b.n	8000b30 <ADC1_IRQHandler>

08000b32 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b082      	sub	sp, #8
 8000b36:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	f000 f939 	bl	8000db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b42:	2000      	movs	r0, #0
 8000b44:	f000 f80e 	bl	8000b64 <HAL_InitTick>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d002      	beq.n	8000b54 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	71fb      	strb	r3, [r7, #7]
 8000b52:	e001      	b.n	8000b58 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b54:	f7ff fe9a 	bl	800088c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
	...

08000b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b70:	4b16      	ldr	r3, [pc, #88]	@ (8000bcc <HAL_InitTick+0x68>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d022      	beq.n	8000bbe <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b78:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <HAL_InitTick+0x6c>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <HAL_InitTick+0x68>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b84:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f000 f938 	bl	8000e02 <HAL_SYSTICK_Config>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d10f      	bne.n	8000bb8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b0f      	cmp	r3, #15
 8000b9c:	d809      	bhi.n	8000bb2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	6879      	ldr	r1, [r7, #4]
 8000ba2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ba6:	f000 f910 	bl	8000dca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000baa:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <HAL_InitTick+0x70>)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	e007      	b.n	8000bc2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	73fb      	strb	r3, [r7, #15]
 8000bb6:	e004      	b.n	8000bc2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	e001      	b.n	8000bc2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	20000000 	.word	0x20000000
 8000bd4:	20000004 	.word	0x20000004

08000bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bdc:	4b05      	ldr	r3, [pc, #20]	@ (8000bf4 <HAL_IncTick+0x1c>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b05      	ldr	r3, [pc, #20]	@ (8000bf8 <HAL_IncTick+0x20>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a03      	ldr	r2, [pc, #12]	@ (8000bf4 <HAL_IncTick+0x1c>)
 8000be8:	6013      	str	r3, [r2, #0]
}
 8000bea:	bf00      	nop
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	2000011c 	.word	0x2000011c
 8000bf8:	20000008 	.word	0x20000008

08000bfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000c00:	4b02      	ldr	r3, [pc, #8]	@ (8000c0c <HAL_GetTick+0x10>)
 8000c02:	681b      	ldr	r3, [r3, #0]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr
 8000c0c:	2000011c 	.word	0x2000011c

08000c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c18:	f7ff fff0 	bl	8000bfc <HAL_GetTick>
 8000c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c28:	d004      	beq.n	8000c34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c2a:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <HAL_Delay+0x40>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	4413      	add	r3, r2
 8000c32:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c34:	bf00      	nop
 8000c36:	f7ff ffe1 	bl	8000bfc <HAL_GetTick>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d8f7      	bhi.n	8000c36 <HAL_Delay+0x26>
  {
  }
}
 8000c46:	bf00      	nop
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000008 	.word	0x20000008

08000c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c64:	4b0c      	ldr	r3, [pc, #48]	@ (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c70:	4013      	ands	r3, r2
 8000c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c86:	4a04      	ldr	r2, [pc, #16]	@ (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	60d3      	str	r3, [r2, #12]
}
 8000c8c:	bf00      	nop
 8000c8e:	3714      	adds	r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca0:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	0a1b      	lsrs	r3, r3, #8
 8000ca6:	f003 0307 	and.w	r3, r3, #7
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	db0a      	blt.n	8000ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	490c      	ldr	r1, [pc, #48]	@ (8000d04 <__NVIC_SetPriority+0x4c>)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	0112      	lsls	r2, r2, #4
 8000cd8:	b2d2      	uxtb	r2, r2
 8000cda:	440b      	add	r3, r1
 8000cdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce0:	e00a      	b.n	8000cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4908      	ldr	r1, [pc, #32]	@ (8000d08 <__NVIC_SetPriority+0x50>)
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	3b04      	subs	r3, #4
 8000cf0:	0112      	lsls	r2, r2, #4
 8000cf2:	b2d2      	uxtb	r2, r2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	761a      	strb	r2, [r3, #24]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b089      	sub	sp, #36	@ 0x24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	f1c3 0307 	rsb	r3, r3, #7
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	bf28      	it	cs
 8000d2a:	2304      	movcs	r3, #4
 8000d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	3304      	adds	r3, #4
 8000d32:	2b06      	cmp	r3, #6
 8000d34:	d902      	bls.n	8000d3c <NVIC_EncodePriority+0x30>
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3b03      	subs	r3, #3
 8000d3a:	e000      	b.n	8000d3e <NVIC_EncodePriority+0x32>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d44:	69bb      	ldr	r3, [r7, #24]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43da      	mvns	r2, r3
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	401a      	ands	r2, r3
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5e:	43d9      	mvns	r1, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d64:	4313      	orrs	r3, r2
         );
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3724      	adds	r7, #36	@ 0x24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr

08000d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d80:	d301      	bcc.n	8000d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d82:	2301      	movs	r3, #1
 8000d84:	e00f      	b.n	8000da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d86:	4a0a      	ldr	r2, [pc, #40]	@ (8000db0 <SysTick_Config+0x40>)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d8e:	210f      	movs	r1, #15
 8000d90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d94:	f7ff ff90 	bl	8000cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d98:	4b05      	ldr	r3, [pc, #20]	@ (8000db0 <SysTick_Config+0x40>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9e:	4b04      	ldr	r3, [pc, #16]	@ (8000db0 <SysTick_Config+0x40>)
 8000da0:	2207      	movs	r2, #7
 8000da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	e000e010 	.word	0xe000e010

08000db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ff49 	bl	8000c54 <__NVIC_SetPriorityGrouping>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b086      	sub	sp, #24
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	60b9      	str	r1, [r7, #8]
 8000dd4:	607a      	str	r2, [r7, #4]
 8000dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ddc:	f7ff ff5e 	bl	8000c9c <__NVIC_GetPriorityGrouping>
 8000de0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	68b9      	ldr	r1, [r7, #8]
 8000de6:	6978      	ldr	r0, [r7, #20]
 8000de8:	f7ff ff90 	bl	8000d0c <NVIC_EncodePriority>
 8000dec:	4602      	mov	r2, r0
 8000dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df2:	4611      	mov	r1, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff ff5f 	bl	8000cb8 <__NVIC_SetPriority>
}
 8000dfa:	bf00      	nop
 8000dfc:	3718      	adds	r7, #24
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}

08000e02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff ffb0 	bl	8000d70 <SysTick_Config>
 8000e10:	4603      	mov	r3, r0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b087      	sub	sp, #28
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e32:	e160      	b.n	80010f6 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	2101      	movs	r1, #1
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e40:	4013      	ands	r3, r2
 8000e42:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	f000 8152 	beq.w	80010f0 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f003 0303 	and.w	r3, r3, #3
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d005      	beq.n	8000e64 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d130      	bne.n	8000ec6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	f003 0201 	and.w	r2, r3, #1
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0303 	and.w	r3, r3, #3
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d017      	beq.n	8000f02 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	2203      	movs	r2, #3
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d123      	bne.n	8000f56 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	08da      	lsrs	r2, r3, #3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3208      	adds	r2, #8
 8000f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f1a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	220f      	movs	r2, #15
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	f003 0307 	and.w	r3, r3, #7
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	08da      	lsrs	r2, r3, #3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3208      	adds	r2, #8
 8000f50:	6939      	ldr	r1, [r7, #16]
 8000f52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f003 0203 	and.w	r2, r3, #3
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 80ac 	beq.w	80010f0 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f98:	4b5e      	ldr	r3, [pc, #376]	@ (8001114 <HAL_GPIO_Init+0x2f8>)
 8000f9a:	6a1b      	ldr	r3, [r3, #32]
 8000f9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001114 <HAL_GPIO_Init+0x2f8>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6213      	str	r3, [r2, #32]
 8000fa4:	4b5b      	ldr	r3, [pc, #364]	@ (8001114 <HAL_GPIO_Init+0x2f8>)
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	60bb      	str	r3, [r7, #8]
 8000fae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000fb0:	4a59      	ldr	r2, [pc, #356]	@ (8001118 <HAL_GPIO_Init+0x2fc>)
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	220f      	movs	r2, #15
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a51      	ldr	r2, [pc, #324]	@ (800111c <HAL_GPIO_Init+0x300>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d025      	beq.n	8001028 <HAL_GPIO_Init+0x20c>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a50      	ldr	r2, [pc, #320]	@ (8001120 <HAL_GPIO_Init+0x304>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d01f      	beq.n	8001024 <HAL_GPIO_Init+0x208>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a4f      	ldr	r2, [pc, #316]	@ (8001124 <HAL_GPIO_Init+0x308>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d019      	beq.n	8001020 <HAL_GPIO_Init+0x204>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	4a4e      	ldr	r2, [pc, #312]	@ (8001128 <HAL_GPIO_Init+0x30c>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d013      	beq.n	800101c <HAL_GPIO_Init+0x200>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a4d      	ldr	r2, [pc, #308]	@ (800112c <HAL_GPIO_Init+0x310>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d00d      	beq.n	8001018 <HAL_GPIO_Init+0x1fc>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a4c      	ldr	r2, [pc, #304]	@ (8001130 <HAL_GPIO_Init+0x314>)
 8001000:	4293      	cmp	r3, r2
 8001002:	d007      	beq.n	8001014 <HAL_GPIO_Init+0x1f8>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a4b      	ldr	r2, [pc, #300]	@ (8001134 <HAL_GPIO_Init+0x318>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d101      	bne.n	8001010 <HAL_GPIO_Init+0x1f4>
 800100c:	2306      	movs	r3, #6
 800100e:	e00c      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001010:	2307      	movs	r3, #7
 8001012:	e00a      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001014:	2305      	movs	r3, #5
 8001016:	e008      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001018:	2304      	movs	r3, #4
 800101a:	e006      	b.n	800102a <HAL_GPIO_Init+0x20e>
 800101c:	2303      	movs	r3, #3
 800101e:	e004      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001020:	2302      	movs	r3, #2
 8001022:	e002      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001024:	2301      	movs	r3, #1
 8001026:	e000      	b.n	800102a <HAL_GPIO_Init+0x20e>
 8001028:	2300      	movs	r3, #0
 800102a:	697a      	ldr	r2, [r7, #20]
 800102c:	f002 0203 	and.w	r2, r2, #3
 8001030:	0092      	lsls	r2, r2, #2
 8001032:	4093      	lsls	r3, r2
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	4313      	orrs	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800103a:	4937      	ldr	r1, [pc, #220]	@ (8001118 <HAL_GPIO_Init+0x2fc>)
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	3302      	adds	r3, #2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001048:	4b3b      	ldr	r3, [pc, #236]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43db      	mvns	r3, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800106c:	4a32      	ldr	r2, [pc, #200]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001072:	4b31      	ldr	r3, [pc, #196]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 8001074:	68db      	ldr	r3, [r3, #12]
 8001076:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001096:	4a28      	ldr	r2, [pc, #160]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800109c:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	43db      	mvns	r3, r3
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	4013      	ands	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010ea:	4a13      	ldr	r2, [pc, #76]	@ (8001138 <HAL_GPIO_Init+0x31c>)
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	3301      	adds	r3, #1
 80010f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001100:	2b00      	cmp	r3, #0
 8001102:	f47f ae97 	bne.w	8000e34 <HAL_GPIO_Init+0x18>
  }
}
 8001106:	bf00      	nop
 8001108:	bf00      	nop
 800110a:	371c      	adds	r7, #28
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40023800 	.word	0x40023800
 8001118:	40010000 	.word	0x40010000
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	40020800 	.word	0x40020800
 8001128:	40020c00 	.word	0x40020c00
 800112c:	40021000 	.word	0x40021000
 8001130:	40021400 	.word	0x40021400
 8001134:	40021800 	.word	0x40021800
 8001138:	40010400 	.word	0x40010400

0800113c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
 8001148:	4613      	mov	r3, r2
 800114a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800114c:	787b      	ldrb	r3, [r7, #1]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d003      	beq.n	800115a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001152:	887a      	ldrh	r2, [r7, #2]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001158:	e003      	b.n	8001162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 800115a:	887b      	ldrh	r3, [r7, #2]
 800115c:	041a      	lsls	r2, r3, #16
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	619a      	str	r2, [r3, #24]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr

0800116c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e12b      	b.n	80013d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2b00      	cmp	r3, #0
 8001188:	d106      	bne.n	8001198 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fbaa 	bl	80008ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2224      	movs	r2, #36	@ 0x24
 800119c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f022 0201 	bic.w	r2, r2, #1
 80011ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80011be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80011ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80011d0:	f000 fe7e 	bl	8001ed0 <HAL_RCC_GetPCLK1Freq>
 80011d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	4a81      	ldr	r2, [pc, #516]	@ (80013e0 <HAL_I2C_Init+0x274>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d807      	bhi.n	80011f0 <HAL_I2C_Init+0x84>
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4a80      	ldr	r2, [pc, #512]	@ (80013e4 <HAL_I2C_Init+0x278>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	bf94      	ite	ls
 80011e8:	2301      	movls	r3, #1
 80011ea:	2300      	movhi	r3, #0
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	e006      	b.n	80011fe <HAL_I2C_Init+0x92>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a7d      	ldr	r2, [pc, #500]	@ (80013e8 <HAL_I2C_Init+0x27c>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	bf94      	ite	ls
 80011f8:	2301      	movls	r3, #1
 80011fa:	2300      	movhi	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e0e7      	b.n	80013d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4a78      	ldr	r2, [pc, #480]	@ (80013ec <HAL_I2C_Init+0x280>)
 800120a:	fba2 2303 	umull	r2, r3, r2, r3
 800120e:	0c9b      	lsrs	r3, r3, #18
 8001210:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68ba      	ldr	r2, [r7, #8]
 8001222:	430a      	orrs	r2, r1
 8001224:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	4a6a      	ldr	r2, [pc, #424]	@ (80013e0 <HAL_I2C_Init+0x274>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d802      	bhi.n	8001240 <HAL_I2C_Init+0xd4>
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	3301      	adds	r3, #1
 800123e:	e009      	b.n	8001254 <HAL_I2C_Init+0xe8>
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	4a69      	ldr	r2, [pc, #420]	@ (80013f0 <HAL_I2C_Init+0x284>)
 800124c:	fba2 2303 	umull	r2, r3, r2, r3
 8001250:	099b      	lsrs	r3, r3, #6
 8001252:	3301      	adds	r3, #1
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	6812      	ldr	r2, [r2, #0]
 8001258:	430b      	orrs	r3, r1
 800125a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001266:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	495c      	ldr	r1, [pc, #368]	@ (80013e0 <HAL_I2C_Init+0x274>)
 8001270:	428b      	cmp	r3, r1
 8001272:	d819      	bhi.n	80012a8 <HAL_I2C_Init+0x13c>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	1e59      	subs	r1, r3, #1
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001282:	1c59      	adds	r1, r3, #1
 8001284:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001288:	400b      	ands	r3, r1
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00a      	beq.n	80012a4 <HAL_I2C_Init+0x138>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	1e59      	subs	r1, r3, #1
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	fbb1 f3f3 	udiv	r3, r1, r3
 800129c:	3301      	adds	r3, #1
 800129e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012a2:	e051      	b.n	8001348 <HAL_I2C_Init+0x1dc>
 80012a4:	2304      	movs	r3, #4
 80012a6:	e04f      	b.n	8001348 <HAL_I2C_Init+0x1dc>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d111      	bne.n	80012d4 <HAL_I2C_Init+0x168>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	1e58      	subs	r0, r3, #1
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6859      	ldr	r1, [r3, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	440b      	add	r3, r1
 80012be:	fbb0 f3f3 	udiv	r3, r0, r3
 80012c2:	3301      	adds	r3, #1
 80012c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	bf0c      	ite	eq
 80012cc:	2301      	moveq	r3, #1
 80012ce:	2300      	movne	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	e012      	b.n	80012fa <HAL_I2C_Init+0x18e>
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	1e58      	subs	r0, r3, #1
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6859      	ldr	r1, [r3, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	0099      	lsls	r1, r3, #2
 80012e4:	440b      	add	r3, r1
 80012e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80012ea:	3301      	adds	r3, #1
 80012ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	bf0c      	ite	eq
 80012f4:	2301      	moveq	r3, #1
 80012f6:	2300      	movne	r3, #0
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_I2C_Init+0x196>
 80012fe:	2301      	movs	r3, #1
 8001300:	e022      	b.n	8001348 <HAL_I2C_Init+0x1dc>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10e      	bne.n	8001328 <HAL_I2C_Init+0x1bc>
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	1e58      	subs	r0, r3, #1
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6859      	ldr	r1, [r3, #4]
 8001312:	460b      	mov	r3, r1
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	440b      	add	r3, r1
 8001318:	fbb0 f3f3 	udiv	r3, r0, r3
 800131c:	3301      	adds	r3, #1
 800131e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001326:	e00f      	b.n	8001348 <HAL_I2C_Init+0x1dc>
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	1e58      	subs	r0, r3, #1
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6859      	ldr	r1, [r3, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	440b      	add	r3, r1
 8001336:	0099      	lsls	r1, r3, #2
 8001338:	440b      	add	r3, r1
 800133a:	fbb0 f3f3 	udiv	r3, r0, r3
 800133e:	3301      	adds	r3, #1
 8001340:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001344:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001348:	6879      	ldr	r1, [r7, #4]
 800134a:	6809      	ldr	r1, [r1, #0]
 800134c:	4313      	orrs	r3, r2
 800134e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	69da      	ldr	r2, [r3, #28]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a1b      	ldr	r3, [r3, #32]
 8001362:	431a      	orrs	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	430a      	orrs	r2, r1
 800136a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001376:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6911      	ldr	r1, [r2, #16]
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	68d2      	ldr	r2, [r2, #12]
 8001382:	4311      	orrs	r1, r2
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	430b      	orrs	r3, r1
 800138a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695a      	ldr	r2, [r3, #20]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	430a      	orrs	r2, r1
 80013a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f042 0201 	orr.w	r2, r2, #1
 80013b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2220      	movs	r2, #32
 80013c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	000186a0 	.word	0x000186a0
 80013e4:	001e847f 	.word	0x001e847f
 80013e8:	003d08ff 	.word	0x003d08ff
 80013ec:	431bde83 	.word	0x431bde83
 80013f0:	10624dd3 	.word	0x10624dd3

080013f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e31d      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001406:	4b94      	ldr	r3, [pc, #592]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	f003 030c 	and.w	r3, r3, #12
 800140e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001410:	4b91      	ldr	r3, [pc, #580]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001418:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d07b      	beq.n	800151e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b08      	cmp	r3, #8
 800142a:	d006      	beq.n	800143a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	2b0c      	cmp	r3, #12
 8001430:	d10f      	bne.n	8001452 <HAL_RCC_OscConfig+0x5e>
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001438:	d10b      	bne.n	8001452 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800143a:	4b87      	ldr	r3, [pc, #540]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d06a      	beq.n	800151c <HAL_RCC_OscConfig+0x128>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d166      	bne.n	800151c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e2f7      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d106      	bne.n	8001468 <HAL_RCC_OscConfig+0x74>
 800145a:	4b7f      	ldr	r3, [pc, #508]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a7e      	ldr	r2, [pc, #504]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e02d      	b.n	80014c4 <HAL_RCC_OscConfig+0xd0>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d10c      	bne.n	800148a <HAL_RCC_OscConfig+0x96>
 8001470:	4b79      	ldr	r3, [pc, #484]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a78      	ldr	r2, [pc, #480]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001476:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800147a:	6013      	str	r3, [r2, #0]
 800147c:	4b76      	ldr	r3, [pc, #472]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a75      	ldr	r2, [pc, #468]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001482:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001486:	6013      	str	r3, [r2, #0]
 8001488:	e01c      	b.n	80014c4 <HAL_RCC_OscConfig+0xd0>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b05      	cmp	r3, #5
 8001490:	d10c      	bne.n	80014ac <HAL_RCC_OscConfig+0xb8>
 8001492:	4b71      	ldr	r3, [pc, #452]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a70      	ldr	r2, [pc, #448]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	4b6e      	ldr	r3, [pc, #440]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a6d      	ldr	r2, [pc, #436]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	e00b      	b.n	80014c4 <HAL_RCC_OscConfig+0xd0>
 80014ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a69      	ldr	r2, [pc, #420]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	4b67      	ldr	r3, [pc, #412]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a66      	ldr	r2, [pc, #408]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d013      	beq.n	80014f4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb96 	bl	8000bfc <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014d4:	f7ff fb92 	bl	8000bfc <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b64      	cmp	r3, #100	@ 0x64
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e2ad      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014e6:	4b5c      	ldr	r3, [pc, #368]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d0f0      	beq.n	80014d4 <HAL_RCC_OscConfig+0xe0>
 80014f2:	e014      	b.n	800151e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f4:	f7ff fb82 	bl	8000bfc <HAL_GetTick>
 80014f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014fc:	f7ff fb7e 	bl	8000bfc <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b64      	cmp	r3, #100	@ 0x64
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e299      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800150e:	4b52      	ldr	r3, [pc, #328]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0x108>
 800151a:	e000      	b.n	800151e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d05a      	beq.n	80015e0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	2b04      	cmp	r3, #4
 800152e:	d005      	beq.n	800153c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	2b0c      	cmp	r3, #12
 8001534:	d119      	bne.n	800156a <HAL_RCC_OscConfig+0x176>
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d116      	bne.n	800156a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800153c:	4b46      	ldr	r3, [pc, #280]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <HAL_RCC_OscConfig+0x160>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d001      	beq.n	8001554 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e276      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001554:	4b40      	ldr	r3, [pc, #256]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	021b      	lsls	r3, r3, #8
 8001562:	493d      	ldr	r1, [pc, #244]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001564:	4313      	orrs	r3, r2
 8001566:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001568:	e03a      	b.n	80015e0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d020      	beq.n	80015b4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001572:	4b3a      	ldr	r3, [pc, #232]	@ (800165c <HAL_RCC_OscConfig+0x268>)
 8001574:	2201      	movs	r2, #1
 8001576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7ff fb40 	bl	8000bfc <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001580:	f7ff fb3c 	bl	8000bfc <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e257      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001592:	4b31      	ldr	r3, [pc, #196]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800159e:	4b2e      	ldr	r3, [pc, #184]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	492a      	ldr	r1, [pc, #168]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80015ae:	4313      	orrs	r3, r2
 80015b0:	604b      	str	r3, [r1, #4]
 80015b2:	e015      	b.n	80015e0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015b4:	4b29      	ldr	r3, [pc, #164]	@ (800165c <HAL_RCC_OscConfig+0x268>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ba:	f7ff fb1f 	bl	8000bfc <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80015c0:	e008      	b.n	80015d4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c2:	f7ff fb1b 	bl	8000bfc <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d901      	bls.n	80015d4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e236      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80015d4:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1f0      	bne.n	80015c2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0310 	and.w	r3, r3, #16
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f000 80b8 	beq.w	800175e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d170      	bne.n	80016d6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015f4:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d005      	beq.n	800160c <HAL_RCC_OscConfig+0x218>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e21a      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6a1a      	ldr	r2, [r3, #32]
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001618:	429a      	cmp	r2, r3
 800161a:	d921      	bls.n	8001660 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	4618      	mov	r0, r3
 8001622:	f000 fc7d 	bl	8001f20 <RCC_SetFlashLatencyFromMSIRange>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e208      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4906      	ldr	r1, [pc, #24]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 800163e:	4313      	orrs	r3, r2
 8001640:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001642:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	061b      	lsls	r3, r3, #24
 8001650:	4901      	ldr	r1, [pc, #4]	@ (8001658 <HAL_RCC_OscConfig+0x264>)
 8001652:	4313      	orrs	r3, r2
 8001654:	604b      	str	r3, [r1, #4]
 8001656:	e020      	b.n	800169a <HAL_RCC_OscConfig+0x2a6>
 8001658:	40023800 	.word	0x40023800
 800165c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001660:	4b99      	ldr	r3, [pc, #612]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	4996      	ldr	r1, [pc, #600]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800166e:	4313      	orrs	r3, r2
 8001670:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001672:	4b95      	ldr	r3, [pc, #596]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	061b      	lsls	r3, r3, #24
 8001680:	4991      	ldr	r1, [pc, #580]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001682:	4313      	orrs	r3, r2
 8001684:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	4618      	mov	r0, r3
 800168c:	f000 fc48 	bl	8001f20 <RCC_SetFlashLatencyFromMSIRange>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e1d3      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6a1b      	ldr	r3, [r3, #32]
 800169e:	0b5b      	lsrs	r3, r3, #13
 80016a0:	3301      	adds	r3, #1
 80016a2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016aa:	4a87      	ldr	r2, [pc, #540]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80016ac:	6892      	ldr	r2, [r2, #8]
 80016ae:	0912      	lsrs	r2, r2, #4
 80016b0:	f002 020f 	and.w	r2, r2, #15
 80016b4:	4985      	ldr	r1, [pc, #532]	@ (80018cc <HAL_RCC_OscConfig+0x4d8>)
 80016b6:	5c8a      	ldrb	r2, [r1, r2]
 80016b8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016ba:	4a85      	ldr	r2, [pc, #532]	@ (80018d0 <HAL_RCC_OscConfig+0x4dc>)
 80016bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016be:	4b85      	ldr	r3, [pc, #532]	@ (80018d4 <HAL_RCC_OscConfig+0x4e0>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fa4e 	bl	8000b64 <HAL_InitTick>
 80016c8:	4603      	mov	r3, r0
 80016ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d045      	beq.n	800175e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
 80016d4:	e1b5      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d029      	beq.n	8001732 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016de:	4b7e      	ldr	r3, [pc, #504]	@ (80018d8 <HAL_RCC_OscConfig+0x4e4>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016e4:	f7ff fa8a 	bl	8000bfc <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016ec:	f7ff fa86 	bl	8000bfc <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e1a1      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016fe:	4b72      	ldr	r3, [pc, #456]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800170a:	4b6f      	ldr	r3, [pc, #444]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	496c      	ldr	r1, [pc, #432]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800171c:	4b6a      	ldr	r3, [pc, #424]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	061b      	lsls	r3, r3, #24
 800172a:	4967      	ldr	r1, [pc, #412]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
 8001730:	e015      	b.n	800175e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001732:	4b69      	ldr	r3, [pc, #420]	@ (80018d8 <HAL_RCC_OscConfig+0x4e4>)
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001738:	f7ff fa60 	bl	8000bfc <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001740:	f7ff fa5c 	bl	8000bfc <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e177      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001752:	4b5d      	ldr	r3, [pc, #372]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800175a:	2b00      	cmp	r3, #0
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0308 	and.w	r3, r3, #8
 8001766:	2b00      	cmp	r3, #0
 8001768:	d030      	beq.n	80017cc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d016      	beq.n	80017a0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001772:	4b5a      	ldr	r3, [pc, #360]	@ (80018dc <HAL_RCC_OscConfig+0x4e8>)
 8001774:	2201      	movs	r2, #1
 8001776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff fa40 	bl	8000bfc <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001780:	f7ff fa3c 	bl	8000bfc <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e157      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001792:	4b4d      	ldr	r3, [pc, #308]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f0      	beq.n	8001780 <HAL_RCC_OscConfig+0x38c>
 800179e:	e015      	b.n	80017cc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017a0:	4b4e      	ldr	r3, [pc, #312]	@ (80018dc <HAL_RCC_OscConfig+0x4e8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a6:	f7ff fa29 	bl	8000bfc <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ae:	f7ff fa25 	bl	8000bfc <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e140      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017c0:	4b41      	ldr	r3, [pc, #260]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80017c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d1f0      	bne.n	80017ae <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	f000 80b5 	beq.w	8001944 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017de:	4b3a      	ldr	r3, [pc, #232]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80017e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d10d      	bne.n	8001806 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ea:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80017ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ee:	4a36      	ldr	r2, [pc, #216]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017f4:	6253      	str	r3, [r2, #36]	@ 0x24
 80017f6:	4b34      	ldr	r3, [pc, #208]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80017f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001802:	2301      	movs	r3, #1
 8001804:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001806:	4b36      	ldr	r3, [pc, #216]	@ (80018e0 <HAL_RCC_OscConfig+0x4ec>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800180e:	2b00      	cmp	r3, #0
 8001810:	d118      	bne.n	8001844 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001812:	4b33      	ldr	r3, [pc, #204]	@ (80018e0 <HAL_RCC_OscConfig+0x4ec>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a32      	ldr	r2, [pc, #200]	@ (80018e0 <HAL_RCC_OscConfig+0x4ec>)
 8001818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800181c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800181e:	f7ff f9ed 	bl	8000bfc <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001826:	f7ff f9e9 	bl	8000bfc <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b64      	cmp	r3, #100	@ 0x64
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e104      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001838:	4b29      	ldr	r3, [pc, #164]	@ (80018e0 <HAL_RCC_OscConfig+0x4ec>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0f0      	beq.n	8001826 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d106      	bne.n	800185a <HAL_RCC_OscConfig+0x466>
 800184c:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800184e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001850:	4a1d      	ldr	r2, [pc, #116]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001856:	6353      	str	r3, [r2, #52]	@ 0x34
 8001858:	e02d      	b.n	80018b6 <HAL_RCC_OscConfig+0x4c2>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10c      	bne.n	800187c <HAL_RCC_OscConfig+0x488>
 8001862:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001866:	4a18      	ldr	r2, [pc, #96]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001868:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800186c:	6353      	str	r3, [r2, #52]	@ 0x34
 800186e:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001872:	4a15      	ldr	r2, [pc, #84]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001874:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001878:	6353      	str	r3, [r2, #52]	@ 0x34
 800187a:	e01c      	b.n	80018b6 <HAL_RCC_OscConfig+0x4c2>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	2b05      	cmp	r3, #5
 8001882:	d10c      	bne.n	800189e <HAL_RCC_OscConfig+0x4aa>
 8001884:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001888:	4a0f      	ldr	r2, [pc, #60]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 800188a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800188e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001890:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	4a0c      	ldr	r2, [pc, #48]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 8001896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800189a:	6353      	str	r3, [r2, #52]	@ 0x34
 800189c:	e00b      	b.n	80018b6 <HAL_RCC_OscConfig+0x4c2>
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80018a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018a2:	4a09      	ldr	r2, [pc, #36]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80018a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018a8:	6353      	str	r3, [r2, #52]	@ 0x34
 80018aa:	4b07      	ldr	r3, [pc, #28]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80018ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018ae:	4a06      	ldr	r2, [pc, #24]	@ (80018c8 <HAL_RCC_OscConfig+0x4d4>)
 80018b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80018b4:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d024      	beq.n	8001908 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018be:	f7ff f99d 	bl	8000bfc <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018c4:	e019      	b.n	80018fa <HAL_RCC_OscConfig+0x506>
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	080043f8 	.word	0x080043f8
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004
 80018d8:	42470020 	.word	0x42470020
 80018dc:	42470680 	.word	0x42470680
 80018e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e4:	f7ff f98a 	bl	8000bfc <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e0a3      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018fa:	4b54      	ldr	r3, [pc, #336]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 80018fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0ee      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4f0>
 8001906:	e014      	b.n	8001932 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001908:	f7ff f978 	bl	8000bfc <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800190e:	e00a      	b.n	8001926 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001910:	f7ff f974 	bl	8000bfc <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e08d      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001926:	4b49      	ldr	r3, [pc, #292]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 8001928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1ee      	bne.n	8001910 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001932:	7ffb      	ldrb	r3, [r7, #31]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d105      	bne.n	8001944 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001938:	4b44      	ldr	r3, [pc, #272]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 800193a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193c:	4a43      	ldr	r2, [pc, #268]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 800193e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001942:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001948:	2b00      	cmp	r3, #0
 800194a:	d079      	beq.n	8001a40 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800194c:	69bb      	ldr	r3, [r7, #24]
 800194e:	2b0c      	cmp	r3, #12
 8001950:	d056      	beq.n	8001a00 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001956:	2b02      	cmp	r3, #2
 8001958:	d13b      	bne.n	80019d2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a50 <HAL_RCC_OscConfig+0x65c>)
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff f94c 	bl	8000bfc <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001968:	f7ff f948 	bl	8000bfc <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e063      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800197a:	4b34      	ldr	r3, [pc, #208]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1f0      	bne.n	8001968 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001986:	4b31      	ldr	r3, [pc, #196]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001996:	4319      	orrs	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199c:	430b      	orrs	r3, r1
 800199e:	492b      	ldr	r1, [pc, #172]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a50 <HAL_RCC_OscConfig+0x65c>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019aa:	f7ff f927 	bl	8000bfc <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b2:	f7ff f923 	bl	8000bfc <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e03e      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019c4:	4b21      	ldr	r3, [pc, #132]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0f0      	beq.n	80019b2 <HAL_RCC_OscConfig+0x5be>
 80019d0:	e036      	b.n	8001a40 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <HAL_RCC_OscConfig+0x65c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff f910 	bl	8000bfc <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e0:	f7ff f90c 	bl	8000bfc <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e027      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019f2:	4b16      	ldr	r3, [pc, #88]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d1f0      	bne.n	80019e0 <HAL_RCC_OscConfig+0x5ec>
 80019fe:	e01f      	b.n	8001a40 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d101      	bne.n	8001a0c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e01a      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <HAL_RCC_OscConfig+0x658>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d10d      	bne.n	8001a3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d106      	bne.n	8001a3c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3720      	adds	r7, #32
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	42470060 	.word	0x42470060

08001a54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e11a      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a68:	4b8f      	ldr	r3, [pc, #572]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d919      	bls.n	8001aaa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d105      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x34>
 8001a7c:	4b8a      	ldr	r3, [pc, #552]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a89      	ldr	r2, [pc, #548]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a82:	f043 0304 	orr.w	r3, r3, #4
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b87      	ldr	r3, [pc, #540]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f023 0201 	bic.w	r2, r3, #1
 8001a90:	4985      	ldr	r1, [pc, #532]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a98:	4b83      	ldr	r3, [pc, #524]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d001      	beq.n	8001aaa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0f9      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d008      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ab6:	4b7d      	ldr	r3, [pc, #500]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	497a      	ldr	r1, [pc, #488]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 808e 	beq.w	8001bf2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ade:	4b73      	ldr	r3, [pc, #460]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d121      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e0d7      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d107      	bne.n	8001b06 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001af6:	4b6d      	ldr	r3, [pc, #436]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d115      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e0cb      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b0e:	4b67      	ldr	r3, [pc, #412]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e0bf      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b1e:	4b63      	ldr	r3, [pc, #396]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e0b7      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b2e:	4b5f      	ldr	r3, [pc, #380]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 0203 	bic.w	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	495c      	ldr	r1, [pc, #368]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b40:	f7ff f85c 	bl	8000bfc <HAL_GetTick>
 8001b44:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d112      	bne.n	8001b74 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b4e:	e00a      	b.n	8001b66 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b50:	f7ff f854 	bl	8000bfc <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e09b      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b66:	4b51      	ldr	r3, [pc, #324]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d1ee      	bne.n	8001b50 <HAL_RCC_ClockConfig+0xfc>
 8001b72:	e03e      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d112      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b7c:	e00a      	b.n	8001b94 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7e:	f7ff f83d 	bl	8000bfc <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e084      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b94:	4b45      	ldr	r3, [pc, #276]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	2b0c      	cmp	r3, #12
 8001b9e:	d1ee      	bne.n	8001b7e <HAL_RCC_ClockConfig+0x12a>
 8001ba0:	e027      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d11d      	bne.n	8001be6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bac:	f7ff f826 	bl	8000bfc <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e06d      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bc2:	4b3a      	ldr	r3, [pc, #232]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f003 030c 	and.w	r3, r3, #12
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d1ee      	bne.n	8001bac <HAL_RCC_ClockConfig+0x158>
 8001bce:	e010      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd0:	f7ff f814 	bl	8000bfc <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e05b      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001be6:	4b31      	ldr	r3, [pc, #196]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 030c 	and.w	r3, r3, #12
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d1ee      	bne.n	8001bd0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d219      	bcs.n	8001c34 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d105      	bne.n	8001c12 <HAL_RCC_ClockConfig+0x1be>
 8001c06:	4b28      	ldr	r3, [pc, #160]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a27      	ldr	r2, [pc, #156]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001c0c:	f043 0304 	orr.w	r3, r3, #4
 8001c10:	6013      	str	r3, [r2, #0]
 8001c12:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 0201 	bic.w	r2, r3, #1
 8001c1a:	4923      	ldr	r1, [pc, #140]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <HAL_RCC_ClockConfig+0x254>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e034      	b.n	8001c9e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d008      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c40:	4b1a      	ldr	r3, [pc, #104]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	4917      	ldr	r1, [pc, #92]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0308 	and.w	r3, r3, #8
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d009      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c5e:	4b13      	ldr	r3, [pc, #76]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	490f      	ldr	r1, [pc, #60]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c72:	f000 f823 	bl	8001cbc <HAL_RCC_GetSysClockFreq>
 8001c76:	4602      	mov	r2, r0
 8001c78:	4b0c      	ldr	r3, [pc, #48]	@ (8001cac <HAL_RCC_ClockConfig+0x258>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	091b      	lsrs	r3, r3, #4
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	490b      	ldr	r1, [pc, #44]	@ (8001cb0 <HAL_RCC_ClockConfig+0x25c>)
 8001c84:	5ccb      	ldrb	r3, [r1, r3]
 8001c86:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb4 <HAL_RCC_ClockConfig+0x260>)
 8001c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb8 <HAL_RCC_ClockConfig+0x264>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe ff66 	bl	8000b64 <HAL_InitTick>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c9c:	7afb      	ldrb	r3, [r7, #11]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40023c00 	.word	0x40023c00
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	080043f8 	.word	0x080043f8
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	20000004 	.word	0x20000004

08001cbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cc0:	b092      	sub	sp, #72	@ 0x48
 8001cc2:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001cc4:	4b79      	ldr	r3, [pc, #484]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x34>
 8001cd4:	2b0c      	cmp	r3, #12
 8001cd6:	f200 80d5 	bhi.w	8001e84 <HAL_RCC_GetSysClockFreq+0x1c8>
 8001cda:	2b04      	cmp	r3, #4
 8001cdc:	d002      	beq.n	8001ce4 <HAL_RCC_GetSysClockFreq+0x28>
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d003      	beq.n	8001cea <HAL_RCC_GetSysClockFreq+0x2e>
 8001ce2:	e0cf      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ce4:	4b72      	ldr	r3, [pc, #456]	@ (8001eb0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001ce6:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001ce8:	e0da      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cea:	4b72      	ldr	r3, [pc, #456]	@ (8001eb4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001cec:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001cee:	e0d7      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cf2:	0c9b      	lsrs	r3, r3, #18
 8001cf4:	f003 020f 	and.w	r2, r3, #15
 8001cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8001eb8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001cfa:	5c9b      	ldrb	r3, [r3, r2]
 8001cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d00:	0d9b      	lsrs	r3, r3, #22
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	3301      	adds	r3, #1
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d0a:	4b68      	ldr	r3, [pc, #416]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d05d      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d18:	2200      	movs	r2, #0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4604      	mov	r4, r0
 8001d20:	460d      	mov	r5, r1
 8001d22:	4622      	mov	r2, r4
 8001d24:	462b      	mov	r3, r5
 8001d26:	f04f 0000 	mov.w	r0, #0
 8001d2a:	f04f 0100 	mov.w	r1, #0
 8001d2e:	0159      	lsls	r1, r3, #5
 8001d30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d34:	0150      	lsls	r0, r2, #5
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	4621      	mov	r1, r4
 8001d3c:	1a51      	subs	r1, r2, r1
 8001d3e:	6139      	str	r1, [r7, #16]
 8001d40:	4629      	mov	r1, r5
 8001d42:	eb63 0301 	sbc.w	r3, r3, r1
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d54:	4659      	mov	r1, fp
 8001d56:	018b      	lsls	r3, r1, #6
 8001d58:	4651      	mov	r1, sl
 8001d5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d5e:	4651      	mov	r1, sl
 8001d60:	018a      	lsls	r2, r1, #6
 8001d62:	46d4      	mov	ip, sl
 8001d64:	ebb2 080c 	subs.w	r8, r2, ip
 8001d68:	4659      	mov	r1, fp
 8001d6a:	eb63 0901 	sbc.w	r9, r3, r1
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d82:	4690      	mov	r8, r2
 8001d84:	4699      	mov	r9, r3
 8001d86:	4623      	mov	r3, r4
 8001d88:	eb18 0303 	adds.w	r3, r8, r3
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	462b      	mov	r3, r5
 8001d90:	eb49 0303 	adc.w	r3, r9, r3
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	f04f 0200 	mov.w	r2, #0
 8001d9a:	f04f 0300 	mov.w	r3, #0
 8001d9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001da2:	4629      	mov	r1, r5
 8001da4:	024b      	lsls	r3, r1, #9
 8001da6:	4620      	mov	r0, r4
 8001da8:	4629      	mov	r1, r5
 8001daa:	4604      	mov	r4, r0
 8001dac:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001db0:	4601      	mov	r1, r0
 8001db2:	024a      	lsls	r2, r1, #9
 8001db4:	4610      	mov	r0, r2
 8001db6:	4619      	mov	r1, r3
 8001db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dba:	2200      	movs	r2, #0
 8001dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001dc4:	f7fe f9da 	bl	800017c <__aeabi_uldivmod>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	460b      	mov	r3, r1
 8001dcc:	4613      	mov	r3, r2
 8001dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dd0:	e055      	b.n	8001e7e <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	623b      	str	r3, [r7, #32]
 8001dd8:	627a      	str	r2, [r7, #36]	@ 0x24
 8001dda:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001dde:	4642      	mov	r2, r8
 8001de0:	464b      	mov	r3, r9
 8001de2:	f04f 0000 	mov.w	r0, #0
 8001de6:	f04f 0100 	mov.w	r1, #0
 8001dea:	0159      	lsls	r1, r3, #5
 8001dec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001df0:	0150      	lsls	r0, r2, #5
 8001df2:	4602      	mov	r2, r0
 8001df4:	460b      	mov	r3, r1
 8001df6:	46c4      	mov	ip, r8
 8001df8:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001dfc:	4640      	mov	r0, r8
 8001dfe:	4649      	mov	r1, r9
 8001e00:	468c      	mov	ip, r1
 8001e02:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	f04f 0300 	mov.w	r3, #0
 8001e0e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e12:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e16:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e1a:	ebb2 040a 	subs.w	r4, r2, sl
 8001e1e:	eb63 050b 	sbc.w	r5, r3, fp
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	00eb      	lsls	r3, r5, #3
 8001e2c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e30:	00e2      	lsls	r2, r4, #3
 8001e32:	4614      	mov	r4, r2
 8001e34:	461d      	mov	r5, r3
 8001e36:	4603      	mov	r3, r0
 8001e38:	18e3      	adds	r3, r4, r3
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	eb45 0303 	adc.w	r3, r5, r3
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	f04f 0300 	mov.w	r3, #0
 8001e4c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e50:	4629      	mov	r1, r5
 8001e52:	028b      	lsls	r3, r1, #10
 8001e54:	4620      	mov	r0, r4
 8001e56:	4629      	mov	r1, r5
 8001e58:	4604      	mov	r4, r0
 8001e5a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001e5e:	4601      	mov	r1, r0
 8001e60:	028a      	lsls	r2, r1, #10
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
 8001e66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e68:	2200      	movs	r2, #0
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	61fa      	str	r2, [r7, #28]
 8001e6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e72:	f7fe f983 	bl	800017c <__aeabi_uldivmod>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8001e7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e80:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001e82:	e00d      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e84:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	0b5b      	lsrs	r3, r3, #13
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e92:	3301      	adds	r3, #1
 8001e94:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001e9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3748      	adds	r7, #72	@ 0x48
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	00f42400 	.word	0x00f42400
 8001eb4:	007a1200 	.word	0x007a1200
 8001eb8:	080043ec 	.word	0x080043ec

08001ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ec0:	4b02      	ldr	r3, [pc, #8]	@ (8001ecc <HAL_RCC_GetHCLKFreq+0x10>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr
 8001ecc:	20000000 	.word	0x20000000

08001ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ed4:	f7ff fff2 	bl	8001ebc <HAL_RCC_GetHCLKFreq>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	0a1b      	lsrs	r3, r3, #8
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	4903      	ldr	r1, [pc, #12]	@ (8001ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ee6:	5ccb      	ldrb	r3, [r1, r3]
 8001ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	08004408 	.word	0x08004408

08001ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001efc:	f7ff ffde 	bl	8001ebc <HAL_RCC_GetHCLKFreq>
 8001f00:	4602      	mov	r2, r0
 8001f02:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	0adb      	lsrs	r3, r3, #11
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	4903      	ldr	r1, [pc, #12]	@ (8001f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f0e:	5ccb      	ldrb	r3, [r1, r3]
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	08004408 	.word	0x08004408

08001f20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f28:	2300      	movs	r3, #0
 8001f2a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001f2c:	4b29      	ldr	r3, [pc, #164]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d12c      	bne.n	8001f92 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f38:	4b26      	ldr	r3, [pc, #152]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001f44:	4b24      	ldr	r3, [pc, #144]	@ (8001fd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e016      	b.n	8001f7e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f50:	4b20      	ldr	r3, [pc, #128]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f54:	4a1f      	ldr	r2, [pc, #124]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	6253      	str	r3, [r2, #36]	@ 0x24
 8001f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001f68:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001f70:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f76:	4a17      	ldr	r2, [pc, #92]	@ (8001fd4 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f7c:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001f84:	d105      	bne.n	8001f92 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001f8c:	d101      	bne.n	8001f92 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001f8e:	2301      	movs	r3, #1
 8001f90:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d105      	bne.n	8001fa4 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001f98:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f9e:	f043 0304 	orr.w	r3, r3, #4
 8001fa2:	6013      	str	r3, [r2, #0]
 8001fa4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f023 0201 	bic.w	r2, r3, #1
 8001fac:	490b      	ldr	r1, [pc, #44]	@ (8001fdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001fb4:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d001      	beq.n	8001fc6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	371c      	adds	r7, #28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40007000 	.word	0x40007000
 8001fdc:	40023c00 	.word	0x40023c00

08001fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e07b      	b.n	80020ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d108      	bne.n	800200c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002002:	d009      	beq.n	8002018 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
 800200a:	e005      	b.n	8002018 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b00      	cmp	r3, #0
 8002028:	d106      	bne.n	8002038 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7fe fc9e 	bl	8000974 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2202      	movs	r2, #2
 800203c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800204e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002088:	431a      	orrs	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800209c:	ea42 0103 	orr.w	r1, r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	0c1b      	lsrs	r3, r3, #16
 80020b6:	f003 0104 	and.w	r1, r3, #4
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	f003 0210 	and.w	r2, r3, #16
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	69da      	ldr	r2, [r3, #28]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b088      	sub	sp, #32
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	603b      	str	r3, [r7, #0]
 80020fe:	4613      	mov	r3, r2
 8002100:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002102:	f7fe fd7b 	bl	8000bfc <HAL_GetTick>
 8002106:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b01      	cmp	r3, #1
 8002116:	d001      	beq.n	800211c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002118:	2302      	movs	r3, #2
 800211a:	e12a      	b.n	8002372 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <HAL_SPI_Transmit+0x36>
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d101      	bne.n	800212c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e122      	b.n	8002372 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002132:	2b01      	cmp	r3, #1
 8002134:	d101      	bne.n	800213a <HAL_SPI_Transmit+0x48>
 8002136:	2302      	movs	r3, #2
 8002138:	e11b      	b.n	8002372 <HAL_SPI_Transmit+0x280>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2201      	movs	r2, #1
 800213e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2203      	movs	r2, #3
 8002146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	88fa      	ldrh	r2, [r7, #6]
 800215a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	88fa      	ldrh	r2, [r7, #6]
 8002160:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2200      	movs	r2, #0
 8002172:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002188:	d10f      	bne.n	80021aa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002198:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80021a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b4:	2b40      	cmp	r3, #64	@ 0x40
 80021b6:	d007      	beq.n	80021c8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021d0:	d152      	bne.n	8002278 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d002      	beq.n	80021e0 <HAL_SPI_Transmit+0xee>
 80021da:	8b7b      	ldrh	r3, [r7, #26]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d145      	bne.n	800226c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e4:	881a      	ldrh	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f0:	1c9a      	adds	r2, r3, #2
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b29a      	uxth	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002204:	e032      	b.n	800226c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b02      	cmp	r3, #2
 8002212:	d112      	bne.n	800223a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002218:	881a      	ldrh	r2, [r3, #0]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002224:	1c9a      	adds	r2, r3, #2
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800222e:	b29b      	uxth	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002238:	e018      	b.n	800226c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800223a:	f7fe fcdf 	bl	8000bfc <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d803      	bhi.n	8002252 <HAL_SPI_Transmit+0x160>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002250:	d102      	bne.n	8002258 <HAL_SPI_Transmit+0x166>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d109      	bne.n	800226c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e082      	b.n	8002372 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1c7      	bne.n	8002206 <HAL_SPI_Transmit+0x114>
 8002276:	e053      	b.n	8002320 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <HAL_SPI_Transmit+0x194>
 8002280:	8b7b      	ldrh	r3, [r7, #26]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d147      	bne.n	8002316 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	330c      	adds	r3, #12
 8002290:	7812      	ldrb	r2, [r2, #0]
 8002292:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	3b01      	subs	r3, #1
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80022ac:	e033      	b.n	8002316 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d113      	bne.n	80022e4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	330c      	adds	r3, #12
 80022c6:	7812      	ldrb	r2, [r2, #0]
 80022c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	1c5a      	adds	r2, r3, #1
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3b01      	subs	r3, #1
 80022dc:	b29a      	uxth	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80022e2:	e018      	b.n	8002316 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80022e4:	f7fe fc8a 	bl	8000bfc <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d803      	bhi.n	80022fc <HAL_SPI_Transmit+0x20a>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022fa:	d102      	bne.n	8002302 <HAL_SPI_Transmit+0x210>
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e02d      	b.n	8002372 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800231a:	b29b      	uxth	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1c6      	bne.n	80022ae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002320:	69fa      	ldr	r2, [r7, #28]
 8002322:	6839      	ldr	r1, [r7, #0]
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f000 f8b1 	bl	800248c <SPI_EndRxTxTransaction>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2220      	movs	r2, #32
 8002334:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10a      	bne.n	8002354 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002370:	2300      	movs	r3, #0
  }
}
 8002372:	4618      	mov	r0, r3
 8002374:	3720      	adds	r7, #32
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
	...

0800237c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800238c:	f7fe fc36 	bl	8000bfc <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	4413      	add	r3, r2
 800239a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800239c:	f7fe fc2e 	bl	8000bfc <HAL_GetTick>
 80023a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023a2:	4b39      	ldr	r3, [pc, #228]	@ (8002488 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	015b      	lsls	r3, r3, #5
 80023a8:	0d1b      	lsrs	r3, r3, #20
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	fb02 f303 	mul.w	r3, r2, r3
 80023b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023b2:	e054      	b.n	800245e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023ba:	d050      	beq.n	800245e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023bc:	f7fe fc1e 	bl	8000bfc <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d902      	bls.n	80023d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d13d      	bne.n	800244e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80023e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023ea:	d111      	bne.n	8002410 <SPI_WaitFlagStateUntilTimeout+0x94>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023f4:	d004      	beq.n	8002400 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023fe:	d107      	bne.n	8002410 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800240e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002418:	d10f      	bne.n	800243a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002438:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e017      	b.n	800247e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002454:	2300      	movs	r3, #0
 8002456:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	3b01      	subs	r3, #1
 800245c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	4013      	ands	r3, r2
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	429a      	cmp	r2, r3
 800246c:	bf0c      	ite	eq
 800246e:	2301      	moveq	r3, #1
 8002470:	2300      	movne	r3, #0
 8002472:	b2db      	uxtb	r3, r3
 8002474:	461a      	mov	r2, r3
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	429a      	cmp	r2, r3
 800247a:	d19b      	bne.n	80023b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3720      	adds	r7, #32
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000000 	.word	0x20000000

0800248c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2201      	movs	r2, #1
 80024a0:	2102      	movs	r1, #2
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f7ff ff6a 	bl	800237c <SPI_WaitFlagStateUntilTimeout>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d007      	beq.n	80024be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b2:	f043 0220 	orr.w	r2, r3, #32
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e032      	b.n	8002524 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80024be:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <SPI_EndRxTxTransaction+0xa0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1b      	ldr	r2, [pc, #108]	@ (8002530 <SPI_EndRxTxTransaction+0xa4>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	0d5b      	lsrs	r3, r3, #21
 80024ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024ce:	fb02 f303 	mul.w	r3, r2, r3
 80024d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024dc:	d112      	bne.n	8002504 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2200      	movs	r2, #0
 80024e6:	2180      	movs	r1, #128	@ 0x80
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f7ff ff47 	bl	800237c <SPI_WaitFlagStateUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d016      	beq.n	8002522 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024f8:	f043 0220 	orr.w	r2, r3, #32
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e00f      	b.n	8002524 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00a      	beq.n	8002520 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3b01      	subs	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251a:	2b80      	cmp	r3, #128	@ 0x80
 800251c:	d0f2      	beq.n	8002504 <SPI_EndRxTxTransaction+0x78>
 800251e:	e000      	b.n	8002522 <SPI_EndRxTxTransaction+0x96>
        break;
 8002520:	bf00      	nop
  }

  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000000 	.word	0x20000000
 8002530:	165e9f81 	.word	0x165e9f81

08002534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e042      	b.n	80025cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fe fa4e 	bl	80009fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2224      	movs	r2, #36	@ 0x24
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f82b 	bl	80025d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800258c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	695a      	ldr	r2, [r3, #20]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800259c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	689a      	ldr	r2, [r3, #8]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	431a      	orrs	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	4313      	orrs	r3, r2
 8002608:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002614:	f023 030c 	bic.w	r3, r3, #12
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	430b      	orrs	r3, r1
 8002620:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699a      	ldr	r2, [r3, #24]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a55      	ldr	r2, [pc, #340]	@ (8002794 <UART_SetConfig+0x1c0>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d103      	bne.n	800264a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002642:	f7ff fc59 	bl	8001ef8 <HAL_RCC_GetPCLK2Freq>
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	e002      	b.n	8002650 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800264a:	f7ff fc41 	bl	8001ed0 <HAL_RCC_GetPCLK1Freq>
 800264e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002658:	d14c      	bne.n	80026f4 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4613      	mov	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	4413      	add	r3, r2
 8002662:	009a      	lsls	r2, r3, #2
 8002664:	441a      	add	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002670:	4a49      	ldr	r2, [pc, #292]	@ (8002798 <UART_SetConfig+0x1c4>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	0119      	lsls	r1, r3, #4
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	4613      	mov	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	009a      	lsls	r2, r3, #2
 8002684:	441a      	add	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002690:	4b41      	ldr	r3, [pc, #260]	@ (8002798 <UART_SetConfig+0x1c4>)
 8002692:	fba3 0302 	umull	r0, r3, r3, r2
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	2064      	movs	r0, #100	@ 0x64
 800269a:	fb00 f303 	mul.w	r3, r0, r3
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	3332      	adds	r3, #50	@ 0x32
 80026a4:	4a3c      	ldr	r2, [pc, #240]	@ (8002798 <UART_SetConfig+0x1c4>)
 80026a6:	fba2 2303 	umull	r2, r3, r2, r3
 80026aa:	095b      	lsrs	r3, r3, #5
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026b2:	4419      	add	r1, r3
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	009a      	lsls	r2, r3, #2
 80026be:	441a      	add	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ca:	4b33      	ldr	r3, [pc, #204]	@ (8002798 <UART_SetConfig+0x1c4>)
 80026cc:	fba3 0302 	umull	r0, r3, r3, r2
 80026d0:	095b      	lsrs	r3, r3, #5
 80026d2:	2064      	movs	r0, #100	@ 0x64
 80026d4:	fb00 f303 	mul.w	r3, r0, r3
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	3332      	adds	r3, #50	@ 0x32
 80026de:	4a2e      	ldr	r2, [pc, #184]	@ (8002798 <UART_SetConfig+0x1c4>)
 80026e0:	fba2 2303 	umull	r2, r3, r2, r3
 80026e4:	095b      	lsrs	r3, r3, #5
 80026e6:	f003 0207 	and.w	r2, r3, #7
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	440a      	add	r2, r1
 80026f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026f2:	e04a      	b.n	800278a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026f4:	68fa      	ldr	r2, [r7, #12]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	009a      	lsls	r2, r3, #2
 80026fe:	441a      	add	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	fbb2 f3f3 	udiv	r3, r2, r3
 800270a:	4a23      	ldr	r2, [pc, #140]	@ (8002798 <UART_SetConfig+0x1c4>)
 800270c:	fba2 2303 	umull	r2, r3, r2, r3
 8002710:	095b      	lsrs	r3, r3, #5
 8002712:	0119      	lsls	r1, r3, #4
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	009a      	lsls	r2, r3, #2
 800271e:	441a      	add	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	fbb2 f2f3 	udiv	r2, r2, r3
 800272a:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <UART_SetConfig+0x1c4>)
 800272c:	fba3 0302 	umull	r0, r3, r3, r2
 8002730:	095b      	lsrs	r3, r3, #5
 8002732:	2064      	movs	r0, #100	@ 0x64
 8002734:	fb00 f303 	mul.w	r3, r0, r3
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	3332      	adds	r3, #50	@ 0x32
 800273e:	4a16      	ldr	r2, [pc, #88]	@ (8002798 <UART_SetConfig+0x1c4>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800274a:	4419      	add	r1, r3
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	4613      	mov	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	009a      	lsls	r2, r3, #2
 8002756:	441a      	add	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002762:	4b0d      	ldr	r3, [pc, #52]	@ (8002798 <UART_SetConfig+0x1c4>)
 8002764:	fba3 0302 	umull	r0, r3, r3, r2
 8002768:	095b      	lsrs	r3, r3, #5
 800276a:	2064      	movs	r0, #100	@ 0x64
 800276c:	fb00 f303 	mul.w	r3, r0, r3
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	3332      	adds	r3, #50	@ 0x32
 8002776:	4a08      	ldr	r2, [pc, #32]	@ (8002798 <UART_SetConfig+0x1c4>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	095b      	lsrs	r3, r3, #5
 800277e:	f003 020f 	and.w	r2, r3, #15
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	440a      	add	r2, r1
 8002788:	609a      	str	r2, [r3, #8]
}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40013800 	.word	0x40013800
 8002798:	51eb851f 	.word	0x51eb851f

0800279c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80027a0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
	...

080027ac <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	4a08      	ldr	r2, [pc, #32]	@ (80027dc <disk_status+0x30>)
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	79fa      	ldrb	r2, [r7, #7]
 80027c4:	4905      	ldr	r1, [pc, #20]	@ (80027dc <disk_status+0x30>)
 80027c6:	440a      	add	r2, r1
 80027c8:	7a12      	ldrb	r2, [r2, #8]
 80027ca:	4610      	mov	r0, r2
 80027cc:	4798      	blx	r3
 80027ce:	4603      	mov	r3, r0
 80027d0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	20000148 	.word	0x20000148

080027e0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80027ea:	2300      	movs	r3, #0
 80027ec:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002828 <disk_initialize+0x48>)
 80027f2:	5cd3      	ldrb	r3, [r2, r3]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d111      	bne.n	800281c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80027f8:	79fb      	ldrb	r3, [r7, #7]
 80027fa:	4a0b      	ldr	r2, [pc, #44]	@ (8002828 <disk_initialize+0x48>)
 80027fc:	2101      	movs	r1, #1
 80027fe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	4a09      	ldr	r2, [pc, #36]	@ (8002828 <disk_initialize+0x48>)
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	79fa      	ldrb	r2, [r7, #7]
 800280e:	4906      	ldr	r1, [pc, #24]	@ (8002828 <disk_initialize+0x48>)
 8002810:	440a      	add	r2, r1
 8002812:	7a12      	ldrb	r2, [r2, #8]
 8002814:	4610      	mov	r0, r2
 8002816:	4798      	blx	r3
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800281c:	7bfb      	ldrb	r3, [r7, #15]
}
 800281e:	4618      	mov	r0, r3
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	20000148 	.word	0x20000148

0800282c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	603b      	str	r3, [r7, #0]
 8002838:	4603      	mov	r3, r0
 800283a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	4a0a      	ldr	r2, [pc, #40]	@ (8002868 <disk_read+0x3c>)
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	689c      	ldr	r4, [r3, #8]
 8002848:	7bfb      	ldrb	r3, [r7, #15]
 800284a:	4a07      	ldr	r2, [pc, #28]	@ (8002868 <disk_read+0x3c>)
 800284c:	4413      	add	r3, r2
 800284e:	7a18      	ldrb	r0, [r3, #8]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	47a0      	blx	r4
 8002858:	4603      	mov	r3, r0
 800285a:	75fb      	strb	r3, [r7, #23]
  return res;
 800285c:	7dfb      	ldrb	r3, [r7, #23]
}
 800285e:	4618      	mov	r0, r3
 8002860:	371c      	adds	r7, #28
 8002862:	46bd      	mov	sp, r7
 8002864:	bd90      	pop	{r4, r7, pc}
 8002866:	bf00      	nop
 8002868:	20000148 	.word	0x20000148

0800286c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	603b      	str	r3, [r7, #0]
 8002878:	4603      	mov	r3, r0
 800287a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	4a0a      	ldr	r2, [pc, #40]	@ (80028a8 <disk_write+0x3c>)
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	4413      	add	r3, r2
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	68dc      	ldr	r4, [r3, #12]
 8002888:	7bfb      	ldrb	r3, [r7, #15]
 800288a:	4a07      	ldr	r2, [pc, #28]	@ (80028a8 <disk_write+0x3c>)
 800288c:	4413      	add	r3, r2
 800288e:	7a18      	ldrb	r0, [r3, #8]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	47a0      	blx	r4
 8002898:	4603      	mov	r3, r0
 800289a:	75fb      	strb	r3, [r7, #23]
  return res;
 800289c:	7dfb      	ldrb	r3, [r7, #23]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}
 80028a6:	bf00      	nop
 80028a8:	20000148 	.word	0x20000148

080028ac <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3301      	adds	r3, #1
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80028bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80028c0:	021b      	lsls	r3, r3, #8
 80028c2:	b21a      	sxth	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	b21b      	sxth	r3, r3
 80028ca:	4313      	orrs	r3, r2
 80028cc:	b21b      	sxth	r3, r3
 80028ce:	81fb      	strh	r3, [r7, #14]
	return rv;
 80028d0:	89fb      	ldrh	r3, [r7, #14]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3714      	adds	r7, #20
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3303      	adds	r3, #3
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	3202      	adds	r2, #2
 80028f4:	7812      	ldrb	r2, [r2, #0]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	021b      	lsls	r3, r3, #8
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	3201      	adds	r2, #1
 8002902:	7812      	ldrb	r2, [r2, #0]
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	021b      	lsls	r3, r3, #8
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	7812      	ldrb	r2, [r2, #0]
 8002910:	4313      	orrs	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
	return rv;
 8002914:	68fb      	ldr	r3, [r7, #12]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	1c5a      	adds	r2, r3, #1
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	701a      	strb	r2, [r3, #0]
 8002938:	887b      	ldrh	r3, [r7, #2]
 800293a:	0a1b      	lsrs	r3, r3, #8
 800293c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	701a      	strb	r2, [r3, #0]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	607a      	str	r2, [r7, #4]
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	701a      	strb	r2, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	b2d2      	uxtb	r2, r2
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	0a1b      	lsrs	r3, r3, #8
 8002992:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	b2d2      	uxtb	r2, r2
 800299e:	701a      	strb	r2, [r3, #0]
}
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80029aa:	b480      	push	{r7}
 80029ac:	b087      	sub	sp, #28
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	60f8      	str	r0, [r7, #12]
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00d      	beq.n	80029e0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	1c53      	adds	r3, r2, #1
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	1c59      	adds	r1, r3, #1
 80029ce:	6179      	str	r1, [r7, #20]
 80029d0:	7812      	ldrb	r2, [r2, #0]
 80029d2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f1      	bne.n	80029c4 <mem_cpy+0x1a>
	}
}
 80029e0:	bf00      	nop
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr

080029ea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80029ea:	b480      	push	{r7}
 80029ec:	b087      	sub	sp, #28
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	1c5a      	adds	r2, r3, #1
 80029fe:	617a      	str	r2, [r7, #20]
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	b2d2      	uxtb	r2, r2
 8002a04:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	607b      	str	r3, [r7, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f3      	bne.n	80029fa <mem_set+0x10>
}
 8002a12:	bf00      	nop
 8002a14:	bf00      	nop
 8002a16:	371c      	adds	r7, #28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc80      	pop	{r7}
 8002a1c:	4770      	bx	lr

08002a1e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8002a1e:	b480      	push	{r7}
 8002a20:	b089      	sub	sp, #36	@ 0x24
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	60f8      	str	r0, [r7, #12]
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	61fb      	str	r3, [r7, #28]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	61fa      	str	r2, [r7, #28]
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	61ba      	str	r2, [r7, #24]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	1acb      	subs	r3, r1, r3
 8002a4a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	607b      	str	r3, [r7, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <mem_cmp+0x40>
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0eb      	beq.n	8002a36 <mem_cmp+0x18>

	return r;
 8002a5e:	697b      	ldr	r3, [r7, #20]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3724      	adds	r7, #36	@ 0x24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr

08002a6a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8002a74:	e002      	b.n	8002a7c <chk_chr+0x12>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	607b      	str	r3, [r7, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <chk_chr+0x26>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d1f2      	bne.n	8002a76 <chk_chr+0xc>
	return *str;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	781b      	ldrb	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
	...

08002aa0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	e029      	b.n	8002b08 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8002ab4:	4a26      	ldr	r2, [pc, #152]	@ (8002b50 <chk_lock+0xb0>)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	4413      	add	r3, r2
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d01d      	beq.n	8002afe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8002ac2:	4a23      	ldr	r2, [pc, #140]	@ (8002b50 <chk_lock+0xb0>)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	4413      	add	r3, r2
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d116      	bne.n	8002b02 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8002ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8002b50 <chk_lock+0xb0>)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	4413      	add	r3, r2
 8002adc:	3304      	adds	r3, #4
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d10c      	bne.n	8002b02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8002ae8:	4a19      	ldr	r2, [pc, #100]	@ (8002b50 <chk_lock+0xb0>)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	4413      	add	r3, r2
 8002af0:	3308      	adds	r3, #8
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d102      	bne.n	8002b02 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8002afc:	e007      	b.n	8002b0e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8002afe:	2301      	movs	r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d9d2      	bls.n	8002ab4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d109      	bne.n	8002b28 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d102      	bne.n	8002b20 <chk_lock+0x80>
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d101      	bne.n	8002b24 <chk_lock+0x84>
 8002b20:	2300      	movs	r3, #0
 8002b22:	e010      	b.n	8002b46 <chk_lock+0xa6>
 8002b24:	2312      	movs	r3, #18
 8002b26:	e00e      	b.n	8002b46 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d108      	bne.n	8002b40 <chk_lock+0xa0>
 8002b2e:	4a08      	ldr	r2, [pc, #32]	@ (8002b50 <chk_lock+0xb0>)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	011b      	lsls	r3, r3, #4
 8002b34:	4413      	add	r3, r2
 8002b36:	330c      	adds	r3, #12
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b3e:	d101      	bne.n	8002b44 <chk_lock+0xa4>
 8002b40:	2310      	movs	r3, #16
 8002b42:	e000      	b.n	8002b46 <chk_lock+0xa6>
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	20000128 	.word	0x20000128

08002b54 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	607b      	str	r3, [r7, #4]
 8002b5e:	e002      	b.n	8002b66 <enq_lock+0x12>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3301      	adds	r3, #1
 8002b64:	607b      	str	r3, [r7, #4]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d806      	bhi.n	8002b7a <enq_lock+0x26>
 8002b6c:	4a08      	ldr	r2, [pc, #32]	@ (8002b90 <enq_lock+0x3c>)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	4413      	add	r3, r2
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f2      	bne.n	8002b60 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	bf14      	ite	ne
 8002b80:	2301      	movne	r3, #1
 8002b82:	2300      	moveq	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr
 8002b90:	20000128 	.word	0x20000128

08002b94 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	e01f      	b.n	8002be4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8002ba4:	4a41      	ldr	r2, [pc, #260]	@ (8002cac <inc_lock+0x118>)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	4413      	add	r3, r2
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d113      	bne.n	8002bde <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8002bb6:	4a3d      	ldr	r2, [pc, #244]	@ (8002cac <inc_lock+0x118>)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	011b      	lsls	r3, r3, #4
 8002bbc:	4413      	add	r3, r2
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d109      	bne.n	8002bde <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8002bca:	4a38      	ldr	r2, [pc, #224]	@ (8002cac <inc_lock+0x118>)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	011b      	lsls	r3, r3, #4
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3308      	adds	r3, #8
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d006      	beq.n	8002bec <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	3301      	adds	r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d9dc      	bls.n	8002ba4 <inc_lock+0x10>
 8002bea:	e000      	b.n	8002bee <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8002bec:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d132      	bne.n	8002c5a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	e002      	b.n	8002c00 <inc_lock+0x6c>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d806      	bhi.n	8002c14 <inc_lock+0x80>
 8002c06:	4a29      	ldr	r2, [pc, #164]	@ (8002cac <inc_lock+0x118>)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	4413      	add	r3, r2
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1f2      	bne.n	8002bfa <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d101      	bne.n	8002c1e <inc_lock+0x8a>
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e040      	b.n	8002ca0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	4922      	ldr	r1, [pc, #136]	@ (8002cac <inc_lock+0x118>)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	440b      	add	r3, r1
 8002c2a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	491e      	ldr	r1, [pc, #120]	@ (8002cac <inc_lock+0x118>)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	011b      	lsls	r3, r3, #4
 8002c36:	440b      	add	r3, r1
 8002c38:	3304      	adds	r3, #4
 8002c3a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	695a      	ldr	r2, [r3, #20]
 8002c40:	491a      	ldr	r1, [pc, #104]	@ (8002cac <inc_lock+0x118>)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	440b      	add	r3, r1
 8002c48:	3308      	adds	r3, #8
 8002c4a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8002c4c:	4a17      	ldr	r2, [pc, #92]	@ (8002cac <inc_lock+0x118>)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	4413      	add	r3, r2
 8002c54:	330c      	adds	r3, #12
 8002c56:	2200      	movs	r2, #0
 8002c58:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d009      	beq.n	8002c74 <inc_lock+0xe0>
 8002c60:	4a12      	ldr	r2, [pc, #72]	@ (8002cac <inc_lock+0x118>)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	4413      	add	r3, r2
 8002c68:	330c      	adds	r3, #12
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d001      	beq.n	8002c74 <inc_lock+0xe0>
 8002c70:	2300      	movs	r3, #0
 8002c72:	e015      	b.n	8002ca0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d108      	bne.n	8002c8c <inc_lock+0xf8>
 8002c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002cac <inc_lock+0x118>)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	4413      	add	r3, r2
 8002c82:	330c      	adds	r3, #12
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	b29a      	uxth	r2, r3
 8002c8a:	e001      	b.n	8002c90 <inc_lock+0xfc>
 8002c8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c90:	4906      	ldr	r1, [pc, #24]	@ (8002cac <inc_lock+0x118>)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	011b      	lsls	r3, r3, #4
 8002c96:	440b      	add	r3, r1
 8002c98:	330c      	adds	r3, #12
 8002c9a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	3301      	adds	r3, #1
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3714      	adds	r7, #20
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bc80      	pop	{r7}
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	20000128 	.word	0x20000128

08002cb0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	e010      	b.n	8002ce0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8002cbe:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf4 <clear_lock+0x44>)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	011b      	lsls	r3, r3, #4
 8002cc4:	4413      	add	r3, r2
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d105      	bne.n	8002cda <clear_lock+0x2a>
 8002cce:	4a09      	ldr	r2, [pc, #36]	@ (8002cf4 <clear_lock+0x44>)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	4413      	add	r3, r2
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d9eb      	bls.n	8002cbe <clear_lock+0xe>
	}
}
 8002ce6:	bf00      	nop
 8002ce8:	bf00      	nop
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	20000128 	.word	0x20000128

08002cf8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	78db      	ldrb	r3, [r3, #3]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d034      	beq.n	8002d76 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d10:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	7858      	ldrb	r0, [r3, #1]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	f7ff fda4 	bl	800286c <disk_write>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <sync_window+0x38>
			res = FR_DISK_ERR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	73fb      	strb	r3, [r7, #15]
 8002d2e:	e022      	b.n	8002d76 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	1ad2      	subs	r2, r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d217      	bcs.n	8002d76 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	789b      	ldrb	r3, [r3, #2]
 8002d4a:	613b      	str	r3, [r7, #16]
 8002d4c:	e010      	b.n	8002d70 <sync_window+0x78>
					wsect += fs->fsize;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	699b      	ldr	r3, [r3, #24]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4413      	add	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	7858      	ldrb	r0, [r3, #1]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002d62:	2301      	movs	r3, #1
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	f7ff fd81 	bl	800286c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	613b      	str	r3, [r7, #16]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d8eb      	bhi.n	8002d4e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d01b      	beq.n	8002dd0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7ff ffad 	bl	8002cf8 <sync_window>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d113      	bne.n	8002dd0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	7858      	ldrb	r0, [r3, #1]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8002db2:	2301      	movs	r3, #1
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	f7ff fd39 	bl	800282c <disk_read>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d004      	beq.n	8002dca <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002dc4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8002dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3710      	adds	r7, #16
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	3b02      	subs	r3, #2
 8002de8:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	3b02      	subs	r3, #2
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d301      	bcc.n	8002dfa <clust2sect+0x20>
 8002df6:	2300      	movs	r3, #0
 8002df8:	e008      	b.n	8002e0c <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	895b      	ldrh	r3, [r3, #10]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	fb03 f202 	mul.w	r2, r3, r2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	4413      	add	r3, r2
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr

08002e16 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b086      	sub	sp, #24
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d904      	bls.n	8002e36 <get_fat+0x20>
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <get_fat+0x26>
		val = 1;	/* Internal error */
 8002e36:	2301      	movs	r3, #1
 8002e38:	617b      	str	r3, [r7, #20]
 8002e3a:	e08e      	b.n	8002f5a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8002e3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e40:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d061      	beq.n	8002f0e <get_fat+0xf8>
 8002e4a:	2b03      	cmp	r3, #3
 8002e4c:	dc7b      	bgt.n	8002f46 <get_fat+0x130>
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d002      	beq.n	8002e58 <get_fat+0x42>
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d041      	beq.n	8002eda <get_fat+0xc4>
 8002e56:	e076      	b.n	8002f46 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	085b      	lsrs	r3, r3, #1
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	6a1a      	ldr	r2, [r3, #32]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	0a5b      	lsrs	r3, r3, #9
 8002e6e:	4413      	add	r3, r2
 8002e70:	4619      	mov	r1, r3
 8002e72:	6938      	ldr	r0, [r7, #16]
 8002e74:	f7ff ff84 	bl	8002d80 <move_window>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d166      	bne.n	8002f4c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	60fa      	str	r2, [r7, #12]
 8002e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e90:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	6a1a      	ldr	r2, [r3, #32]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	0a5b      	lsrs	r3, r3, #9
 8002e9a:	4413      	add	r3, r2
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	6938      	ldr	r0, [r7, #16]
 8002ea0:	f7ff ff6e 	bl	8002d80 <move_window>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d152      	bne.n	8002f50 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002eb8:	021b      	lsls	r3, r3, #8
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <get_fat+0xba>
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	091b      	lsrs	r3, r3, #4
 8002ece:	e002      	b.n	8002ed6 <get_fat+0xc0>
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed6:	617b      	str	r3, [r7, #20]
			break;
 8002ed8:	e03f      	b.n	8002f5a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	6a1a      	ldr	r2, [r3, #32]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	0a1b      	lsrs	r3, r3, #8
 8002ee2:	4413      	add	r3, r2
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	6938      	ldr	r0, [r7, #16]
 8002ee8:	f7ff ff4a 	bl	8002d80 <move_window>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d130      	bne.n	8002f54 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8002f00:	4413      	add	r3, r2
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff fcd2 	bl	80028ac <ld_word>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	617b      	str	r3, [r7, #20]
			break;
 8002f0c:	e025      	b.n	8002f5a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	6a1a      	ldr	r2, [r3, #32]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	09db      	lsrs	r3, r3, #7
 8002f16:	4413      	add	r3, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	6938      	ldr	r0, [r7, #16]
 8002f1c:	f7ff ff30 	bl	8002d80 <move_window>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d118      	bne.n	8002f58 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8002f34:	4413      	add	r3, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fcd0 	bl	80028dc <ld_dword>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002f42:	617b      	str	r3, [r7, #20]
			break;
 8002f44:	e009      	b.n	8002f5a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8002f46:	2301      	movs	r3, #1
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	e006      	b.n	8002f5a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f4c:	bf00      	nop
 8002f4e:	e004      	b.n	8002f5a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8002f50:	bf00      	nop
 8002f52:	e002      	b.n	8002f5a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002f54:	bf00      	nop
 8002f56:	e000      	b.n	8002f5a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8002f58:	bf00      	nop
		}
	}

	return val;
 8002f5a:	697b      	ldr	r3, [r7, #20]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8002f64:	b590      	push	{r4, r7, lr}
 8002f66:	b089      	sub	sp, #36	@ 0x24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8002f70:	2302      	movs	r3, #2
 8002f72:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	f240 80d9 	bls.w	800312e <put_fat+0x1ca>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	f080 80d3 	bcs.w	800312e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b03      	cmp	r3, #3
 8002f8e:	f000 8096 	beq.w	80030be <put_fat+0x15a>
 8002f92:	2b03      	cmp	r3, #3
 8002f94:	f300 80cb 	bgt.w	800312e <put_fat+0x1ca>
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d002      	beq.n	8002fa2 <put_fat+0x3e>
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d06e      	beq.n	800307e <put_fat+0x11a>
 8002fa0:	e0c5      	b.n	800312e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	085b      	lsrs	r3, r3, #1
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4413      	add	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	0a5b      	lsrs	r3, r3, #9
 8002fb8:	4413      	add	r3, r2
 8002fba:	4619      	mov	r1, r3
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f7ff fedf 	bl	8002d80 <move_window>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002fc6:	7ffb      	ldrb	r3, [r7, #31]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f040 80a9 	bne.w	8003120 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	1c59      	adds	r1, r3, #1
 8002fd8:	61b9      	str	r1, [r7, #24]
 8002fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fde:	4413      	add	r3, r2
 8002fe0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00d      	beq.n	8003008 <put_fat+0xa4>
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	b25b      	sxtb	r3, r3
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	b25a      	sxtb	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	b25b      	sxtb	r3, r3
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	b25b      	sxtb	r3, r3
 8003000:	4313      	orrs	r3, r2
 8003002:	b25b      	sxtb	r3, r3
 8003004:	b2db      	uxtb	r3, r3
 8003006:	e001      	b.n	800300c <put_fat+0xa8>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	b2db      	uxtb	r3, r3
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2201      	movs	r2, #1
 8003014:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a1a      	ldr	r2, [r3, #32]
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	0a5b      	lsrs	r3, r3, #9
 800301e:	4413      	add	r3, r2
 8003020:	4619      	mov	r1, r3
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	f7ff feac 	bl	8002d80 <move_window>
 8003028:	4603      	mov	r3, r0
 800302a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800302c:	7ffb      	ldrb	r3, [r7, #31]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d178      	bne.n	8003124 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800303e:	4413      	add	r3, r2
 8003040:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <put_fat+0xf0>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	091b      	lsrs	r3, r3, #4
 8003050:	b2db      	uxtb	r3, r3
 8003052:	e00e      	b.n	8003072 <put_fat+0x10e>
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	b25b      	sxtb	r3, r3
 800305a:	f023 030f 	bic.w	r3, r3, #15
 800305e:	b25a      	sxtb	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	b25b      	sxtb	r3, r3
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	b25b      	sxtb	r3, r3
 800306c:	4313      	orrs	r3, r2
 800306e:	b25b      	sxtb	r3, r3
 8003070:	b2db      	uxtb	r3, r3
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2201      	movs	r2, #1
 800307a:	70da      	strb	r2, [r3, #3]
			break;
 800307c:	e057      	b.n	800312e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6a1a      	ldr	r2, [r3, #32]
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	4413      	add	r3, r2
 8003088:	4619      	mov	r1, r3
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f7ff fe78 	bl	8002d80 <move_window>
 8003090:	4603      	mov	r3, r0
 8003092:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8003094:	7ffb      	ldrb	r3, [r7, #31]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d146      	bne.n	8003128 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80030a8:	4413      	add	r3, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	b292      	uxth	r2, r2
 80030ae:	4611      	mov	r1, r2
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff fc35 	bl	8002920 <st_word>
			fs->wflag = 1;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2201      	movs	r2, #1
 80030ba:	70da      	strb	r2, [r3, #3]
			break;
 80030bc:	e037      	b.n	800312e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a1a      	ldr	r2, [r3, #32]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	09db      	lsrs	r3, r3, #7
 80030c6:	4413      	add	r3, r2
 80030c8:	4619      	mov	r1, r3
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f7ff fe58 	bl	8002d80 <move_window>
 80030d0:	4603      	mov	r3, r0
 80030d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80030d4:	7ffb      	ldrb	r3, [r7, #31]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d128      	bne.n	800312c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80030ee:	4413      	add	r3, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff fbf3 	bl	80028dc <ld_dword>
 80030f6:	4603      	mov	r3, r0
 80030f8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80030fc:	4323      	orrs	r3, r4
 80030fe:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800310e:	4413      	add	r3, r2
 8003110:	6879      	ldr	r1, [r7, #4]
 8003112:	4618      	mov	r0, r3
 8003114:	f7ff fc1e 	bl	8002954 <st_dword>
			fs->wflag = 1;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2201      	movs	r2, #1
 800311c:	70da      	strb	r2, [r3, #3]
			break;
 800311e:	e006      	b.n	800312e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8003120:	bf00      	nop
 8003122:	e004      	b.n	800312e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8003124:	bf00      	nop
 8003126:	e002      	b.n	800312e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8003128:	bf00      	nop
 800312a:	e000      	b.n	800312e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800312c:	bf00      	nop
		}
	}
	return res;
 800312e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3724      	adds	r7, #36	@ 0x24
 8003134:	46bd      	mov	sp, r7
 8003136:	bd90      	pop	{r4, r7, pc}

08003138 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b088      	sub	sp, #32
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8003144:	2300      	movs	r3, #0
 8003146:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d904      	bls.n	800315e <remove_chain+0x26>
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	429a      	cmp	r2, r3
 800315c:	d301      	bcc.n	8003162 <remove_chain+0x2a>
 800315e:	2302      	movs	r3, #2
 8003160:	e04b      	b.n	80031fa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00c      	beq.n	8003182 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8003168:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	69b8      	ldr	r0, [r7, #24]
 8003170:	f7ff fef8 	bl	8002f64 <put_fat>
 8003174:	4603      	mov	r3, r0
 8003176:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8003178:	7ffb      	ldrb	r3, [r7, #31]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <remove_chain+0x4a>
 800317e:	7ffb      	ldrb	r3, [r7, #31]
 8003180:	e03b      	b.n	80031fa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8003182:	68b9      	ldr	r1, [r7, #8]
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff fe46 	bl	8002e16 <get_fat>
 800318a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d031      	beq.n	80031f6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <remove_chain+0x64>
 8003198:	2302      	movs	r3, #2
 800319a:	e02e      	b.n	80031fa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031a2:	d101      	bne.n	80031a8 <remove_chain+0x70>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e028      	b.n	80031fa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80031a8:	2200      	movs	r2, #0
 80031aa:	68b9      	ldr	r1, [r7, #8]
 80031ac:	69b8      	ldr	r0, [r7, #24]
 80031ae:	f7ff fed9 	bl	8002f64 <put_fat>
 80031b2:	4603      	mov	r3, r0
 80031b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80031b6:	7ffb      	ldrb	r3, [r7, #31]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <remove_chain+0x88>
 80031bc:	7ffb      	ldrb	r3, [r7, #31]
 80031be:	e01c      	b.n	80031fa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	691a      	ldr	r2, [r3, #16]
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	3b02      	subs	r3, #2
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d20b      	bcs.n	80031e6 <remove_chain+0xae>
			fs->free_clst++;
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	1c5a      	adds	r2, r3, #1
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	791b      	ldrb	r3, [r3, #4]
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d3c6      	bcc.n	8003182 <remove_chain+0x4a>
 80031f4:	e000      	b.n	80031f8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80031f6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3720      	adds	r7, #32
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b088      	sub	sp, #32
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
 800320a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d10d      	bne.n	8003234 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d004      	beq.n	800322e <create_chain+0x2c>
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	429a      	cmp	r2, r3
 800322c:	d31b      	bcc.n	8003266 <create_chain+0x64>
 800322e:	2301      	movs	r3, #1
 8003230:	61bb      	str	r3, [r7, #24]
 8003232:	e018      	b.n	8003266 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8003234:	6839      	ldr	r1, [r7, #0]
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7ff fded 	bl	8002e16 <get_fat>
 800323c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d801      	bhi.n	8003248 <create_chain+0x46>
 8003244:	2301      	movs	r3, #1
 8003246:	e070      	b.n	800332a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800324e:	d101      	bne.n	8003254 <create_chain+0x52>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	e06a      	b.n	800332a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	429a      	cmp	r2, r3
 800325c:	d201      	bcs.n	8003262 <create_chain+0x60>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	e063      	b.n	800332a <create_chain+0x128>
		scl = clst;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	3301      	adds	r3, #1
 800326e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	69fa      	ldr	r2, [r7, #28]
 8003276:	429a      	cmp	r2, r3
 8003278:	d307      	bcc.n	800328a <create_chain+0x88>
				ncl = 2;
 800327a:	2302      	movs	r3, #2
 800327c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800327e:	69fa      	ldr	r2, [r7, #28]
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	429a      	cmp	r2, r3
 8003284:	d901      	bls.n	800328a <create_chain+0x88>
 8003286:	2300      	movs	r3, #0
 8003288:	e04f      	b.n	800332a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800328a:	69f9      	ldr	r1, [r7, #28]
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff fdc2 	bl	8002e16 <get_fat>
 8003292:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00e      	beq.n	80032b8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d003      	beq.n	80032a8 <create_chain+0xa6>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032a6:	d101      	bne.n	80032ac <create_chain+0xaa>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	e03e      	b.n	800332a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80032ac:	69fa      	ldr	r2, [r7, #28]
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d1da      	bne.n	800326a <create_chain+0x68>
 80032b4:	2300      	movs	r3, #0
 80032b6:	e038      	b.n	800332a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80032b8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80032ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032be:	69f9      	ldr	r1, [r7, #28]
 80032c0:	6938      	ldr	r0, [r7, #16]
 80032c2:	f7ff fe4f 	bl	8002f64 <put_fat>
 80032c6:	4603      	mov	r3, r0
 80032c8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d109      	bne.n	80032e4 <create_chain+0xe2>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d006      	beq.n	80032e4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80032d6:	69fa      	ldr	r2, [r7, #28]
 80032d8:	6839      	ldr	r1, [r7, #0]
 80032da:	6938      	ldr	r0, [r7, #16]
 80032dc:	f7ff fe42 	bl	8002f64 <put_fat>
 80032e0:	4603      	mov	r3, r0
 80032e2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80032e4:	7dfb      	ldrb	r3, [r7, #23]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d116      	bne.n	8003318 <create_chain+0x116>
		fs->last_clst = ncl;
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	69fa      	ldr	r2, [r7, #28]
 80032ee:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	3b02      	subs	r3, #2
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d804      	bhi.n	8003308 <create_chain+0x106>
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	1e5a      	subs	r2, r3, #1
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	791b      	ldrb	r3, [r3, #4]
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	b2da      	uxtb	r2, r3
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	711a      	strb	r2, [r3, #4]
 8003316:	e007      	b.n	8003328 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8003318:	7dfb      	ldrb	r3, [r7, #23]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d102      	bne.n	8003324 <create_chain+0x122>
 800331e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003322:	e000      	b.n	8003326 <create_chain+0x124>
 8003324:	2301      	movs	r3, #1
 8003326:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8003328:	69fb      	ldr	r3, [r7, #28]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3720      	adds	r7, #32
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b086      	sub	sp, #24
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003348:	d204      	bcs.n	8003354 <dir_sdi+0x22>
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <dir_sdi+0x26>
		return FR_INT_ERR;
 8003354:	2302      	movs	r3, #2
 8003356:	e063      	b.n	8003420 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d106      	bne.n	8003378 <dir_sdi+0x46>
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b02      	cmp	r3, #2
 8003370:	d902      	bls.n	8003378 <dir_sdi+0x46>
		clst = fs->dirbase;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10c      	bne.n	8003398 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	095b      	lsrs	r3, r3, #5
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	8912      	ldrh	r2, [r2, #8]
 8003386:	4293      	cmp	r3, r2
 8003388:	d301      	bcc.n	800338e <dir_sdi+0x5c>
 800338a:	2302      	movs	r3, #2
 800338c:	e048      	b.n	8003420 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	61da      	str	r2, [r3, #28]
 8003396:	e029      	b.n	80033ec <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	895b      	ldrh	r3, [r3, #10]
 800339c:	025b      	lsls	r3, r3, #9
 800339e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80033a0:	e019      	b.n	80033d6 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6979      	ldr	r1, [r7, #20]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff fd35 	bl	8002e16 <get_fat>
 80033ac:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033b4:	d101      	bne.n	80033ba <dir_sdi+0x88>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e032      	b.n	8003420 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d904      	bls.n	80033ca <dir_sdi+0x98>
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	697a      	ldr	r2, [r7, #20]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d301      	bcc.n	80033ce <dir_sdi+0x9c>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e028      	b.n	8003420 <dir_sdi+0xee>
			ofs -= csz;
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d2e1      	bcs.n	80033a2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80033de:	6979      	ldr	r1, [r7, #20]
 80033e0:	6938      	ldr	r0, [r7, #16]
 80033e2:	f7ff fcfa 	bl	8002dda <clust2sect>
 80033e6:	4602      	mov	r2, r0
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <dir_sdi+0xcc>
 80033fa:	2302      	movs	r3, #2
 80033fc:	e010      	b.n	8003420 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69da      	ldr	r2, [r3, #28]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	0a5b      	lsrs	r3, r3, #9
 8003406:	441a      	add	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003418:	441a      	add	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800341e:	2300      	movs	r3, #0
}
 8003420:	4618      	mov	r0, r3
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	3320      	adds	r3, #32
 800343e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	69db      	ldr	r3, [r3, #28]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d003      	beq.n	8003450 <dir_next+0x28>
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800344e:	d301      	bcc.n	8003454 <dir_next+0x2c>
 8003450:	2304      	movs	r3, #4
 8003452:	e0aa      	b.n	80035aa <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800345a:	2b00      	cmp	r3, #0
 800345c:	f040 8098 	bne.w	8003590 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10b      	bne.n	800348a <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	095b      	lsrs	r3, r3, #5
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	8912      	ldrh	r2, [r2, #8]
 800347a:	4293      	cmp	r3, r2
 800347c:	f0c0 8088 	bcc.w	8003590 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	61da      	str	r2, [r3, #28]
 8003486:	2304      	movs	r3, #4
 8003488:	e08f      	b.n	80035aa <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	0a5b      	lsrs	r3, r3, #9
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	8952      	ldrh	r2, [r2, #10]
 8003492:	3a01      	subs	r2, #1
 8003494:	4013      	ands	r3, r2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d17a      	bne.n	8003590 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	4619      	mov	r1, r3
 80034a2:	4610      	mov	r0, r2
 80034a4:	f7ff fcb7 	bl	8002e16 <get_fat>
 80034a8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d801      	bhi.n	80034b4 <dir_next+0x8c>
 80034b0:	2302      	movs	r3, #2
 80034b2:	e07a      	b.n	80035aa <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034ba:	d101      	bne.n	80034c0 <dir_next+0x98>
 80034bc:	2301      	movs	r3, #1
 80034be:	e074      	b.n	80035aa <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d358      	bcc.n	800357c <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d104      	bne.n	80034da <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	61da      	str	r2, [r3, #28]
 80034d6:	2304      	movs	r3, #4
 80034d8:	e067      	b.n	80035aa <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	4619      	mov	r1, r3
 80034e2:	4610      	mov	r0, r2
 80034e4:	f7ff fe8d 	bl	8003202 <create_chain>
 80034e8:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <dir_next+0xcc>
 80034f0:	2307      	movs	r3, #7
 80034f2:	e05a      	b.n	80035aa <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <dir_next+0xd6>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e055      	b.n	80035aa <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003504:	d101      	bne.n	800350a <dir_next+0xe2>
 8003506:	2301      	movs	r3, #1
 8003508:	e04f      	b.n	80035aa <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f7ff fbf4 	bl	8002cf8 <sync_window>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <dir_next+0xf2>
 8003516:	2301      	movs	r3, #1
 8003518:	e047      	b.n	80035aa <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	3330      	adds	r3, #48	@ 0x30
 800351e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003522:	2100      	movs	r1, #0
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff fa60 	bl	80029ea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	6979      	ldr	r1, [r7, #20]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f7ff fc52 	bl	8002dda <clust2sect>
 8003536:	4602      	mov	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800353c:	e012      	b.n	8003564 <dir_next+0x13c>
						fs->wflag = 1;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f7ff fbd7 	bl	8002cf8 <sync_window>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <dir_next+0x12c>
 8003550:	2301      	movs	r3, #1
 8003552:	e02a      	b.n	80035aa <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	3301      	adds	r3, #1
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	895b      	ldrh	r3, [r3, #10]
 8003568:	461a      	mov	r2, r3
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	4293      	cmp	r3, r2
 800356e:	d3e6      	bcc.n	800353e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad2      	subs	r2, r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8003582:	6979      	ldr	r1, [r7, #20]
 8003584:	68f8      	ldr	r0, [r7, #12]
 8003586:	f7ff fc28 	bl	8002dda <clust2sect>
 800358a:	4602      	mov	r2, r0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a2:	441a      	add	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b086      	sub	sp, #24
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80035c2:	2100      	movs	r1, #0
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f7ff feb4 	bl	8003332 <dir_sdi>
 80035ca:	4603      	mov	r3, r0
 80035cc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d12b      	bne.n	800362c <dir_alloc+0x7a>
		n = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	4619      	mov	r1, r3
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f7ff fbce 	bl	8002d80 <move_window>
 80035e4:	4603      	mov	r3, r0
 80035e6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d11d      	bne.n	800362a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2be5      	cmp	r3, #229	@ 0xe5
 80035f6:	d004      	beq.n	8003602 <dir_alloc+0x50>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d107      	bne.n	8003612 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	3301      	adds	r3, #1
 8003606:	613b      	str	r3, [r7, #16]
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d102      	bne.n	8003616 <dir_alloc+0x64>
 8003610:	e00c      	b.n	800362c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8003612:	2300      	movs	r3, #0
 8003614:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8003616:	2101      	movs	r1, #1
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff05 	bl	8003428 <dir_next>
 800361e:	4603      	mov	r3, r0
 8003620:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8003622:	7dfb      	ldrb	r3, [r7, #23]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0d7      	beq.n	80035d8 <dir_alloc+0x26>
 8003628:	e000      	b.n	800362c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800362a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800362c:	7dfb      	ldrb	r3, [r7, #23]
 800362e:	2b04      	cmp	r3, #4
 8003630:	d101      	bne.n	8003636 <dir_alloc+0x84>
 8003632:	2307      	movs	r3, #7
 8003634:	75fb      	strb	r3, [r7, #23]
	return res;
 8003636:	7dfb      	ldrb	r3, [r7, #23]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3718      	adds	r7, #24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	331a      	adds	r3, #26
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff f92c 	bl	80028ac <ld_word>
 8003654:	4603      	mov	r3, r0
 8003656:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b03      	cmp	r3, #3
 800365e:	d109      	bne.n	8003674 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	3314      	adds	r3, #20
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff f921 	bl	80028ac <ld_word>
 800366a:	4603      	mov	r3, r0
 800366c:	041b      	lsls	r3, r3, #16
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4313      	orrs	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8003674:	68fb      	ldr	r3, [r7, #12]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b084      	sub	sp, #16
 8003682:	af00      	add	r7, sp, #0
 8003684:	60f8      	str	r0, [r7, #12]
 8003686:	60b9      	str	r1, [r7, #8]
 8003688:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	331a      	adds	r3, #26
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	b292      	uxth	r2, r2
 8003692:	4611      	mov	r1, r2
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff f943 	bl	8002920 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2b03      	cmp	r3, #3
 80036a0:	d109      	bne.n	80036b6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f103 0214 	add.w	r2, r3, #20
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	0c1b      	lsrs	r3, r3, #16
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	4619      	mov	r1, r3
 80036b0:	4610      	mov	r0, r2
 80036b2:	f7ff f935 	bl	8002920 <st_word>
	}
}
 80036b6:	bf00      	nop
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b086      	sub	sp, #24
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80036cc:	2100      	movs	r1, #0
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7ff fe2f 	bl	8003332 <dir_sdi>
 80036d4:	4603      	mov	r3, r0
 80036d6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80036d8:	7dfb      	ldrb	r3, [r7, #23]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <dir_find+0x24>
 80036de:	7dfb      	ldrb	r3, [r7, #23]
 80036e0:	e03e      	b.n	8003760 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	4619      	mov	r1, r3
 80036e8:	6938      	ldr	r0, [r7, #16]
 80036ea:	f7ff fb49 	bl	8002d80 <move_window>
 80036ee:	4603      	mov	r3, r0
 80036f0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80036f2:	7dfb      	ldrb	r3, [r7, #23]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d12f      	bne.n	8003758 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d102      	bne.n	800370c <dir_find+0x4e>
 8003706:	2304      	movs	r3, #4
 8003708:	75fb      	strb	r3, [r7, #23]
 800370a:	e028      	b.n	800375e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	330b      	adds	r3, #11
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003718:	b2da      	uxtb	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	330b      	adds	r3, #11
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10a      	bne.n	8003744 <dir_find+0x86>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a18      	ldr	r0, [r3, #32]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	3324      	adds	r3, #36	@ 0x24
 8003736:	220b      	movs	r2, #11
 8003738:	4619      	mov	r1, r3
 800373a:	f7ff f970 	bl	8002a1e <mem_cmp>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00b      	beq.n	800375c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8003744:	2100      	movs	r1, #0
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff fe6e 	bl	8003428 <dir_next>
 800374c:	4603      	mov	r3, r0
 800374e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8003750:	7dfb      	ldrb	r3, [r7, #23]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0c5      	beq.n	80036e2 <dir_find+0x24>
 8003756:	e002      	b.n	800375e <dir_find+0xa0>
		if (res != FR_OK) break;
 8003758:	bf00      	nop
 800375a:	e000      	b.n	800375e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800375c:	bf00      	nop

	return res;
 800375e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8003776:	2101      	movs	r1, #1
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff1a 	bl	80035b2 <dir_alloc>
 800377e:	4603      	mov	r3, r0
 8003780:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8003782:	7bfb      	ldrb	r3, [r7, #15]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d11c      	bne.n	80037c2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	4619      	mov	r1, r3
 800378e:	68b8      	ldr	r0, [r7, #8]
 8003790:	f7ff faf6 	bl	8002d80 <move_window>
 8003794:	4603      	mov	r3, r0
 8003796:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d111      	bne.n	80037c2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	2220      	movs	r2, #32
 80037a4:	2100      	movs	r1, #0
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff f91f 	bl	80029ea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a18      	ldr	r0, [r3, #32]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3324      	adds	r3, #36	@ 0x24
 80037b4:	220b      	movs	r2, #11
 80037b6:	4619      	mov	r1, r3
 80037b8:	f7ff f8f7 	bl	80029aa <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	2201      	movs	r2, #1
 80037c0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b088      	sub	sp, #32
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60fb      	str	r3, [r7, #12]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3324      	adds	r3, #36	@ 0x24
 80037e0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80037e2:	220b      	movs	r2, #11
 80037e4:	2120      	movs	r1, #32
 80037e6:	68b8      	ldr	r0, [r7, #8]
 80037e8:	f7ff f8ff 	bl	80029ea <mem_set>
	si = i = 0; ni = 8;
 80037ec:	2300      	movs	r3, #0
 80037ee:	613b      	str	r3, [r7, #16]
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	61fb      	str	r3, [r7, #28]
 80037f4:	2308      	movs	r3, #8
 80037f6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	61fa      	str	r2, [r7, #28]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4413      	add	r3, r2
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8003806:	7efb      	ldrb	r3, [r7, #27]
 8003808:	2b20      	cmp	r3, #32
 800380a:	d94e      	bls.n	80038aa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800380c:	7efb      	ldrb	r3, [r7, #27]
 800380e:	2b2f      	cmp	r3, #47	@ 0x2f
 8003810:	d006      	beq.n	8003820 <create_name+0x54>
 8003812:	7efb      	ldrb	r3, [r7, #27]
 8003814:	2b5c      	cmp	r3, #92	@ 0x5c
 8003816:	d110      	bne.n	800383a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8003818:	e002      	b.n	8003820 <create_name+0x54>
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3301      	adds	r3, #1
 800381e:	61fb      	str	r3, [r7, #28]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	4413      	add	r3, r2
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	2b2f      	cmp	r3, #47	@ 0x2f
 800382a:	d0f6      	beq.n	800381a <create_name+0x4e>
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	4413      	add	r3, r2
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b5c      	cmp	r3, #92	@ 0x5c
 8003836:	d0f0      	beq.n	800381a <create_name+0x4e>
			break;
 8003838:	e038      	b.n	80038ac <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800383a:	7efb      	ldrb	r3, [r7, #27]
 800383c:	2b2e      	cmp	r3, #46	@ 0x2e
 800383e:	d003      	beq.n	8003848 <create_name+0x7c>
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	429a      	cmp	r2, r3
 8003846:	d30c      	bcc.n	8003862 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	2b0b      	cmp	r3, #11
 800384c:	d002      	beq.n	8003854 <create_name+0x88>
 800384e:	7efb      	ldrb	r3, [r7, #27]
 8003850:	2b2e      	cmp	r3, #46	@ 0x2e
 8003852:	d001      	beq.n	8003858 <create_name+0x8c>
 8003854:	2306      	movs	r3, #6
 8003856:	e044      	b.n	80038e2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8003858:	2308      	movs	r3, #8
 800385a:	613b      	str	r3, [r7, #16]
 800385c:	230b      	movs	r3, #11
 800385e:	617b      	str	r3, [r7, #20]
			continue;
 8003860:	e022      	b.n	80038a8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8003862:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8003866:	2b00      	cmp	r3, #0
 8003868:	da04      	bge.n	8003874 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800386a:	7efb      	ldrb	r3, [r7, #27]
 800386c:	3b80      	subs	r3, #128	@ 0x80
 800386e:	4a1f      	ldr	r2, [pc, #124]	@ (80038ec <create_name+0x120>)
 8003870:	5cd3      	ldrb	r3, [r2, r3]
 8003872:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8003874:	7efb      	ldrb	r3, [r7, #27]
 8003876:	4619      	mov	r1, r3
 8003878:	481d      	ldr	r0, [pc, #116]	@ (80038f0 <create_name+0x124>)
 800387a:	f7ff f8f6 	bl	8002a6a <chk_chr>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <create_name+0xbc>
 8003884:	2306      	movs	r3, #6
 8003886:	e02c      	b.n	80038e2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8003888:	7efb      	ldrb	r3, [r7, #27]
 800388a:	2b60      	cmp	r3, #96	@ 0x60
 800388c:	d905      	bls.n	800389a <create_name+0xce>
 800388e:	7efb      	ldrb	r3, [r7, #27]
 8003890:	2b7a      	cmp	r3, #122	@ 0x7a
 8003892:	d802      	bhi.n	800389a <create_name+0xce>
 8003894:	7efb      	ldrb	r3, [r7, #27]
 8003896:	3b20      	subs	r3, #32
 8003898:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	613a      	str	r2, [r7, #16]
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	4413      	add	r3, r2
 80038a4:	7efa      	ldrb	r2, [r7, #27]
 80038a6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80038a8:	e7a6      	b.n	80037f8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80038aa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	441a      	add	r2, r3
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <create_name+0xf4>
 80038bc:	2306      	movs	r3, #6
 80038be:	e010      	b.n	80038e2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2be5      	cmp	r3, #229	@ 0xe5
 80038c6:	d102      	bne.n	80038ce <create_name+0x102>
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2205      	movs	r2, #5
 80038cc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80038ce:	7efb      	ldrb	r3, [r7, #27]
 80038d0:	2b20      	cmp	r3, #32
 80038d2:	d801      	bhi.n	80038d8 <create_name+0x10c>
 80038d4:	2204      	movs	r2, #4
 80038d6:	e000      	b.n	80038da <create_name+0x10e>
 80038d8:	2200      	movs	r2, #0
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	330b      	adds	r3, #11
 80038de:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80038e0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3720      	adds	r7, #32
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	08004410 	.word	0x08004410
 80038f0:	080043a8 	.word	0x080043a8

080038f4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8003908:	e002      	b.n	8003910 <follow_path+0x1c>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	3301      	adds	r3, #1
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b2f      	cmp	r3, #47	@ 0x2f
 8003916:	d0f8      	beq.n	800390a <follow_path+0x16>
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b5c      	cmp	r3, #92	@ 0x5c
 800391e:	d0f4      	beq.n	800390a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2200      	movs	r2, #0
 8003924:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b1f      	cmp	r3, #31
 800392c:	d80a      	bhi.n	8003944 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2280      	movs	r2, #128	@ 0x80
 8003932:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8003936:	2100      	movs	r1, #0
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	f7ff fcfa 	bl	8003332 <dir_sdi>
 800393e:	4603      	mov	r3, r0
 8003940:	75fb      	strb	r3, [r7, #23]
 8003942:	e043      	b.n	80039cc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003944:	463b      	mov	r3, r7
 8003946:	4619      	mov	r1, r3
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7ff ff3f 	bl	80037cc <create_name>
 800394e:	4603      	mov	r3, r0
 8003950:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8003952:	7dfb      	ldrb	r3, [r7, #23]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d134      	bne.n	80039c2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff feb0 	bl	80036be <dir_find>
 800395e:	4603      	mov	r3, r0
 8003960:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003968:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800396a:	7dfb      	ldrb	r3, [r7, #23]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8003970:	7dfb      	ldrb	r3, [r7, #23]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d127      	bne.n	80039c6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003976:	7afb      	ldrb	r3, [r7, #11]
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b00      	cmp	r3, #0
 800397e:	d122      	bne.n	80039c6 <follow_path+0xd2>
 8003980:	2305      	movs	r3, #5
 8003982:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8003984:	e01f      	b.n	80039c6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8003986:	7afb      	ldrb	r3, [r7, #11]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	d11c      	bne.n	80039ca <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	799b      	ldrb	r3, [r3, #6]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d102      	bne.n	80039a2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800399c:	2305      	movs	r3, #5
 800399e:	75fb      	strb	r3, [r7, #23]
 80039a0:	e014      	b.n	80039cc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039b0:	4413      	add	r3, r2
 80039b2:	4619      	mov	r1, r3
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f7ff fe43 	bl	8003640 <ld_clust>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80039c0:	e7c0      	b.n	8003944 <follow_path+0x50>
			if (res != FR_OK) break;
 80039c2:	bf00      	nop
 80039c4:	e002      	b.n	80039cc <follow_path+0xd8>
				break;
 80039c6:	bf00      	nop
 80039c8:	e000      	b.n	80039cc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80039ca:	bf00      	nop
			}
		}
	}

	return res;
 80039cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}

080039d6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b087      	sub	sp, #28
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039e2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d031      	beq.n	8003a50 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	e002      	b.n	80039fa <get_ldnumber+0x24>
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	3301      	adds	r3, #1
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b20      	cmp	r3, #32
 8003a00:	d903      	bls.n	8003a0a <get_ldnumber+0x34>
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b3a      	cmp	r3, #58	@ 0x3a
 8003a08:	d1f4      	bne.n	80039f4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b3a      	cmp	r3, #58	@ 0x3a
 8003a10:	d11c      	bne.n	8003a4c <get_ldnumber+0x76>
			tp = *path;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	60fa      	str	r2, [r7, #12]
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	3b30      	subs	r3, #48	@ 0x30
 8003a22:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b09      	cmp	r3, #9
 8003a28:	d80e      	bhi.n	8003a48 <get_ldnumber+0x72>
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d10a      	bne.n	8003a48 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d107      	bne.n	8003a48 <get_ldnumber+0x72>
					vol = (int)i;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	617b      	str	r3, [r7, #20]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	e002      	b.n	8003a52 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003a50:	693b      	ldr	r3, [r7, #16]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	371c      	adds	r7, #28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	70da      	strb	r2, [r3, #3]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a72:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff f982 	bl	8002d80 <move_window>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <check_fs+0x2a>
 8003a82:	2304      	movs	r3, #4
 8003a84:	e038      	b.n	8003af8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	3330      	adds	r3, #48	@ 0x30
 8003a8a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fe ff0c 	bl	80028ac <ld_word>
 8003a94:	4603      	mov	r3, r0
 8003a96:	461a      	mov	r2, r3
 8003a98:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d001      	beq.n	8003aa4 <check_fs+0x48>
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e029      	b.n	8003af8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003aaa:	2be9      	cmp	r3, #233	@ 0xe9
 8003aac:	d009      	beq.n	8003ac2 <check_fs+0x66>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ab4:	2beb      	cmp	r3, #235	@ 0xeb
 8003ab6:	d11e      	bne.n	8003af6 <check_fs+0x9a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003abe:	2b90      	cmp	r3, #144	@ 0x90
 8003ac0:	d119      	bne.n	8003af6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	3330      	adds	r3, #48	@ 0x30
 8003ac6:	3336      	adds	r3, #54	@ 0x36
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fe ff07 	bl	80028dc <ld_dword>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003ad4:	4a0a      	ldr	r2, [pc, #40]	@ (8003b00 <check_fs+0xa4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d101      	bne.n	8003ade <check_fs+0x82>
 8003ada:	2300      	movs	r3, #0
 8003adc:	e00c      	b.n	8003af8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	3330      	adds	r3, #48	@ 0x30
 8003ae2:	3352      	adds	r3, #82	@ 0x52
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fe fef9 	bl	80028dc <ld_dword>
 8003aea:	4603      	mov	r3, r0
 8003aec:	4a05      	ldr	r2, [pc, #20]	@ (8003b04 <check_fs+0xa8>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <check_fs+0x9a>
 8003af2:	2300      	movs	r3, #0
 8003af4:	e000      	b.n	8003af8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8003af6:	2302      	movs	r3, #2
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	00544146 	.word	0x00544146
 8003b04:	33544146 	.word	0x33544146

08003b08 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b096      	sub	sp, #88	@ 0x58
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	4613      	mov	r3, r2
 8003b14:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f7ff ff5a 	bl	80039d6 <get_ldnumber>
 8003b22:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8003b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	da01      	bge.n	8003b2e <find_volume+0x26>
 8003b2a:	230b      	movs	r3, #11
 8003b2c:	e22d      	b.n	8003f8a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003b2e:	4aa1      	ldr	r2, [pc, #644]	@ (8003db4 <find_volume+0x2ac>)
 8003b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b36:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <find_volume+0x3a>
 8003b3e:	230c      	movs	r3, #12
 8003b40:	e223      	b.n	8003f8a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b46:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003b48:	79fb      	ldrb	r3, [r7, #7]
 8003b4a:	f023 0301 	bic.w	r3, r3, #1
 8003b4e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01a      	beq.n	8003b8e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8003b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b5a:	785b      	ldrb	r3, [r3, #1]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7fe fe25 	bl	80027ac <disk_status>
 8003b62:	4603      	mov	r3, r0
 8003b64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003b68:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d10c      	bne.n	8003b8e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d007      	beq.n	8003b8a <find_volume+0x82>
 8003b7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8003b86:	230a      	movs	r3, #10
 8003b88:	e1ff      	b.n	8003f8a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	e1fd      	b.n	8003f8a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8003b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b90:	2200      	movs	r2, #0
 8003b92:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9e:	785b      	ldrb	r3, [r3, #1]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fe fe1d 	bl	80027e0 <disk_initialize>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003bac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e1e6      	b.n	8003f8a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8003bbc:	79fb      	ldrb	r3, [r7, #7]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <find_volume+0xca>
 8003bc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8003bce:	230a      	movs	r3, #10
 8003bd0:	e1db      	b.n	8003f8a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8003bd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003bd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003bda:	f7ff ff3f 	bl	8003a5c <check_fs>
 8003bde:	4603      	mov	r3, r0
 8003be0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8003be4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d149      	bne.n	8003c80 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003bec:	2300      	movs	r3, #0
 8003bee:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bf0:	e01e      	b.n	8003c30 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8003bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003bf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bfa:	011b      	lsls	r3, r3, #4
 8003bfc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8003c00:	4413      	add	r3, r2
 8003c02:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	3304      	adds	r3, #4
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d006      	beq.n	8003c1c <find_volume+0x114>
 8003c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c10:	3308      	adds	r3, #8
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe fe62 	bl	80028dc <ld_dword>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	e000      	b.n	8003c1e <find_volume+0x116>
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	3358      	adds	r3, #88	@ 0x58
 8003c24:	443b      	add	r3, r7
 8003c26:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d9dd      	bls.n	8003bf2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8003c36:	2300      	movs	r3, #0
 8003c38:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8003c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <find_volume+0x13e>
 8003c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c42:	3b01      	subs	r3, #1
 8003c44:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8003c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	3358      	adds	r3, #88	@ 0x58
 8003c4c:	443b      	add	r3, r7
 8003c4e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003c52:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d005      	beq.n	8003c66 <find_volume+0x15e>
 8003c5a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003c5c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003c5e:	f7ff fefd 	bl	8003a5c <check_fs>
 8003c62:	4603      	mov	r3, r0
 8003c64:	e000      	b.n	8003c68 <find_volume+0x160>
 8003c66:	2303      	movs	r3, #3
 8003c68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003c6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d905      	bls.n	8003c80 <find_volume+0x178>
 8003c74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c76:	3301      	adds	r3, #1
 8003c78:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d9e2      	bls.n	8003c46 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003c80:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d101      	bne.n	8003c8c <find_volume+0x184>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e17e      	b.n	8003f8a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8003c8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d901      	bls.n	8003c98 <find_volume+0x190>
 8003c94:	230d      	movs	r3, #13
 8003c96:	e178      	b.n	8003f8a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c9a:	3330      	adds	r3, #48	@ 0x30
 8003c9c:	330b      	adds	r3, #11
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe fe04 	bl	80028ac <ld_word>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003caa:	d001      	beq.n	8003cb0 <find_volume+0x1a8>
 8003cac:	230d      	movs	r3, #13
 8003cae:	e16c      	b.n	8003f8a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8003cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cb2:	3330      	adds	r3, #48	@ 0x30
 8003cb4:	3316      	adds	r3, #22
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fe fdf8 	bl	80028ac <ld_word>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8003cc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d106      	bne.n	8003cd4 <find_volume+0x1cc>
 8003cc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc8:	3330      	adds	r3, #48	@ 0x30
 8003cca:	3324      	adds	r3, #36	@ 0x24
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fe fe05 	bl	80028dc <ld_dword>
 8003cd2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8003cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003cd8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cdc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8003ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce6:	789b      	ldrb	r3, [r3, #2]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d005      	beq.n	8003cf8 <find_volume+0x1f0>
 8003cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cee:	789b      	ldrb	r3, [r3, #2]
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d001      	beq.n	8003cf8 <find_volume+0x1f0>
 8003cf4:	230d      	movs	r3, #13
 8003cf6:	e148      	b.n	8003f8a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cfa:	789b      	ldrb	r3, [r3, #2]
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d00:	fb02 f303 	mul.w	r3, r2, r3
 8003d04:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d10:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d14:	895b      	ldrh	r3, [r3, #10]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d008      	beq.n	8003d2c <find_volume+0x224>
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d1c:	895b      	ldrh	r3, [r3, #10]
 8003d1e:	461a      	mov	r2, r3
 8003d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d22:	895b      	ldrh	r3, [r3, #10]
 8003d24:	3b01      	subs	r3, #1
 8003d26:	4013      	ands	r3, r2
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <find_volume+0x228>
 8003d2c:	230d      	movs	r3, #13
 8003d2e:	e12c      	b.n	8003f8a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d32:	3330      	adds	r3, #48	@ 0x30
 8003d34:	3311      	adds	r3, #17
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fdb8 	bl	80028ac <ld_word>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	461a      	mov	r2, r3
 8003d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d42:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d46:	891b      	ldrh	r3, [r3, #8]
 8003d48:	f003 030f 	and.w	r3, r3, #15
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <find_volume+0x24e>
 8003d52:	230d      	movs	r3, #13
 8003d54:	e119      	b.n	8003f8a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8003d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d58:	3330      	adds	r3, #48	@ 0x30
 8003d5a:	3313      	adds	r3, #19
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7fe fda5 	bl	80028ac <ld_word>
 8003d62:	4603      	mov	r3, r0
 8003d64:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d106      	bne.n	8003d7a <find_volume+0x272>
 8003d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d6e:	3330      	adds	r3, #48	@ 0x30
 8003d70:	3320      	adds	r3, #32
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fe fdb2 	bl	80028dc <ld_dword>
 8003d78:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8003d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7c:	3330      	adds	r3, #48	@ 0x30
 8003d7e:	330e      	adds	r3, #14
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fe fd93 	bl	80028ac <ld_word>
 8003d86:	4603      	mov	r3, r0
 8003d88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8003d8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <find_volume+0x28c>
 8003d90:	230d      	movs	r3, #13
 8003d92:	e0fa      	b.n	8003f8a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003d94:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003d96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d98:	4413      	add	r3, r2
 8003d9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003d9c:	8912      	ldrh	r2, [r2, #8]
 8003d9e:	0912      	lsrs	r2, r2, #4
 8003da0:	b292      	uxth	r2, r2
 8003da2:	4413      	add	r3, r2
 8003da4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003da6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d204      	bcs.n	8003db8 <find_volume+0x2b0>
 8003dae:	230d      	movs	r3, #13
 8003db0:	e0eb      	b.n	8003f8a <find_volume+0x482>
 8003db2:	bf00      	nop
 8003db4:	20000120 	.word	0x20000120
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8003db8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003dc0:	8952      	ldrh	r2, [r2, #10]
 8003dc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dc6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <find_volume+0x2ca>
 8003dce:	230d      	movs	r3, #13
 8003dd0:	e0db      	b.n	8003f8a <find_volume+0x482>
		fmt = FS_FAT32;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d802      	bhi.n	8003de8 <find_volume+0x2e0>
 8003de2:	2302      	movs	r3, #2
 8003de4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d802      	bhi.n	8003df8 <find_volume+0x2f0>
 8003df2:	2301      	movs	r3, #1
 8003df4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	1c9a      	adds	r2, r3, #2
 8003dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dfe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8003e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003e04:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003e06:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003e08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e0a:	441a      	add	r2, r3
 8003e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e0e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8003e10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e14:	441a      	add	r2, r3
 8003e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e18:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8003e1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d11e      	bne.n	8003e60 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8003e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e24:	3330      	adds	r3, #48	@ 0x30
 8003e26:	332a      	adds	r3, #42	@ 0x2a
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fe fd3f 	bl	80028ac <ld_word>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <find_volume+0x330>
 8003e34:	230d      	movs	r3, #13
 8003e36:	e0a8      	b.n	8003f8a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3a:	891b      	ldrh	r3, [r3, #8]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <find_volume+0x33c>
 8003e40:	230d      	movs	r3, #13
 8003e42:	e0a2      	b.n	8003f8a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e46:	3330      	adds	r3, #48	@ 0x30
 8003e48:	332c      	adds	r3, #44	@ 0x2c
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fe fd46 	bl	80028dc <ld_dword>
 8003e50:	4602      	mov	r2, r0
 8003e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e5e:	e01f      	b.n	8003ea0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8003e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e62:	891b      	ldrh	r3, [r3, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <find_volume+0x364>
 8003e68:	230d      	movs	r3, #13
 8003e6a:	e08e      	b.n	8003f8a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8003e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6e:	6a1a      	ldr	r2, [r3, #32]
 8003e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e72:	441a      	add	r2, r3
 8003e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e76:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003e78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d103      	bne.n	8003e88 <find_volume+0x380>
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	e00a      	b.n	8003e9e <find_volume+0x396>
 8003e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	4413      	add	r3, r2
 8003e92:	085a      	lsrs	r2, r3, #1
 8003e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8003e9e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8003ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea2:	699a      	ldr	r2, [r3, #24]
 8003ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ea6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8003eaa:	0a5b      	lsrs	r3, r3, #9
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d201      	bcs.n	8003eb4 <find_volume+0x3ac>
 8003eb0:	230d      	movs	r3, #13
 8003eb2:	e06a      	b.n	8003f8a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003eba:	611a      	str	r2, [r3, #16]
 8003ebc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ebe:	691a      	ldr	r2, [r3, #16]
 8003ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8003ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec6:	2280      	movs	r2, #128	@ 0x80
 8003ec8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003eca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d149      	bne.n	8003f66 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	3330      	adds	r3, #48	@ 0x30
 8003ed6:	3330      	adds	r3, #48	@ 0x30
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe fce7 	bl	80028ac <ld_word>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d140      	bne.n	8003f66 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8003ee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	4619      	mov	r1, r3
 8003eea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003eec:	f7fe ff48 	bl	8002d80 <move_window>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d137      	bne.n	8003f66 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef8:	2200      	movs	r2, #0
 8003efa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8003efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003efe:	3330      	adds	r3, #48	@ 0x30
 8003f00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe fcd1 	bl	80028ac <ld_word>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d127      	bne.n	8003f66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8003f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f18:	3330      	adds	r3, #48	@ 0x30
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe fcde 	bl	80028dc <ld_dword>
 8003f20:	4603      	mov	r3, r0
 8003f22:	4a1c      	ldr	r2, [pc, #112]	@ (8003f94 <find_volume+0x48c>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d11e      	bne.n	8003f66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2a:	3330      	adds	r3, #48	@ 0x30
 8003f2c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe fcd3 	bl	80028dc <ld_dword>
 8003f36:	4603      	mov	r3, r0
 8003f38:	4a17      	ldr	r2, [pc, #92]	@ (8003f98 <find_volume+0x490>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d113      	bne.n	8003f66 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f40:	3330      	adds	r3, #48	@ 0x30
 8003f42:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fe fcc8 	bl	80028dc <ld_dword>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f50:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8003f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f54:	3330      	adds	r3, #48	@ 0x30
 8003f56:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fe fcbe 	bl	80028dc <ld_dword>
 8003f60:	4602      	mov	r2, r0
 8003f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f64:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8003f6c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8003f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f9c <find_volume+0x494>)
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	3301      	adds	r3, #1
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	4b09      	ldr	r3, [pc, #36]	@ (8003f9c <find_volume+0x494>)
 8003f78:	801a      	strh	r2, [r3, #0]
 8003f7a:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <find_volume+0x494>)
 8003f7c:	881a      	ldrh	r2, [r3, #0]
 8003f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f80:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8003f82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f84:	f7fe fe94 	bl	8002cb0 <clear_lock>
#endif
	return FR_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3758      	adds	r7, #88	@ 0x58
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	41615252 	.word	0x41615252
 8003f98:	61417272 	.word	0x61417272
 8003f9c:	20000124 	.word	0x20000124

08003fa0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b098      	sub	sp, #96	@ 0x60
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	4613      	mov	r3, r2
 8003fac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <f_open+0x18>
 8003fb4:	2309      	movs	r3, #9
 8003fb6:	e1a9      	b.n	800430c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8003fb8:	79fb      	ldrb	r3, [r7, #7]
 8003fba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fbe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8003fc0:	79fa      	ldrb	r2, [r7, #7]
 8003fc2:	f107 0110 	add.w	r1, r7, #16
 8003fc6:	f107 0308 	add.w	r3, r7, #8
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fd9c 	bl	8003b08 <find_volume>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8003fd6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f040 818d 	bne.w	80042fa <f_open+0x35a>
		dj.obj.fs = fs;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003fe4:	68ba      	ldr	r2, [r7, #8]
 8003fe6:	f107 0314 	add.w	r3, r7, #20
 8003fea:	4611      	mov	r1, r2
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff fc81 	bl	80038f4 <follow_path>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003ff8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d118      	bne.n	8004032 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8004000:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004004:	b25b      	sxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	da03      	bge.n	8004012 <f_open+0x72>
				res = FR_INVALID_NAME;
 800400a:	2306      	movs	r3, #6
 800400c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004010:	e00f      	b.n	8004032 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004012:	79fb      	ldrb	r3, [r7, #7]
 8004014:	2b01      	cmp	r3, #1
 8004016:	bf8c      	ite	hi
 8004018:	2301      	movhi	r3, #1
 800401a:	2300      	movls	r3, #0
 800401c:	b2db      	uxtb	r3, r3
 800401e:	461a      	mov	r2, r3
 8004020:	f107 0314 	add.w	r3, r7, #20
 8004024:	4611      	mov	r1, r2
 8004026:	4618      	mov	r0, r3
 8004028:	f7fe fd3a 	bl	8002aa0 <chk_lock>
 800402c:	4603      	mov	r3, r0
 800402e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8004032:	79fb      	ldrb	r3, [r7, #7]
 8004034:	f003 031c 	and.w	r3, r3, #28
 8004038:	2b00      	cmp	r3, #0
 800403a:	d07f      	beq.n	800413c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800403c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004040:	2b00      	cmp	r3, #0
 8004042:	d017      	beq.n	8004074 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8004044:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004048:	2b04      	cmp	r3, #4
 800404a:	d10e      	bne.n	800406a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800404c:	f7fe fd82 	bl	8002b54 <enq_lock>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d006      	beq.n	8004064 <f_open+0xc4>
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff fb84 	bl	8003768 <dir_register>
 8004060:	4603      	mov	r3, r0
 8004062:	e000      	b.n	8004066 <f_open+0xc6>
 8004064:	2312      	movs	r3, #18
 8004066:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	f043 0308 	orr.w	r3, r3, #8
 8004070:	71fb      	strb	r3, [r7, #7]
 8004072:	e010      	b.n	8004096 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004074:	7ebb      	ldrb	r3, [r7, #26]
 8004076:	f003 0311 	and.w	r3, r3, #17
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <f_open+0xe6>
					res = FR_DENIED;
 800407e:	2307      	movs	r3, #7
 8004080:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004084:	e007      	b.n	8004096 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8004086:	79fb      	ldrb	r3, [r7, #7]
 8004088:	f003 0304 	and.w	r3, r3, #4
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <f_open+0xf6>
 8004090:	2308      	movs	r3, #8
 8004092:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004096:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800409a:	2b00      	cmp	r3, #0
 800409c:	d168      	bne.n	8004170 <f_open+0x1d0>
 800409e:	79fb      	ldrb	r3, [r7, #7]
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d063      	beq.n	8004170 <f_open+0x1d0>
				dw = GET_FATTIME();
 80040a8:	f7fe fb78 	bl	800279c <get_fattime>
 80040ac:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80040ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040b0:	330e      	adds	r3, #14
 80040b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fe fc4d 	bl	8002954 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80040ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040bc:	3316      	adds	r3, #22
 80040be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7fe fc47 	bl	8002954 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80040c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040c8:	330b      	adds	r3, #11
 80040ca:	2220      	movs	r2, #32
 80040cc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80040d2:	4611      	mov	r1, r2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fab3 	bl	8003640 <ld_clust>
 80040da:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80040e0:	2200      	movs	r2, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7ff facb 	bl	800367e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80040e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ea:	331c      	adds	r3, #28
 80040ec:	2100      	movs	r1, #0
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe fc30 	bl	8002954 <st_dword>
					fs->wflag = 1;
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	2201      	movs	r2, #1
 80040f8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80040fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d037      	beq.n	8004170 <f_open+0x1d0>
						dw = fs->winsect;
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004104:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8004106:	f107 0314 	add.w	r3, r7, #20
 800410a:	2200      	movs	r2, #0
 800410c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800410e:	4618      	mov	r0, r3
 8004110:	f7ff f812 	bl	8003138 <remove_chain>
 8004114:	4603      	mov	r3, r0
 8004116:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800411a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800411e:	2b00      	cmp	r3, #0
 8004120:	d126      	bne.n	8004170 <f_open+0x1d0>
							res = move_window(fs, dw);
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004126:	4618      	mov	r0, r3
 8004128:	f7fe fe2a 	bl	8002d80 <move_window>
 800412c:	4603      	mov	r3, r0
 800412e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004136:	3a01      	subs	r2, #1
 8004138:	60da      	str	r2, [r3, #12]
 800413a:	e019      	b.n	8004170 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800413c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004140:	2b00      	cmp	r3, #0
 8004142:	d115      	bne.n	8004170 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8004144:	7ebb      	ldrb	r3, [r7, #26]
 8004146:	f003 0310 	and.w	r3, r3, #16
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <f_open+0x1b6>
					res = FR_NO_FILE;
 800414e:	2304      	movs	r3, #4
 8004150:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8004154:	e00c      	b.n	8004170 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8004156:	79fb      	ldrb	r3, [r7, #7]
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d007      	beq.n	8004170 <f_open+0x1d0>
 8004160:	7ebb      	ldrb	r3, [r7, #26]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <f_open+0x1d0>
						res = FR_DENIED;
 800416a:	2307      	movs	r3, #7
 800416c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8004170:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004174:	2b00      	cmp	r3, #0
 8004176:	d126      	bne.n	80041c6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8004178:	79fb      	ldrb	r3, [r7, #7]
 800417a:	f003 0308 	and.w	r3, r3, #8
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004188:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8004192:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004198:	79fb      	ldrb	r3, [r7, #7]
 800419a:	2b01      	cmp	r3, #1
 800419c:	bf8c      	ite	hi
 800419e:	2301      	movhi	r3, #1
 80041a0:	2300      	movls	r3, #0
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	461a      	mov	r2, r3
 80041a6:	f107 0314 	add.w	r3, r7, #20
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fe fcf1 	bl	8002b94 <inc_lock>
 80041b2:	4602      	mov	r2, r0
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d102      	bne.n	80041c6 <f_open+0x226>
 80041c0:	2302      	movs	r3, #2
 80041c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80041c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f040 8095 	bne.w	80042fa <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041d4:	4611      	mov	r1, r2
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff fa32 	bl	8003640 <ld_clust>
 80041dc:	4602      	mov	r2, r0
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80041e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e4:	331c      	adds	r3, #28
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fb78 	bl	80028dc <ld_dword>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	88da      	ldrh	r2, [r3, #6]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	79fa      	ldrb	r2, [r7, #7]
 800420a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	3330      	adds	r3, #48	@ 0x30
 8004222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004226:	2100      	movs	r1, #0
 8004228:	4618      	mov	r0, r3
 800422a:	f7fe fbde 	bl	80029ea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	f003 0320 	and.w	r3, r3, #32
 8004234:	2b00      	cmp	r3, #0
 8004236:	d060      	beq.n	80042fa <f_open+0x35a>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d05c      	beq.n	80042fa <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	895b      	ldrh	r3, [r3, #10]
 800424c:	025b      	lsls	r3, r3, #9
 800424e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	657b      	str	r3, [r7, #84]	@ 0x54
 800425c:	e016      	b.n	800428c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe fdd7 	bl	8002e16 <get_fat>
 8004268:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800426a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800426c:	2b01      	cmp	r3, #1
 800426e:	d802      	bhi.n	8004276 <f_open+0x2d6>
 8004270:	2302      	movs	r3, #2
 8004272:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8004276:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800427c:	d102      	bne.n	8004284 <f_open+0x2e4>
 800427e:	2301      	movs	r3, #1
 8004280:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004284:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	657b      	str	r3, [r7, #84]	@ 0x54
 800428c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8004290:	2b00      	cmp	r3, #0
 8004292:	d103      	bne.n	800429c <f_open+0x2fc>
 8004294:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004296:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004298:	429a      	cmp	r2, r3
 800429a:	d8e0      	bhi.n	800425e <f_open+0x2be>
				}
				fp->clust = clst;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042a0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80042a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d127      	bne.n	80042fa <f_open+0x35a>
 80042aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d022      	beq.n	80042fa <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7fe fd8e 	bl	8002dda <clust2sect>
 80042be:	6478      	str	r0, [r7, #68]	@ 0x44
 80042c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <f_open+0x32e>
						res = FR_INT_ERR;
 80042c6:	2302      	movs	r3, #2
 80042c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80042cc:	e015      	b.n	80042fa <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80042ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042d0:	0a5a      	lsrs	r2, r3, #9
 80042d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042d4:	441a      	add	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	7858      	ldrb	r0, [r3, #1]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6a1a      	ldr	r2, [r3, #32]
 80042e8:	2301      	movs	r3, #1
 80042ea:	f7fe fa9f 	bl	800282c <disk_read>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <f_open+0x35a>
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80042fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <f_open+0x368>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8004308:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800430c:	4618      	mov	r0, r3
 800430e:	3760      	adds	r7, #96	@ 0x60
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <memset>:
 8004314:	4603      	mov	r3, r0
 8004316:	4402      	add	r2, r0
 8004318:	4293      	cmp	r3, r2
 800431a:	d100      	bne.n	800431e <memset+0xa>
 800431c:	4770      	bx	lr
 800431e:	f803 1b01 	strb.w	r1, [r3], #1
 8004322:	e7f9      	b.n	8004318 <memset+0x4>

08004324 <__libc_init_array>:
 8004324:	b570      	push	{r4, r5, r6, lr}
 8004326:	2600      	movs	r6, #0
 8004328:	4d0c      	ldr	r5, [pc, #48]	@ (800435c <__libc_init_array+0x38>)
 800432a:	4c0d      	ldr	r4, [pc, #52]	@ (8004360 <__libc_init_array+0x3c>)
 800432c:	1b64      	subs	r4, r4, r5
 800432e:	10a4      	asrs	r4, r4, #2
 8004330:	42a6      	cmp	r6, r4
 8004332:	d109      	bne.n	8004348 <__libc_init_array+0x24>
 8004334:	f000 f81a 	bl	800436c <_init>
 8004338:	2600      	movs	r6, #0
 800433a:	4d0a      	ldr	r5, [pc, #40]	@ (8004364 <__libc_init_array+0x40>)
 800433c:	4c0a      	ldr	r4, [pc, #40]	@ (8004368 <__libc_init_array+0x44>)
 800433e:	1b64      	subs	r4, r4, r5
 8004340:	10a4      	asrs	r4, r4, #2
 8004342:	42a6      	cmp	r6, r4
 8004344:	d105      	bne.n	8004352 <__libc_init_array+0x2e>
 8004346:	bd70      	pop	{r4, r5, r6, pc}
 8004348:	f855 3b04 	ldr.w	r3, [r5], #4
 800434c:	4798      	blx	r3
 800434e:	3601      	adds	r6, #1
 8004350:	e7ee      	b.n	8004330 <__libc_init_array+0xc>
 8004352:	f855 3b04 	ldr.w	r3, [r5], #4
 8004356:	4798      	blx	r3
 8004358:	3601      	adds	r6, #1
 800435a:	e7f2      	b.n	8004342 <__libc_init_array+0x1e>
 800435c:	08004498 	.word	0x08004498
 8004360:	08004498 	.word	0x08004498
 8004364:	08004498 	.word	0x08004498
 8004368:	0800449c 	.word	0x0800449c

0800436c <_init>:
 800436c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800436e:	bf00      	nop
 8004370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004372:	bc08      	pop	{r3}
 8004374:	469e      	mov	lr, r3
 8004376:	4770      	bx	lr

08004378 <_fini>:
 8004378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800437a:	bf00      	nop
 800437c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800437e:	bc08      	pop	{r3}
 8004380:	469e      	mov	lr, r3
 8004382:	4770      	bx	lr
