

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Mon Jan  6 16:33:51 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        fibonacci
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-fbg484-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ kernel            |     -|  2.95|        -|       -|         -|        -|     -|        no|     -|   -|  98 (~0%)|  180 (~0%)|    -|
    | o VITIS_LOOP_24_1  |     -|  7.30|        -|       -|         1|        1|     -|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| n         | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| n        | in        | unsigned int |
| return   | out       | unsigned int |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| n        | n            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------+-----+--------+----------+-----+--------+---------+
| Name           | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------+-----+--------+----------+-----+--------+---------+
| + kernel       | 0   |        |          |     |        |         |
|   x1_fu_76_p2  |     |        | x1       | add | fabric | 0       |
|   i_3_fu_82_p2 |     |        | i_3      | add | fabric | 0       |
+----------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+--------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                    | Location                             | Messages                                                              |
+-----------+--------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+
| interface | m_axi port = n bundle = gmem0 depth = 4096 | fibonacci/fibonacci.cpp:20 in kernel | Unsupported interface port data type in '#pragma HLS interface m_axi' |
+-----------+--------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+


