// Seed: 359214720
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  logic id_13;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd91
) (
    input supply0 id_0,
    output wire id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri0 id_9,
    output uwire id_10,
    output wor id_11,
    output supply1 id_12,
    input wire id_13,
    input wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    output wor id_18,
    input supply1 id_19,
    input wand _id_20,
    output wor id_21,
    output wor id_22,
    output uwire id_23,
    input supply1 id_24,
    input tri1 id_25,
    input wor id_26,
    input tri0 id_27,
    input uwire id_28,
    input tri id_29,
    output wor id_30,
    output wor id_31,
    output uwire id_32,
    output wire id_33,
    output tri id_34,
    output tri id_35,
    output wand id_36,
    input wire id_37,
    output supply0 id_38,
    output supply1 id_39,
    input supply1 id_40,
    input wire id_41,
    input uwire id_42
);
  assign id_38 = id_40;
  logic [id_20 : 1] module_1;
  logic [1 'b0 -  -1 : -1 'b0] id_44;
  wire id_45;
  ;
  module_0 modCall_1 (
      id_35,
      id_28,
      id_3,
      id_7,
      id_17,
      id_10,
      id_5,
      id_4,
      id_26,
      id_35,
      id_26,
      id_16
  );
  uwire id_46 = id_14 == "", id_47 = id_29 ? id_0 : id_46;
  logic id_48;
endmodule
