{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621475251767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621475251779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 22:47:31 2021 " "Processing started: Wed May 19 22:47:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621475251779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475251779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoDigitais -c projetoDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoDigitais -c projetoDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475251779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621475253769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621475253769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitparsftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitparsftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitParSftReg-comportamento " "Found design unit 1: FourBitParSftReg-comportamento" {  } { { "FourBitParSftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/FourBitParSftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281876 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitParSftReg " "Found entity 1: FourBitParSftReg" {  } { { "FourBitParSftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/FourBitParSftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitshiftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitshiftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitShiftReg-comportamento " "Found design unit 1: FourBitShiftReg-comportamento" {  } { { "FourBitShiftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/FourBitShiftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281898 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitShiftReg " "Found entity 1: FourBitShiftReg" {  } { { "FourBitShiftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/FourBitShiftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetodigitais.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetodigitais.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoDigitais " "Found entity 1: projetoDigitais" {  } { { "projetoDigitais.bdf" "" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/projetoDigitais.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bcdencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDEncoder-comportamento " "Found design unit 1: BCDEncoder-comportamento" {  } { { "BCDEncoder.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/BCDEncoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281939 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDEncoder " "Found entity 1: BCDEncoder" {  } { { "BCDEncoder.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/BCDEncoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneShot-comportamento " "Found design unit 1: OneShot-comportamento" {  } { { "OneShot.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/OneShot.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281966 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "OneShot.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/OneShot.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftreg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftreg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitShiftReg-comportamento " "Found design unit 1: EightBitShiftReg-comportamento" {  } { { "EightBitShiftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/EightBitShiftReg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281979 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitShiftReg " "Found entity 1: EightBitShiftReg" {  } { { "EightBitShiftReg.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/EightBitShiftReg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475281979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475281979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeselection.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file codeselection.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodeSelection-comportamento " "Found design unit 1: CodeSelection-comportamento" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/CodeSelection.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282000 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodeSelection " "Found entity 1: CodeSelection" {  } { { "CodeSelection.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/CodeSelection.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.bdf" "" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Entrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.bdf" "" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Saida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.bdf" "" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Sistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-comportamento " "Found design unit 1: OrGate-comportamento" {  } { { "ORgate.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/ORgate.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282077 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "ORgate.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/ORgate.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorfourbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comparatorfourbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparatorFourBit-comportamento " "Found design unit 1: ComparatorFourBit-comportamento" {  } { { "ComparatorFourBit.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/ComparatorFourBit.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282103 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparatorFourBit " "Found entity 1: ComparatorFourBit" {  } { { "ComparatorFourBit.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/ComparatorFourBit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cons.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cons.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cons-comportamento " "Found design unit 1: cons-comportamento" {  } { { "cons.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/cons.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282130 ""} { "Info" "ISGN_ENTITY_NAME" "1 cons " "Found entity 1: cons" {  } { { "cons.vhdl" "" { Text "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/cons.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621475282130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475282130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoDigitais " "Elaborating entity \"projetoDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621475282265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:inst5 " "Elaborating entity \"Saida\" for hierarchy \"Saida:inst5\"" {  } { { "projetoDigitais.bdf" "inst5" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/projetoDigitais.bdf" { { 160 656 768 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitShiftReg Saida:inst5\|EightBitShiftReg:inst " "Elaborating entity \"EightBitShiftReg\" for hierarchy \"Saida:inst5\|EightBitShiftReg:inst\"" {  } { { "Saida.bdf" "inst" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Saida.bdf" { { 112 368 504 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cons Saida:inst5\|cons:inst2 " "Elaborating entity \"cons\" for hierarchy \"Saida:inst5\|cons:inst2\"" {  } { { "Saida.bdf" "inst2" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Saida.bdf" { { 192 200 344 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst2 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst2\"" {  } { { "projetoDigitais.bdf" "inst2" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/projetoDigitais.bdf" { { 160 456 616 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorFourBit Sistema:inst2\|ComparatorFourBit:inst2 " "Elaborating entity \"ComparatorFourBit\" for hierarchy \"Sistema:inst2\|ComparatorFourBit:inst2\"" {  } { { "Sistema.bdf" "inst2" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Sistema.bdf" { { 312 840 984 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitParSftReg Sistema:inst2\|FourBitParSftReg:inst " "Elaborating entity \"FourBitParSftReg\" for hierarchy \"Sistema:inst2\|FourBitParSftReg:inst\"" {  } { { "Sistema.bdf" "inst" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Sistema.bdf" { { 128 616 776 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneShot Sistema:inst2\|OneShot:inst5 " "Elaborating entity \"OneShot\" for hierarchy \"Sistema:inst2\|OneShot:inst5\"" {  } { { "Sistema.bdf" "inst5" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Sistema.bdf" { { 464 312 464 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeSelection Sistema:inst2\|CodeSelection:inst3 " "Elaborating entity \"CodeSelection\" for hierarchy \"Sistema:inst2\|CodeSelection:inst3\"" {  } { { "Sistema.bdf" "inst3" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Sistema.bdf" { { 304 296 456 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst\"" {  } { { "projetoDigitais.bdf" "inst" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/projetoDigitais.bdf" { { 160 208 392 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate Entrada:inst\|OrGate:inst1 " "Elaborating entity \"OrGate\" for hierarchy \"Entrada:inst\|OrGate:inst1\"" {  } { { "Entrada.bdf" "inst1" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Entrada.bdf" { { 240 360 544 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDEncoder Entrada:inst\|BCDEncoder:inst " "Elaborating entity \"BCDEncoder\" for hierarchy \"Entrada:inst\|BCDEncoder:inst\"" {  } { { "Entrada.bdf" "inst" { Schematic "C:/Users/oluca/Downloads/projetoDigitais (1)/projetoDigitais/Entrada.bdf" { { 128 344 504 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475282706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621475284573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621475285896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621475285896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621475286092 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621475286092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621475286092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621475286092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621475286128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 22:48:06 2021 " "Processing ended: Wed May 19 22:48:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621475286128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621475286128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621475286128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621475286128 ""}
