<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 368.477 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../src/msm.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5572]" key="HLS 207-5572" tag="" content="Unsupported interface port data type in &apos;#pragma HLS interface m_axi&apos; (../src/msm.cpp:166:61)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5572]" key="HLS 207-5572" tag="" content="Unsupported interface port data type in &apos;#pragma HLS interface m_axi&apos; (../src/msm.cpp:167:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 2.69 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.05 seconds; current allocated memory: 369.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 10,210 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 62,122 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 55,435 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 51,339 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 48,260 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,749 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,749 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,749 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,749 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 48,782 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 48,779 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 48,266 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,753 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,753 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 47,768 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 46,745 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/terryadavis/utkarsh/zkml-fpga/hls/msm/ccs/msm/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;SCALAR_MULT_LOOP&apos; is marked as complete unroll implied by the pipeline pragma (../src/msm.cpp:136:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_25_1&apos; is marked as complete unroll implied by the pipeline pragma (../src/msm.cpp:25:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;SCALAR_MULT_LOOP&apos; (../src/msm.cpp:136:3) in function &apos;scalar_mult_single&apos; completely with a factor of 256 (../src/msm.cpp:128:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;SCALAR_MULT_LOOP&apos; (../src/msm.cpp:136:3) in function &apos;scalar_mult_single&apos; has been removed because the loop is unrolled completely (../src/msm.cpp:128:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modInverse(ap_uint&lt;384&gt;, ap_uint&lt;384&gt;)&apos; into &apos;point_addition(ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;)&apos; (../src/msm.cpp:94:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;modInverse(ap_uint&lt;384&gt;, ap_uint&lt;384&gt;)&apos; into &apos;point_doubling(ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;)&apos; (../src/msm.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;point_addition(ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;, ap_uint&lt;384&gt;)&apos; into &apos;msm(ap_uint&lt;384&gt;*, ap_uint&lt;384&gt;*, ap_uint&lt;384&gt;*, ap_uint&lt;384&gt;&amp;, ap_uint&lt;384&gt;&amp;, int)&apos; (../src/msm.cpp:162:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-437]" key="HLS 214-437" tag="" content="Automatically disabling loop flattening for loop &apos;COMPUTE_LOOP&apos;. (../src/msm.cpp:178:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 512 in loop &apos;COMPUTE_LOOP&apos;(../src/msm.cpp:178:3) has been inferred on bundle &apos;x_array&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/msm.cpp:178:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 512 in loop &apos;COMPUTE_LOOP&apos;(../src/msm.cpp:178:3) has been inferred on bundle &apos;y_array&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/msm.cpp:178:3)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 512 in loop &apos;COMPUTE_LOOP&apos;(../src/msm.cpp:178:3) has been inferred on bundle &apos;scalar_array&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/msm.cpp:178:3)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;VITIS_LOOP_25_1&apos; (../src/msm.cpp:25:20) in function &apos;msm&apos; as it has a variable trip count (../src/msm.cpp:25:20)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;VITIS_LOOP_25_1&apos; (../src/msm.cpp:25:20) in function &apos;point_doubling&apos; as it has a variable trip count (../src/msm.cpp:25:20)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;VITIS_LOOP_25_1&apos; (../src/msm.cpp:25:20) in function &apos;point_addition&apos; as it has a variable trip count (../src/msm.cpp:25:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.29 seconds; current allocated memory: 380.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 380.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 59.55 seconds. CPU system time: 0.4 seconds. Elapsed time: 59.99 seconds; current allocated memory: 1.380 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 43.03 seconds. CPU system time: 0.36 seconds. Elapsed time: 43.43 seconds; current allocated memory: 1.956 GB." resolution=""/>
	<Message severity="INFO" prefix="[Common 17-41]" key="Common 17-41" tag="" content="Interrupt caught. Command should exit soon." resolution=""/>
</Messages>
