<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64MacroFusion.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64MacroFusion.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64MacroFusion.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64MacroFusion.cpp.html'>AArch64MacroFusion.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64MacroFusion.cpp - AArch64 Macro Fusion ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file contains the AArch64 implementation of the DAG scheduling</i></td></tr>
<tr><th id="10">10</th><td><i>///  mutation to pair instructions back to back.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MacroFusion.h.html">"llvm/CodeGen/MacroFusion.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> {</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b">/// CMN, CMP, TST followed by Bcc</i></td></tr>
<tr><th id="23">23</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b" title='(anonymous namespace)::isArithmeticBccPair' data-type='bool (anonymous namespace)::isArithmeticBccPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI, bool CmpOnly)' data-ref="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b" data-ref-filename="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b">isArithmeticBccPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="24">24</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="2SecondMI" data-ref-filename="2SecondMI">SecondMI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="3CmpOnly" title='CmpOnly' data-type='bool' data-ref="3CmpOnly" data-ref-filename="3CmpOnly">CmpOnly</dfn>) {</td></tr>
<tr><th id="25">25</th><td>  <b>if</b> (<a class="local col2 ref" href="#2SecondMI" title='SecondMI' data-ref="2SecondMI" data-ref-filename="2SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>)</td></tr>
<tr><th id="26">26</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="29">29</th><td>  <b>if</b> (<a class="local col1 ref" href="#1FirstMI" title='FirstMI' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="30">30</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i>// If we're in CmpOnly mode, we only fuse arithmetic instructions that</i></td></tr>
<tr><th id="33">33</th><td><i>  // discard their result.</i></td></tr>
<tr><th id="34">34</th><td>  <b>if</b> (<a class="local col3 ref" href="#3CmpOnly" title='CmpOnly' data-ref="3CmpOnly" data-ref-filename="3CmpOnly">CmpOnly</a> &amp;&amp; !(<a class="local col1 ref" href="#1FirstMI" title='FirstMI' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> ||</td></tr>
<tr><th id="35">35</th><td>                   <a class="local col1 ref" href="#1FirstMI" title='FirstMI' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)) {</td></tr>
<tr><th id="36">36</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="37">37</th><td>  }</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1FirstMI" title='FirstMI' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="40">40</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>:</td></tr>
<tr><th id="41">41</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="42">42</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a>:</td></tr>
<tr><th id="43">43</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="44">44</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>:</td></tr>
<tr><th id="45">45</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrr" title='llvm::AArch64::ANDSWrr' data-ref="llvm::AArch64::ANDSWrr" data-ref-filename="llvm..AArch64..ANDSWrr">ANDSWrr</a>:</td></tr>
<tr><th id="46">46</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXri" title='llvm::AArch64::ANDSXri' data-ref="llvm::AArch64::ANDSXri" data-ref-filename="llvm..AArch64..ANDSXri">ANDSXri</a>:</td></tr>
<tr><th id="47">47</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrr" title='llvm::AArch64::ANDSXrr' data-ref="llvm::AArch64::ANDSXrr" data-ref-filename="llvm..AArch64..ANDSXrr">ANDSXrr</a>:</td></tr>
<tr><th id="48">48</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="49">49</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="50">50</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="51">51</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="52">52</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrr" title='llvm::AArch64::BICSWrr' data-ref="llvm::AArch64::BICSWrr" data-ref-filename="llvm..AArch64..BICSWrr">BICSWrr</a>:</td></tr>
<tr><th id="53">53</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrr" title='llvm::AArch64::BICSXrr' data-ref="llvm::AArch64::BICSXrr" data-ref-filename="llvm..AArch64..BICSXrr">BICSXrr</a>:</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="55">55</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="56">56</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="57">57</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWrs" title='llvm::AArch64::ANDSWrs' data-ref="llvm::AArch64::ANDSWrs" data-ref-filename="llvm..AArch64..ANDSWrs">ANDSWrs</a>:</td></tr>
<tr><th id="58">58</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSXrs" title='llvm::AArch64::ANDSXrs' data-ref="llvm::AArch64::ANDSXrs" data-ref-filename="llvm..AArch64..ANDSXrs">ANDSXrs</a>:</td></tr>
<tr><th id="59">59</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="60">60</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="61">61</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSWrs" title='llvm::AArch64::BICSWrs' data-ref="llvm::AArch64::BICSWrs" data-ref-filename="llvm..AArch64..BICSWrs">BICSWrs</a>:</td></tr>
<tr><th id="62">62</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICSXrs" title='llvm::AArch64::BICSXrs' data-ref="llvm::AArch64::BICSXrs" data-ref-filename="llvm..AArch64..BICSXrs">BICSXrs</a>:</td></tr>
<tr><th id="63">63</th><td>    <i>// Shift value can be 0 making these behave like the "rr" variant...</i></td></tr>
<tr><th id="64">64</th><td>    <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col1 ref" href="#1FirstMI" title='FirstMI' data-ref="1FirstMI" data-ref-filename="1FirstMI">FirstMI</a>);</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_">/// ALU operations followed by CBZ/CBNZ.</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isArithmeticCbzPair' data-type='bool (anonymous namespace)::isArithmeticCbzPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_">isArithmeticCbzPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="4FirstMI" data-ref-filename="4FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="5SecondMI" data-ref-filename="5SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (<a class="local col5 ref" href="#5SecondMI" title='SecondMI' data-ref="5SecondMI" data-ref-filename="5SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a> &amp;&amp;</td></tr>
<tr><th id="74">74</th><td>      <a class="local col5 ref" href="#5SecondMI" title='SecondMI' data-ref="5SecondMI" data-ref-filename="5SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a> &amp;&amp;</td></tr>
<tr><th id="75">75</th><td>      <a class="local col5 ref" href="#5SecondMI" title='SecondMI' data-ref="5SecondMI" data-ref-filename="5SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a> &amp;&amp;</td></tr>
<tr><th id="76">76</th><td>      <a class="local col5 ref" href="#5SecondMI" title='SecondMI' data-ref="5SecondMI" data-ref-filename="5SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>)</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (<a class="local col4 ref" href="#4FirstMI" title='FirstMI' data-ref="4FirstMI" data-ref-filename="4FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4FirstMI" title='FirstMI' data-ref="4FirstMI" data-ref-filename="4FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>:</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>:</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>:</td></tr>
<tr><th id="89">89</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>:</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a>:</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrr" title='llvm::AArch64::ANDXrr' data-ref="llvm::AArch64::ANDXrr" data-ref-filename="llvm..AArch64..ANDXrr">ANDXrr</a>:</td></tr>
<tr><th id="92">92</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWri" title='llvm::AArch64::EORWri' data-ref="llvm::AArch64::EORWri" data-ref-filename="llvm..AArch64..EORWri">EORWri</a>:</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrr" title='llvm::AArch64::EORWrr' data-ref="llvm::AArch64::EORWrr" data-ref-filename="llvm..AArch64..EORWrr">EORWrr</a>:</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXri" title='llvm::AArch64::EORXri' data-ref="llvm::AArch64::EORXri" data-ref-filename="llvm..AArch64..EORXri">EORXri</a>:</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrr" title='llvm::AArch64::EORXrr' data-ref="llvm::AArch64::EORXrr" data-ref-filename="llvm..AArch64..EORXrr">EORXrr</a>:</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWri" title='llvm::AArch64::ORRWri' data-ref="llvm::AArch64::ORRWri" data-ref-filename="llvm..AArch64..ORRWri">ORRWri</a>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>:</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXri" title='llvm::AArch64::ORRXri' data-ref="llvm::AArch64::ORRXri" data-ref-filename="llvm..AArch64..ORRXri">ORRXri</a>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrr" title='llvm::AArch64::ORRXrr' data-ref="llvm::AArch64::ORRXrr" data-ref-filename="llvm..AArch64..ORRXrr">ORRXrr</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>:</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>:</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a>:</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="110">110</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrs" title='llvm::AArch64::BICWrs' data-ref="llvm::AArch64::BICWrs" data-ref-filename="llvm..AArch64..BICWrs">BICWrs</a>:</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrs" title='llvm::AArch64::BICXrs' data-ref="llvm::AArch64::BICXrs" data-ref-filename="llvm..AArch64..BICXrs">BICXrs</a>:</td></tr>
<tr><th id="113">113</th><td>    <i>// Shift value can be 0 making these behave like the "rr" variant...</i></td></tr>
<tr><th id="114">114</th><td>    <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col4 ref" href="#4FirstMI" title='FirstMI' data-ref="4FirstMI" data-ref-filename="4FirstMI">FirstMI</a>);</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_">/// AES crypto encoding or decoding.</i></td></tr>
<tr><th id="121">121</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isAESPair' data-type='bool (anonymous namespace)::isAESPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_">isAESPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="6FirstMI" data-ref-filename="6FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="122">122</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="7SecondMI" data-ref-filename="7SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="123">123</th><td>  <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="124">124</th><td>  <b>switch</b> (<a class="local col7 ref" href="#7SecondMI" title='SecondMI' data-ref="7SecondMI" data-ref-filename="7SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="125">125</th><td>  <i>// AES encode.</i></td></tr>
<tr><th id="126">126</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESMCrr" title='llvm::AArch64::AESMCrr' data-ref="llvm::AArch64::AESMCrr" data-ref-filename="llvm..AArch64..AESMCrr">AESMCrr</a>:</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESMCrrTied" title='llvm::AArch64::AESMCrrTied' data-ref="llvm::AArch64::AESMCrrTied" data-ref-filename="llvm..AArch64..AESMCrrTied">AESMCrrTied</a>:</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <a class="local col6 ref" href="#6FirstMI" title='FirstMI' data-ref="6FirstMI" data-ref-filename="6FirstMI">FirstMI</a> == <b>nullptr</b> || <a class="local col6 ref" href="#6FirstMI" title='FirstMI' data-ref="6FirstMI" data-ref-filename="6FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESErr" title='llvm::AArch64::AESErr' data-ref="llvm::AArch64::AESErr" data-ref-filename="llvm..AArch64..AESErr">AESErr</a>;</td></tr>
<tr><th id="129">129</th><td>  <i>// AES decode.</i></td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESIMCrr" title='llvm::AArch64::AESIMCrr' data-ref="llvm::AArch64::AESIMCrr" data-ref-filename="llvm..AArch64..AESIMCrr">AESIMCrr</a>:</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESIMCrrTied" title='llvm::AArch64::AESIMCrrTied' data-ref="llvm::AArch64::AESIMCrrTied" data-ref-filename="llvm..AArch64..AESIMCrrTied">AESIMCrrTied</a>:</td></tr>
<tr><th id="132">132</th><td>    <b>return</b> <a class="local col6 ref" href="#6FirstMI" title='FirstMI' data-ref="6FirstMI" data-ref-filename="6FirstMI">FirstMI</a> == <b>nullptr</b> || <a class="local col6 ref" href="#6FirstMI" title='FirstMI' data-ref="6FirstMI" data-ref-filename="6FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESDrr" title='llvm::AArch64::AESDrr' data-ref="llvm::AArch64::AESDrr" data-ref-filename="llvm..AArch64..AESDrr">AESDrr</a>;</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_">/// AESE/AESD/PMULL + EOR.</i></td></tr>
<tr><th id="139">139</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isCryptoEORPair' data-type='bool (anonymous namespace)::isCryptoEORPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_">isCryptoEORPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="8FirstMI" data-ref-filename="8FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="140">140</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="9SecondMI" data-ref-filename="9SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col9 ref" href="#9SecondMI" title='SecondMI' data-ref="9SecondMI" data-ref-filename="9SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORv16i8" title='llvm::AArch64::EORv16i8' data-ref="llvm::AArch64::EORv16i8" data-ref-filename="llvm..AArch64..EORv16i8">EORv16i8</a>)</td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="145">145</th><td>  <b>if</b> (<a class="local col8 ref" href="#8FirstMI" title='FirstMI' data-ref="8FirstMI" data-ref-filename="8FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>switch</b> (<a class="local col8 ref" href="#8FirstMI" title='FirstMI' data-ref="8FirstMI" data-ref-filename="8FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="149">149</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESErr" title='llvm::AArch64::AESErr' data-ref="llvm::AArch64::AESErr" data-ref-filename="llvm..AArch64..AESErr">AESErr</a>:</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::AESDrr" title='llvm::AArch64::AESDrr' data-ref="llvm::AArch64::AESDrr" data-ref-filename="llvm..AArch64..AESDrr">AESDrr</a>:</td></tr>
<tr><th id="151">151</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PMULLv16i8" title='llvm::AArch64::PMULLv16i8' data-ref="llvm::AArch64::PMULLv16i8" data-ref-filename="llvm..AArch64..PMULLv16i8">PMULLv16i8</a>:</td></tr>
<tr><th id="152">152</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PMULLv8i8" title='llvm::AArch64::PMULLv8i8' data-ref="llvm::AArch64::PMULLv8i8" data-ref-filename="llvm..AArch64..PMULLv8i8">PMULLv8i8</a>:</td></tr>
<tr><th id="153">153</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PMULLv1i64" title='llvm::AArch64::PMULLv1i64' data-ref="llvm::AArch64::PMULLv1i64" data-ref-filename="llvm..AArch64..PMULLv1i64">PMULLv1i64</a>:</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::PMULLv2i64" title='llvm::AArch64::PMULLv2i64' data-ref="llvm::AArch64::PMULLv2i64" data-ref-filename="llvm..AArch64..PMULLv2i64">PMULLv2i64</a>:</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="159">159</th><td>}</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_">/// Literal generation.</i></td></tr>
<tr><th id="162">162</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isLiteralsPair' data-type='bool (anonymous namespace)::isLiteralsPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_">isLiteralsPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="10FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="165">165</th><td><i></i></td></tr>
<tr><th id="166">166</th><td><i>  // PC relative address.</i></td></tr>
<tr><th id="167">167</th><td>  <b>if</b> ((<a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a> == <b>nullptr</b> || <a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>) &amp;&amp;</td></tr>
<tr><th id="168">168</th><td>      <a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>)</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i>// 32 bit immediate.</i></td></tr>
<tr><th id="172">172</th><td>  <b>if</b> ((<a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a> == <b>nullptr</b> || <a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZWi" title='llvm::AArch64::MOVZWi' data-ref="llvm::AArch64::MOVZWi" data-ref-filename="llvm..AArch64..MOVZWi">MOVZWi</a>) &amp;&amp;</td></tr>
<tr><th id="173">173</th><td>      (<a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKWi" title='llvm::AArch64::MOVKWi' data-ref="llvm::AArch64::MOVKWi" data-ref-filename="llvm..AArch64..MOVKWi">MOVKWi</a> &amp;&amp;</td></tr>
<tr><th id="174">174</th><td>       <a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>16</var>))</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i>// Lower half of 64 bit immediate.</i></td></tr>
<tr><th id="178">178</th><td>  <b>if</b>((<a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a> == <b>nullptr</b> || <a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVZXi" title='llvm::AArch64::MOVZXi' data-ref="llvm::AArch64::MOVZXi" data-ref-filename="llvm..AArch64..MOVZXi">MOVZXi</a>) &amp;&amp;</td></tr>
<tr><th id="179">179</th><td>     (<a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a> &amp;&amp;</td></tr>
<tr><th id="180">180</th><td>      <a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>16</var>))</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <i>// Upper half of 64 bit immediate.</i></td></tr>
<tr><th id="184">184</th><td>  <b>if</b> ((<a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a> == <b>nullptr</b> ||</td></tr>
<tr><th id="185">185</th><td>       (<a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a> &amp;&amp;</td></tr>
<tr><th id="186">186</th><td>        <a class="local col0 ref" href="#10FirstMI" title='FirstMI' data-ref="10FirstMI" data-ref-filename="10FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>32</var>)) &amp;&amp;</td></tr>
<tr><th id="187">187</th><td>      (<a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVKXi" title='llvm::AArch64::MOVKXi' data-ref="llvm::AArch64::MOVKXi" data-ref-filename="llvm..AArch64..MOVKXi">MOVKXi</a> &amp;&amp;</td></tr>
<tr><th id="188">188</th><td>       <a class="local col1 ref" href="#11SecondMI" title='SecondMI' data-ref="11SecondMI" data-ref-filename="11SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>48</var>))</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_">/// Fuse address generation and loads or stores.</i></td></tr>
<tr><th id="195">195</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isAddressLdStPair' data-type='bool (anonymous namespace)::isAddressLdStPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_">isAddressLdStPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="12FirstMI" data-ref-filename="12FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="13SecondMI" data-ref-filename="13SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="197">197</th><td>  <b>switch</b> (<a class="local col3 ref" href="#13SecondMI" title='SecondMI' data-ref="13SecondMI" data-ref-filename="13SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="198">198</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>:</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBui" title='llvm::AArch64::STRBui' data-ref="llvm::AArch64::STRBui" data-ref-filename="llvm..AArch64..STRBui">STRBui</a>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHui" title='llvm::AArch64::STRHui' data-ref="llvm::AArch64::STRHui" data-ref-filename="llvm..AArch64..STRHui">STRHui</a>:</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRQui" title='llvm::AArch64::STRQui' data-ref="llvm::AArch64::STRQui" data-ref-filename="llvm..AArch64..STRQui">STRQui</a>:</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>:</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>:</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBui" title='llvm::AArch64::LDRBui' data-ref="llvm::AArch64::LDRBui" data-ref-filename="llvm..AArch64..LDRBui">LDRBui</a>:</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>:</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHui" title='llvm::AArch64::LDRHui' data-ref="llvm::AArch64::LDRHui" data-ref-filename="llvm..AArch64..LDRHui">LDRHui</a>:</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRQui" title='llvm::AArch64::LDRQui' data-ref="llvm::AArch64::LDRQui" data-ref-filename="llvm..AArch64..LDRQui">LDRQui</a>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>:</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>:</td></tr>
<tr><th id="218">218</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>:</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>:</td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="221">221</th><td>    <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="local col2 ref" href="#12FirstMI" title='FirstMI' data-ref="12FirstMI" data-ref-filename="12FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="223">223</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>   <b>switch</b> (<a class="local col2 ref" href="#12FirstMI" title='FirstMI' data-ref="12FirstMI" data-ref-filename="12FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="226">226</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADR" title='llvm::AArch64::ADR' data-ref="llvm::AArch64::ADR" data-ref-filename="llvm..AArch64..ADR">ADR</a>:</td></tr>
<tr><th id="227">227</th><td>      <b>return</b> <a class="local col3 ref" href="#13SecondMI" title='SecondMI' data-ref="13SecondMI" data-ref-filename="13SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="228">228</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>:</td></tr>
<tr><th id="229">229</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="230">230</th><td>    }</td></tr>
<tr><th id="231">231</th><td>  }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="234">234</th><td>}</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_">/// Compare and conditional select.</i></td></tr>
<tr><th id="237">237</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isCCSelectPair' data-type='bool (anonymous namespace)::isCCSelectPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_">isCCSelectPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="14FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="238">238</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="15SecondMI" data-ref-filename="15SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="239">239</th><td>  <i>// 32 bits</i></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="local col5 ref" href="#15SecondMI" title='SecondMI' data-ref="15SecondMI" data-ref-filename="15SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a>) {</td></tr>
<tr><th id="241">241</th><td>    <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="242">242</th><td>    <b>if</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="243">243</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <b>if</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>))</td></tr>
<tr><th id="246">246</th><td>      <b>switch</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="247">247</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="248">248</th><td>        <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>);</td></tr>
<tr><th id="249">249</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>:</td></tr>
<tr><th id="250">250</th><td>        <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasExtendedReg' data-ref="_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE">hasExtendedReg</a>(*<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>);</td></tr>
<tr><th id="251">251</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="252">252</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>:</td></tr>
<tr><th id="253">253</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="254">254</th><td>      }</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// 64 bits</i></td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col5 ref" href="#15SecondMI" title='SecondMI' data-ref="15SecondMI" data-ref-filename="15SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>) {</td></tr>
<tr><th id="259">259</th><td>    <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="260">260</th><td>    <b>if</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="261">261</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <b>if</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>))</td></tr>
<tr><th id="264">264</th><td>      <b>switch</b> (<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="265">265</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="266">266</th><td>        <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>);</td></tr>
<tr><th id="267">267</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a>:</td></tr>
<tr><th id="268">268</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx64" title='llvm::AArch64::SUBSXrx64' data-ref="llvm::AArch64::SUBSXrx64" data-ref-filename="llvm..AArch64..SUBSXrx64">SUBSXrx64</a>:</td></tr>
<tr><th id="269">269</th><td>        <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasExtendedReg' data-ref="_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo14hasExtendedRegERKNS_12MachineInstrE">hasExtendedReg</a>(*<a class="local col4 ref" href="#14FirstMI" title='FirstMI' data-ref="14FirstMI" data-ref-filename="14FirstMI">FirstMI</a>);</td></tr>
<tr><th id="270">270</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="271">271</th><td>      <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a>:</td></tr>
<tr><th id="272">272</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="273">273</th><td>      }</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i  data-doc="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_">// Arithmetic and logic.</i></td></tr>
<tr><th id="280">280</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isArithmeticLogicPair' data-type='bool (anonymous namespace)::isArithmeticLogicPair(const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_">isArithmeticLogicPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="17SecondMI" data-ref-filename="17SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(<a class="local col7 ref" href="#17SecondMI" title='SecondMI' data-ref="17SecondMI" data-ref-filename="17SecondMI">SecondMI</a>))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>switch</b> (<a class="local col7 ref" href="#17SecondMI" title='SecondMI' data-ref="17SecondMI" data-ref-filename="17SecondMI">SecondMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="286">286</th><td>  <i>// Arithmetic</i></td></tr>
<tr><th id="287">287</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="295">295</th><td>  <i>// Logic</i></td></tr>
<tr><th id="296">296</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>:</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrr" title='llvm::AArch64::ANDXrr' data-ref="llvm::AArch64::ANDXrr" data-ref-filename="llvm..AArch64..ANDXrr">ANDXrr</a>:</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrr" title='llvm::AArch64::BICWrr' data-ref="llvm::AArch64::BICWrr" data-ref-filename="llvm..AArch64..BICWrr">BICWrr</a>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrr" title='llvm::AArch64::BICXrr' data-ref="llvm::AArch64::BICXrr" data-ref-filename="llvm..AArch64..BICXrr">BICXrr</a>:</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONWrr" title='llvm::AArch64::EONWrr' data-ref="llvm::AArch64::EONWrr" data-ref-filename="llvm..AArch64..EONWrr">EONWrr</a>:</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONXrr" title='llvm::AArch64::EONXrr' data-ref="llvm::AArch64::EONXrr" data-ref-filename="llvm..AArch64..EONXrr">EONXrr</a>:</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrr" title='llvm::AArch64::EORWrr' data-ref="llvm::AArch64::EORWrr" data-ref-filename="llvm..AArch64..EORWrr">EORWrr</a>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrr" title='llvm::AArch64::EORXrr' data-ref="llvm::AArch64::EORXrr" data-ref-filename="llvm..AArch64..EORXrr">EORXrr</a>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNWrr" title='llvm::AArch64::ORNWrr' data-ref="llvm::AArch64::ORNWrr" data-ref-filename="llvm..AArch64..ORNWrr">ORNWrr</a>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNXrr" title='llvm::AArch64::ORNXrr' data-ref="llvm::AArch64::ORNXrr" data-ref-filename="llvm..AArch64..ORNXrr">ORNXrr</a>:</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>:</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrr" title='llvm::AArch64::ORRXrr' data-ref="llvm::AArch64::ORRXrr" data-ref-filename="llvm..AArch64..ORRXrr">ORRXrr</a>:</td></tr>
<tr><th id="308">308</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>:</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrs" title='llvm::AArch64::BICWrs' data-ref="llvm::AArch64::BICWrs" data-ref-filename="llvm..AArch64..BICWrs">BICWrs</a>:</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICXrs" title='llvm::AArch64::BICXrs' data-ref="llvm::AArch64::BICXrs" data-ref-filename="llvm..AArch64..BICXrs">BICXrs</a>:</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONWrs" title='llvm::AArch64::EONWrs' data-ref="llvm::AArch64::EONWrs" data-ref-filename="llvm..AArch64..EONWrs">EONWrs</a>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EONXrs" title='llvm::AArch64::EONXrs' data-ref="llvm::AArch64::EONXrs" data-ref-filename="llvm..AArch64..EONXrs">EONXrs</a>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrs" title='llvm::AArch64::EORWrs' data-ref="llvm::AArch64::EORWrs" data-ref-filename="llvm..AArch64..EORWrs">EORWrs</a>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrs" title='llvm::AArch64::EORXrs' data-ref="llvm::AArch64::EORXrs" data-ref-filename="llvm..AArch64..EORXrs">EORXrs</a>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNWrs" title='llvm::AArch64::ORNWrs' data-ref="llvm::AArch64::ORNWrs" data-ref-filename="llvm..AArch64..ORNWrs">ORNWrs</a>:</td></tr>
<tr><th id="317">317</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORNXrs" title='llvm::AArch64::ORNXrs' data-ref="llvm::AArch64::ORNXrs" data-ref-filename="llvm..AArch64..ORNXrs">ORNXrs</a>:</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a>:</td></tr>
<tr><th id="320">320</th><td>    <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> (<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    <i>// Arithmetic</i></td></tr>
<tr><th id="325">325</th><td>    <b>switch</b> (<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="326">326</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="327">327</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="328">328</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="329">329</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="330">330</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="331">331</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="332">332</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="333">333</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="335">335</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="336">336</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="337">337</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="338">338</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="339">339</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="340">340</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="341">341</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="342">342</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="343">343</th><td>      <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a>);</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>    <b>break</b>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Arithmetic, setting flags.</i></td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>:</td></tr>
<tr><th id="356">356</th><td>    <i>// Assume the 1st instr to be a wildcard if it is unspecified.</i></td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="358">358</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <i>// Arithmetic, not setting flags.</i></td></tr>
<tr><th id="361">361</th><td>    <b>switch</b> (<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="362">362</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>:</td></tr>
<tr><th id="363">363</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>:</td></tr>
<tr><th id="364">364</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>:</td></tr>
<tr><th id="365">365</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>:</td></tr>
<tr><th id="366">366</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="367">367</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>:</td></tr>
<tr><th id="368">368</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>:</td></tr>
<tr><th id="369">369</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>:</td></tr>
<tr><th id="370">370</th><td>    <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>:</td></tr>
<tr><th id="371">371</th><td>      <b>return</b> !<a class="type" href="AArch64InstrInfo.h.html#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo" data-ref-filename="llvm..AArch64InstrInfo">AArch64InstrInfo</a>::<a class="ref fn" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::hasShiftedReg' data-ref="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm16AArch64InstrInfo13hasShiftedRegERKNS_12MachineInstrE">hasShiftedReg</a>(*<a class="local col6 ref" href="#16FirstMI" title='FirstMI' data-ref="16FirstMI" data-ref-filename="16FirstMI">FirstMI</a>);</td></tr>
<tr><th id="372">372</th><td>    }</td></tr>
<tr><th id="373">373</th><td>    <b>break</b>;</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_">/// <span class="command">\brief</span> Check if the instr pair, FirstMI and SecondMI, should be fused</i></td></tr>
<tr><th id="380">380</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_">/// together. Given SecondMI, when FirstMI is unspecified, then check if</i></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_">/// SecondMI may be part of a fused pair at all.</i></td></tr>
<tr><th id="382">382</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_" title='(anonymous namespace)::shouldScheduleAdjacent' data-type='bool (anonymous namespace)::shouldScheduleAdjacent(const llvm::TargetInstrInfo &amp; TII, const llvm::TargetSubtargetInfo &amp; TSI, const llvm::MachineInstr * FirstMI, const llvm::MachineInstr &amp; SecondMI)' data-ref="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_" data-ref-filename="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_">shouldScheduleAdjacent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="18TII" data-ref-filename="18TII">TII</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="19TSI" title='TSI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="19TSI" data-ref-filename="19TSI">TSI</dfn>,</td></tr>
<tr><th id="384">384</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20FirstMI" title='FirstMI' data-type='const llvm::MachineInstr *' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</dfn>,</td></tr>
<tr><th id="385">385</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21SecondMI" title='SecondMI' data-type='const llvm::MachineInstr &amp;' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</dfn>) {</td></tr>
<tr><th id="386">386</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col2 decl" id="22ST" title='ST' data-type='const llvm::AArch64Subtarget &amp;' data-ref="22ST" data-ref-filename="22ST">ST</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a>&amp;&gt;(<a class="local col9 ref" href="#19TSI" title='TSI' data-ref="19TSI" data-ref-filename="19TSI">TSI</a>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>// All checking functions assume that the 1st instr is a wildcard if it is</i></td></tr>
<tr><th id="389">389</th><td><i>  // unspecified.</i></td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15hasCmpBccFusionEv" title='llvm::AArch64Subtarget::hasCmpBccFusion' data-ref="_ZNK4llvm16AArch64Subtarget15hasCmpBccFusionEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15hasCmpBccFusionEv">hasCmpBccFusion</a>() || <a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" title='llvm::AArch64Subtarget::hasArithmeticBccFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv">hasArithmeticBccFusion</a>()) {</td></tr>
<tr><th id="391">391</th><td>    <em>bool</em> <dfn class="local col3 decl" id="23CmpOnly" title='CmpOnly' data-type='bool' data-ref="23CmpOnly" data-ref-filename="23CmpOnly">CmpOnly</dfn> = !<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" title='llvm::AArch64Subtarget::hasArithmeticBccFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget22hasArithmeticBccFusionEv">hasArithmeticBccFusion</a>();</td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b" title='(anonymous namespace)::isArithmeticBccPair' data-use='c' data-ref="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b" data-ref-filename="_ZN12_GLOBAL__N_119isArithmeticBccPairEPKN4llvm12MachineInstrERS2_b">isArithmeticBccPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>, <a class="local col3 ref" href="#23CmpOnly" title='CmpOnly' data-ref="23CmpOnly" data-ref-filename="23CmpOnly">CmpOnly</a>))</td></tr>
<tr><th id="393">393</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv" title='llvm::AArch64Subtarget::hasArithmeticCbzFusion' data-ref="_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget22hasArithmeticCbzFusionEv">hasArithmeticCbzFusion</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isArithmeticCbzPair' data-use='c' data-ref="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_119isArithmeticCbzPairEPKN4llvm12MachineInstrERS2_">isArithmeticCbzPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget10hasFuseAESEv" title='llvm::AArch64Subtarget::hasFuseAES' data-ref="_ZNK4llvm16AArch64Subtarget10hasFuseAESEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget10hasFuseAESEv">hasFuseAES</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isAESPair' data-use='c' data-ref="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_19isAESPairEPKN4llvm12MachineInstrERS2_">isAESPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget16hasFuseCryptoEOREv" title='llvm::AArch64Subtarget::hasFuseCryptoEOR' data-ref="_ZNK4llvm16AArch64Subtarget16hasFuseCryptoEOREv" data-ref-filename="_ZNK4llvm16AArch64Subtarget16hasFuseCryptoEOREv">hasFuseCryptoEOR</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isCryptoEORPair' data-use='c' data-ref="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_115isCryptoEORPairEPKN4llvm12MachineInstrERS2_">isCryptoEORPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv" title='llvm::AArch64Subtarget::hasFuseLiterals' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15hasFuseLiteralsEv">hasFuseLiterals</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isLiteralsPair' data-use='c' data-ref="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_114isLiteralsPairEPKN4llvm12MachineInstrERS2_">isLiteralsPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14hasFuseAddressEv" title='llvm::AArch64Subtarget::hasFuseAddress' data-ref="_ZNK4llvm16AArch64Subtarget14hasFuseAddressEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14hasFuseAddressEv">hasFuseAddress</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isAddressLdStPair' data-use='c' data-ref="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_117isAddressLdStPairEPKN4llvm12MachineInstrERS2_">isAddressLdStPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv" title='llvm::AArch64Subtarget::hasFuseCCSelect' data-ref="_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15hasFuseCCSelectEv">hasFuseCCSelect</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isCCSelectPair' data-use='c' data-ref="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_114isCCSelectPairEPKN4llvm12MachineInstrERS2_">isCCSelectPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (<a class="local col2 ref" href="#22ST" title='ST' data-ref="22ST" data-ref-filename="22ST">ST</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv" title='llvm::AArch64Subtarget::hasFuseArithmeticLogic' data-ref="_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget22hasFuseArithmeticLogicEv">hasFuseArithmeticLogic</a>() &amp;&amp; <a class="tu ref fn" href="#_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_" title='(anonymous namespace)::isArithmeticLogicPair' data-use='c' data-ref="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_" data-ref-filename="_ZN12_GLOBAL__N_121isArithmeticLogicPairEPKN4llvm12MachineInstrERS2_">isArithmeticLogicPair</a>(<a class="local col0 ref" href="#20FirstMI" title='FirstMI' data-ref="20FirstMI" data-ref-filename="20FirstMI">FirstMI</a>, <a class="local col1 ref" href="#21SecondMI" title='SecondMI' data-ref="21SecondMI" data-ref-filename="21SecondMI">SecondMI</a>))</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>}</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>} <i>// end namespace</i></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation" data-ref-filename="llvm..ScheduleDAGMutation">ScheduleDAGMutation</a>&gt; <dfn class="decl def fn" id="_ZN4llvm35createAArch64MacroFusionDAGMutationEv" title='llvm::createAArch64MacroFusionDAGMutation' data-ref="_ZN4llvm35createAArch64MacroFusionDAGMutationEv" data-ref-filename="_ZN4llvm35createAArch64MacroFusionDAGMutationEv">createAArch64MacroFusionDAGMutation</dfn> () {</td></tr>
<tr><th id="419">419</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/CodeGen/MacroFusion.h.html#_ZN4llvm28createMacroFusionDAGMutationESt8functionIFbRKNS_15TargetInstrInfoERKNS_19TargetSubtargetInfoEPKNS_12MachineInstrERS8_EE" title='llvm::createMacroFusionDAGMutation' data-ref="_ZN4llvm28createMacroFusionDAGMutationESt8functionIFbRKNS_15TargetInstrInfoERKNS_19TargetSubtargetInfoEPKNS_12MachineInstrERS8_EE" data-ref-filename="_ZN4llvm28createMacroFusionDAGMutationESt8functionIFbRKNS_15TargetInstrInfoERKNS_19TargetSubtargetInfoEPKNS_12MachineInstrERS8_EE">createMacroFusionDAGMutation</a>(<span class='ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span><a class="tu ref fn" href="#_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_" title='(anonymous namespace)::shouldScheduleAdjacent' data-use='r' data-ref="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_" data-ref-filename="_ZN12_GLOBAL__N_122shouldScheduleAdjacentERKN4llvm15TargetInstrInfoERKNS0_19TargetSubtargetInfoEPKNS0_12MachineInstrERS8_">shouldScheduleAdjacent</a>);</td></tr>
<tr><th id="420">420</th><td>}</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="423">423</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>