
*** Running vivado
    with args -log Stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Stopwatch.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Stopwatch.tcl -notrace
Command: synth_design -top Stopwatch -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 385.578 ; gain = 99.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Stopwatch' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.v:24]
INFO: [Synth 8-6157] synthesizing module 'count_ctrl' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/count_ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'count_ctrl' (1#1) [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/count_ctrl.v:22]
INFO: [Synth 8-6157] synthesizing module 'key_debounce' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/key_debounce.v:23]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter DEBOUNCE_TIME bound to: 10000 - type: integer 
	Parameter CNT_MAX bound to: 499999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce' (2#1) [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/key_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'countdown_timer' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/countdown_timer.v:24]
	Parameter IDLE bound to: 2'b00 
	Parameter COUNTING bound to: 2'b01 
	Parameter FINISHED bound to: 2'b10 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter TENTH_MS bound to: 1000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/countdown_timer.v:98]
INFO: [Synth 8-6155] done synthesizing module 'countdown_timer' (3#1) [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/countdown_timer.v:24]
INFO: [Synth 8-6157] synthesizing module 'smg' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:23]
	Parameter maxcnt bound to: 16'b1100001101010000 
WARNING: [Synth 8-5788] Register disp_dat_reg in module smg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:66]
INFO: [Synth 8-6155] done synthesizing module 'smg' (4#1) [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Stopwatch' (5#1) [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.v:24]
WARNING: [Synth 8-3917] design Stopwatch has port an[7] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port an[6] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 441.516 ; gain = 155.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 441.516 ; gain = 155.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 441.516 ; gain = 155.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/new/con_.xdc]
Finished Parsing XDC File [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/new/con_.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/constrs_1/new/con_.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.230 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.230 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 769.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'count_ctrl'
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msec_h" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sec_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sec_h" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "min_l" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "min_h" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msec_l" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sample_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'countdown_timer'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'count_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                COUNTING |                              010 |                               01
                FINISHED |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'countdown_timer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Stopwatch 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module count_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module key_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module countdown_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module smg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "c_ctrl/divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_d/sample_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "countdown_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "smg_R4/divclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "smg_L2/divclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Stopwatch has port seg_R4[7] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port seg_L2[7] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port an[7] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port an[6] driven by constant 0
WARNING: [Synth 8-3917] design Stopwatch has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Stopwatch has port an[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/div_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn2_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\key_d/sample_clk_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn2_reg[0] )
INFO: [Synth 8-3886] merging instance 'key_d/btn1_reg[0]' (FDPE) to 'key_d/btn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'key_d/btn2_reg[1]' (FDPE) to 'key_d/btn1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\key_d/btn1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_R4/disp_dat_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_R4/disp_dat_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_R4/disp_dat_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_R4/disp_dat_reg[3] )
WARNING: [Synth 8-3332] Sequential element (c_ctrl/FSM_onehot_state_reg[2]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (c_ctrl/FSM_onehot_state_reg[1]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (c_ctrl/FSM_onehot_state_reg[0]) is unused and will be removed from module Stopwatch.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin seg_reg[7] with 1st driver pin 'smg_R4/seg_reg[7]/Q' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin seg_reg[7] with 2nd driver pin 'GND' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net seg_reg[7] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin seg_reg[7] with 1st driver pin 'smg_L2/seg_reg[7]/Q' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin seg_reg[7] with 2nd driver pin 'GND' [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net seg_reg[7] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.srcs/sources_1/new/smg.v:54]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.230 ; gain = 482.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'smg_L2/disp_dat_reg[0]' (FDE) to 'smg_L2/disp_dat_reg[1]'
INFO: [Synth 8-3886] merging instance 'smg_L2/disp_dat_reg[1]' (FDE) to 'smg_L2/disp_dat_reg[2]'
INFO: [Synth 8-3886] merging instance 'smg_L2/disp_dat_reg[2]' (FDE) to 'smg_L2/disp_dat_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\smg_L2/disp_dat_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     5|
|4     |LUT3   |     7|
|5     |LUT4   |     7|
|6     |LUT5   |    40|
|7     |LUT6   |    12|
|8     |FDRE   |    50|
|9     |IBUF   |     1|
|10    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   156|
|2     |  countdown_inst |countdown_timer |   129|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 787.617 ; gain = 501.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 787.617 ; gain = 173.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 787.617 ; gain = 501.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 22 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 789.445 ; gain = 516.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 789.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pack/Creation/Vivado/Stopwatch/Stopwatch.runs/synth_1/Stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Stopwatch_utilization_synth.rpt -pb Stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 26 16:49:03 2025...
