Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 26 15:03:26 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_methodology -file mopshub_board_v1_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v1_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v1_wrapper_methodology_drc_routed.rpx
| Design       : mopshub_board_v1_wrapper
| Device       : xc7a200tfbg484-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 402
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 95         |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 52         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 10         |
| TIMING-16 | Warning          | Large setup violation                           | 244        |
| XDCC-6    | Warning          | Attempt to overwrite a user Pblock constraint   | 1          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1023]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1055]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1087]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1119]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1151]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1183]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1215]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1247]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1279]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[127]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1311]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1343]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1375]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1407]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1439]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1471]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1503]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1535]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1567]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1599]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[159]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1631]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1663]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1695]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1727]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1759]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1791]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1823]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1855]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1887]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1919]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[191]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1951]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[1983]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2015]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2047]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2079]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2111]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2143]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2175]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2207]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2239]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[223]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2271]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2303]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2335]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2367]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2399]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2431]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2463]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2495]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2527]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2559]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[255]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2591]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2623]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2655]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2687]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2719]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2751]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2783]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2815]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2847]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2879]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[287]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2911]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2943]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2975]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2998]_srl23/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[2999]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[319]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[31]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[351]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[383]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[415]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[447]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[479]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[511]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[543]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[575]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[607]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[639]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[63]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[671]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[703]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[735]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[767]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[799]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[831]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[863]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[895]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[927]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[959]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[95]_srl32/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/seu_shift_reg0/shiftreg_reg[991]_srl32/CLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block0_7/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_0/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_1/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_2/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_3/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_4/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_5/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_6/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[3]_i_3__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/bittiming/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/counter/counto_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/flipflop/buff_reg/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/smpldbit_reg_i/smpldbit_i_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/TimeControl/tseg_reg_i/tseg1mpl_i_reg[4]/CLR
 (the first 15 of 19 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[0]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[2]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[5]/CLR,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/LogicalLinkControl/llc_fsm_2/count[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/active_reg/PRE,
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[0]/CLR
mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/canakari_top_16bus0/cancari_block8_15/can_7/canakari_main/MediumAccessControl/reset_mac_i/count_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X23Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X22Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X21Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X22Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X20Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X21Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X19Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X18Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X17Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X15Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[0]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[2]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[15]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[9]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[9]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[2]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[6]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[0]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[2]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[4]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[9]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[6]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[6]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[9]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[12]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[12]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[0]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[1]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[1]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[14]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[7]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[10]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[13]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[6]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[6]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[11]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[12]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[10]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[3]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[15]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[15]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[12]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[13]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[7]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[7]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[10]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[8]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[13]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[6]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[15]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[7]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[7]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[12]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[12]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[7]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[11]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[11]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/FSM_sequential_r_SM_Main_reg[0]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[10]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[10]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[9]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[6]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[4]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[4]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[8]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[8]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[5]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[2]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[14]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[8]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[14]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[14]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[11]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[11]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[13]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[13]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[0]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[8]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[8]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.257 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[1]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[15]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[11]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[14]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[3]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[2]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[3]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_16/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_16/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_16/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_16/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg/S (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_15/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_25/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[12]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[14]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[15]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[10]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[11]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[8]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[9]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wfull_reg/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[4]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[6]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.520 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[7]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/sync_r2w/wq2_rptr_reg[13]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[0]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[2]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_24/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[3]/R (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.717 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica/C (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/D (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.775 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_14/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.798 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.801 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_5/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/REGCEB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_13/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.843 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.860 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_0/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.862 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_7/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.864 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_5/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.879 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.890 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_4/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.901 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_4/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/RSTRAMB (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_3/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.943 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_18/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.953 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_1/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.955 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_22/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_6/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.967 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/ENARDEN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_3/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/mem_reg_0_2/ENBWREN (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_19/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_7/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -2.453 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -2.454 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_4/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -2.468 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_11/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_5/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_21/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_23/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_1/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -2.533 ns between mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_20/C (clocked by clk_40_mopshub_board_v1_clk_wiz_s1_0) and mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0] (clocked by clk_uart_mopshub_board_v1_clk_wiz_s1_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCC-6#1 Warning
Attempt to overwrite a user Pblock constraint  
A new Pblock XDC constraint attempts to redefine a previous user Pblock SEM_CONTROLLER. Pblocks cannot be redefined and the previous Pblock is preserved.
New Source: /home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc (Line: 250)
Previous Source: /home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc (Line: 27)
Related violations: <none>


