<stg><name>receiver_Pipeline_VITIS_LOOP_130_8</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body270

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body270:0 %i = load i4 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body270:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body270:2 %icmp_ln130 = icmp_ult  i4 %i, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body270:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body270:4 %br_ln130 = br i1 %icmp_ln130, void %for.body312.preheader.exitStub, void %for.body270.split

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.body270.split:0 %i_7_cast15 = zext i4 %i

]]></Node>
<StgValue><ssdm name="i_7_cast15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body270.split:2 %or_ln131 = or i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="or_ln131"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.body270.split:3 %zext_ln813 = zext i4 %or_ln131

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:4 %filt_4_I_V_addr = getelementptr i18 %filt_4_I_V, i64 0, i64 %i_7_cast15

]]></Node>
<StgValue><ssdm name="filt_4_I_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:5 %filt_4_I_V_load = load i4 %filt_4_I_V_addr

]]></Node>
<StgValue><ssdm name="filt_4_I_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:6 %filt_4_I_V_addr_1 = getelementptr i18 %filt_4_I_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="filt_4_I_V_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:7 %filt_4_I_V_load_1 = load i4 %filt_4_I_V_addr_1

]]></Node>
<StgValue><ssdm name="filt_4_I_V_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body270.split:9 %lshr_ln8 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:13 %filt_4_Q_V_addr = getelementptr i18 %filt_4_Q_V, i64 0, i64 %i_7_cast15

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:14 %filt_4_Q_V_load = load i4 %filt_4_Q_V_addr

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:15 %filt_4_Q_V_addr_1 = getelementptr i18 %filt_4_Q_V, i64 0, i64 %zext_ln813

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:16 %filt_4_Q_V_load_1 = load i4 %filt_4_Q_V_addr_1

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_load_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body270.split:20 %add_ln130 = add i4 %i, i4 2

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body270.split:21 %store_ln130 = store i4 %add_ln130, i4 %i_7

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:5 %filt_4_I_V_load = load i4 %filt_4_I_V_addr

]]></Node>
<StgValue><ssdm name="filt_4_I_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:7 %filt_4_I_V_load_1 = load i4 %filt_4_I_V_addr_1

]]></Node>
<StgValue><ssdm name="filt_4_I_V_load_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body270.split:8 %add_ln813_38 = add i18 %filt_4_I_V_load_1, i18 %filt_4_I_V_load

]]></Node>
<StgValue><ssdm name="add_ln813_38"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:14 %filt_4_Q_V_load = load i4 %filt_4_Q_V_addr

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="4">
<![CDATA[
for.body270.split:16 %filt_4_Q_V_load_1 = load i4 %filt_4_Q_V_addr_1

]]></Node>
<StgValue><ssdm name="filt_4_Q_V_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body270.split:17 %add_ln813_39 = add i18 %filt_4_Q_V_load_1, i18 %filt_4_Q_V_load

]]></Node>
<StgValue><ssdm name="add_ln813_39"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.body312.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body270.split:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
for.body270.split:10 %zext_ln131 = zext i3 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:11 %filt_5_I_V_addr_1 = getelementptr i18 %filt_5_I_V, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="filt_5_I_V_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="18" op_1_bw="3">
<![CDATA[
for.body270.split:12 %store_ln131 = store i18 %add_ln813_38, i3 %filt_5_I_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body270.split:18 %filt_5_Q_V_addr_1 = getelementptr i18 %filt_5_Q_V, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="filt_5_Q_V_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="18" op_1_bw="3">
<![CDATA[
for.body270.split:19 %store_ln132 = store i18 %add_ln813_39, i3 %filt_5_Q_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.body270.split:22 %br_ln130 = br void %for.body270

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="filt_4_I_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="filt_4_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="filt_5_I_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="filt_5_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="filt_4_Q_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="filt_4_Q_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="filt_5_Q_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="filt_5_Q_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="i_7" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="i_7" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="62" from="i_7" to="i" fromId="6" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="72" from="p_str" to="specpipeline_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="i" to="icmp_ln130" fromId="9" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln130" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="12">
</dataflow>
<dataflow id="82" from="icmp_ln130" to="br_ln130" fromId="11" toId="13">
</dataflow>
<dataflow id="83" from="i" to="i_7_cast15" fromId="9" toId="14">
</dataflow>
<dataflow id="84" from="i" to="or_ln131" fromId="9" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="or_ln131" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="or_ln131" to="zext_ln813" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="filt_4_I_V" to="filt_4_I_V_addr" fromId="53" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="filt_4_I_V_addr" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="i_7_cast15" to="filt_4_I_V_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="92" from="filt_4_I_V_addr" to="filt_4_I_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="93" from="filt_4_I_V" to="filt_4_I_V_addr_1" fromId="53" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_89" to="filt_4_I_V_addr_1" fromId="89" toId="19">
</dataflow>
<dataflow id="95" from="zext_ln813" to="filt_4_I_V_addr_1" fromId="16" toId="19">
</dataflow>
<dataflow id="96" from="filt_4_I_V_addr_1" to="filt_4_I_V_load_1" fromId="19" toId="20">
</dataflow>
<dataflow id="98" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="lshr_ln8" fromId="97" toId="21">
</dataflow>
<dataflow id="99" from="i" to="lshr_ln8" fromId="9" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_57" to="lshr_ln8" fromId="57" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="lshr_ln8" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="filt_4_Q_V" to="filt_4_Q_V_addr" fromId="55" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_89" to="filt_4_Q_V_addr" fromId="89" toId="22">
</dataflow>
<dataflow id="105" from="i_7_cast15" to="filt_4_Q_V_addr" fromId="14" toId="22">
</dataflow>
<dataflow id="106" from="filt_4_Q_V_addr" to="filt_4_Q_V_load" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="filt_4_Q_V" to="filt_4_Q_V_addr_1" fromId="55" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_89" to="filt_4_Q_V_addr_1" fromId="89" toId="24">
</dataflow>
<dataflow id="109" from="zext_ln813" to="filt_4_Q_V_addr_1" fromId="16" toId="24">
</dataflow>
<dataflow id="110" from="filt_4_Q_V_addr_1" to="filt_4_Q_V_load_1" fromId="24" toId="25">
</dataflow>
<dataflow id="111" from="i" to="add_ln130" fromId="9" toId="26">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln130" fromId="112" toId="26">
</dataflow>
<dataflow id="114" from="add_ln130" to="store_ln130" fromId="26" toId="27">
</dataflow>
<dataflow id="115" from="i_7" to="store_ln130" fromId="6" toId="27">
</dataflow>
<dataflow id="116" from="filt_4_I_V_addr" to="filt_4_I_V_load" fromId="17" toId="28">
</dataflow>
<dataflow id="117" from="filt_4_I_V_addr_1" to="filt_4_I_V_load_1" fromId="19" toId="29">
</dataflow>
<dataflow id="118" from="filt_4_I_V_load_1" to="add_ln813_38" fromId="29" toId="30">
</dataflow>
<dataflow id="119" from="filt_4_I_V_load" to="add_ln813_38" fromId="28" toId="30">
</dataflow>
<dataflow id="120" from="filt_4_Q_V_addr" to="filt_4_Q_V_load" fromId="22" toId="31">
</dataflow>
<dataflow id="121" from="filt_4_Q_V_addr_1" to="filt_4_Q_V_load_1" fromId="24" toId="32">
</dataflow>
<dataflow id="122" from="filt_4_Q_V_load_1" to="add_ln813_39" fromId="32" toId="33">
</dataflow>
<dataflow id="123" from="filt_4_Q_V_load" to="add_ln813_39" fromId="31" toId="33">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="124" toId="34">
</dataflow>
<dataflow id="127" from="empty_27" to="specloopname_ln130" fromId="126" toId="34">
</dataflow>
<dataflow id="128" from="lshr_ln8" to="zext_ln131" fromId="21" toId="35">
</dataflow>
<dataflow id="129" from="filt_5_I_V" to="filt_5_I_V_addr_1" fromId="54" toId="36">
</dataflow>
<dataflow id="130" from="StgValue_89" to="filt_5_I_V_addr_1" fromId="89" toId="36">
</dataflow>
<dataflow id="131" from="zext_ln131" to="filt_5_I_V_addr_1" fromId="35" toId="36">
</dataflow>
<dataflow id="132" from="add_ln813_38" to="store_ln131" fromId="30" toId="37">
</dataflow>
<dataflow id="133" from="filt_5_I_V_addr_1" to="store_ln131" fromId="36" toId="37">
</dataflow>
<dataflow id="134" from="filt_5_Q_V" to="filt_5_Q_V_addr_1" fromId="56" toId="38">
</dataflow>
<dataflow id="135" from="StgValue_89" to="filt_5_Q_V_addr_1" fromId="89" toId="38">
</dataflow>
<dataflow id="136" from="zext_ln131" to="filt_5_Q_V_addr_1" fromId="35" toId="38">
</dataflow>
<dataflow id="137" from="add_ln813_39" to="store_ln132" fromId="33" toId="39">
</dataflow>
<dataflow id="138" from="filt_5_Q_V_addr_1" to="store_ln132" fromId="38" toId="39">
</dataflow>
<dataflow id="139" from="icmp_ln130" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="140" from="icmp_ln130" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
