# Caravel user project includes

-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/fpga_core.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/bottom_left_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/bottom_right_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/bottom_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/left_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/right_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/top_left_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/top_right_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/tile/top_tile.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cbx_1__0__old.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cbx_1__0_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cbx_1__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cbx_1__8__old.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cbx_1__8_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cby_0__1__old.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cby_0__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cby_1__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cby_8__1__old.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/cby_8__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/const0.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/const1.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/direct_interc.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/frac_lut4_mux.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/frac_lut4.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/grid_clb.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/grid_io_bottom_bottom.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/grid_io_left_left.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/grid_io_right_right.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/grid_io_top_top.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/io_sky130_fd_sc_hd__dfrtp_1_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/io.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_clb_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle_mode_physical__fabric.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_clb_mode_default__fle.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_io_mode_io_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/logical_tile_io_mode_physical__iopad.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_size2_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_size2.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size2_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size2.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size3_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size3.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size4_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size4.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size5_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size5.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size6_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size6.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size7_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size7.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size8_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size8.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size9_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size9.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size10_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size10.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size11_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size11.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size12_mem.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/mux_tree_tapbuf_size12.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_0__0_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_0__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_0__8_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_1__0_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_1__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_1__8_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_8__0_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_8__1_.v
-v $(USER_PROJECT_VERILOG)/../FPGA88_SC_HD_Verilog/SRC/submodules/sb_8__8_.v
-v $(USER_PROJECT_VERILOG)/rtl/user_defines.v
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
 
