#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Oct 18 15:18:14 2024
# Process ID: 59265
# Current directory: /home/mohammed/project_1/project_1.runs/synth_1
# Command line: vivado -log CryptoProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CryptoProcessor.tcl
# Log file: /home/mohammed/project_1/project_1.runs/synth_1/CryptoProcessor.vds
# Journal file: /home/mohammed/project_1/project_1.runs/synth_1/vivado.jou
# Running On        :mohammed
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :3202.260 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :8015 MB
# Swap memory       :0 MB
# Total Virtual     :8015 MB
# Available Virtual :2740 MB
#-----------------------------------------------------------
source CryptoProcessor.tcl -notrace
Command: synth_design -top CryptoProcessor -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59303
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1793.859 ; gain = 427.566 ; free physical = 177 ; free virtual = 1613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CryptoProcessor' [/home/mohammed/project_1/project_1.srcs/sources_1/new/CryptoProcessor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [/home/mohammed/project_1/project_1.srcs/sources_1/new/RAM.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/RAM.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ProsseningUnit' [/home/mohammed/project_1/project_1.srcs/sources_1/new/ProsseningUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ControlLogic' [/home/mohammed/project_1/project_1.srcs/sources_1/new/ControlLogic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ControlLogic' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/ControlLogic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/mohammed/project_1/project_1.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'LUT' [/home/mohammed/project_1/project_1.srcs/sources_1/new/LUT.sv:23]
INFO: [Synth 8-6157] synthesizing module 'S_box' [/home/mohammed/project_1/project_1.srcs/sources_1/new/S_box.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'S_box' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/S_box.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/LUT.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Rotator' [/home/mohammed/project_1/project_1.srcs/sources_1/new/Rotator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Rotator' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/Rotator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ProsseningUnit' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/ProsseningUnit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CryptoProcessor' (0#1) [/home/mohammed/project_1/project_1.srcs/sources_1/new/CryptoProcessor.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1869.797 ; gain = 503.504 ; free physical = 158 ; free virtual = 1531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.609 ; gain = 521.316 ; free physical = 149 ; free virtual = 1524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1895.613 ; gain = 529.320 ; free physical = 148 ; free virtual = 1524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.629 ; gain = 545.336 ; free physical = 137 ; free virtual = 1522
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP P/A/ALUout0, operation Mode is: A*B.
DSP Report: operator P/A/ALUout0 is absorbed into DSP P/A/ALUout0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 132 ; free virtual = 1386
---------------------------------------------------------------------------------
 Sort Area is  P/A/ALUout0_0 : 0 0 : 1946 1946 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------+------------+-----------+----------------------+-------------+
|Module Name     | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+----------------+------------+-----------+----------------------+-------------+
|CryptoProcessor | R/RAM_reg  | Implied   | 16 x 16              | RAM32M x 6  | 
+----------------+------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 133 ; free virtual = 1387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------+------------+-----------+----------------------+-------------+
|Module Name     | RTL Object | Inference | Size (Depth x Width) | Primitives  | 
+----------------+------------+-----------+----------------------+-------------+
|CryptoProcessor | R/RAM_reg  | Implied   | 16 x 16              | RAM32M x 6  | 
+----------------+------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 133 ; free virtual = 1387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     8|
|3     |DSP48E1 |     1|
|4     |LUT1    |     1|
|5     |LUT2    |    48|
|6     |LUT4    |    16|
|7     |LUT5    |    16|
|8     |LUT6    |    64|
|9     |RAM32M  |     6|
|10    |IBUF    |    17|
|11    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   194|
|2     |  P      |ProsseningUnit |    25|
|3     |    A    |ALU            |    25|
|4     |  R      |RAM            |   134|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1394
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.145 ; gain = 669.852 ; free physical = 134 ; free virtual = 1394
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2036.152 ; gain = 669.852 ; free physical = 133 ; free virtual = 1394
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.082 ; gain = 0.000 ; free physical = 188 ; free virtual = 1395
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2173.828 ; gain = 0.000 ; free physical = 354 ; free virtual = 1588
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 7fa3e1b2
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.828 ; gain = 811.504 ; free physical = 354 ; free virtual = 1589
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1452.990; main = 1299.330; forked = 270.389
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2517.211; main = 2173.832; forked = 475.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.840 ; gain = 0.000 ; free physical = 354 ; free virtual = 1592
INFO: [Common 17-1381] The checkpoint '/home/mohammed/project_1/project_1.runs/synth_1/CryptoProcessor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CryptoProcessor_utilization_synth.rpt -pb CryptoProcessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 15:18:32 2024...
