Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 363422ea881745a5896db3c28fa40c94 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port address [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:77]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port A [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:132]
WARNING: [VRFC 10-278] actual bit length 183 differs from formal bit length 129 for port D [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:157]
WARNING: [VRFC 10-278] actual bit length 183 differs from formal bit length 129 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:158]
WARNING: [VRFC 10-278] actual bit length 77 differs from formal bit length 78 for port Q [C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v:169]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/processor.v" Line 25. Module processor has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/memory.v" Line 23. Module memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 23. Module load_rst_reg(N=96) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 41. Module mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/CSE.CAL/Desktop/MS3/project_1/project_1.srcs/sources_1/new/register.v" Line 51. Module flipflop has a timescale but at least one module in design doesn't have timescale.
