Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug  5 17:22:58 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file I2C_Test_wrapper_control_sets_placed.rpt
| Design       : I2C_Test_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           11 |
| No           | No                    | Yes                    |              19 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              33 |           14 |
| Yes          | No                    | Yes                    |             132 |           40 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                          Enable Signal                          |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[3]_i_1_n_0 | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                4 |              4 |         1.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/busy_cnt                        | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                1 |              4 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address0                  |                                                   |                2 |              4 |         2.00 |
|  sysclk_IBUF_BUFG |                                                                 | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                5 |              7 |         1.40 |
|  sysclk_IBUF_BUFG | I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count_1                        | I2C_Test_i/UART_TXmod_0/U0/r_Clk_Count0           |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | I2C_Test_i/I2Cmod_0/U0/data_rd[7]_i_1_n_0                       | I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0               |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data0                      |                                                   |                5 |              8 |         1.60 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[23]                    | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[15]                    | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/alt_data[7]                     | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[7]                     | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[15]                    | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[7]                    | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data[23]                    | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/temp_data[15]                   | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG | I2C_Test_i/UART_TXmod_0/U0/r_TX_Data_0                          |                                                   |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/I2Cmod_0/U0/busy1                                    | I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0               |                3 |              9 |         3.00 |
|  sysclk_IBUF_BUFG |                                                                 | I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0               |                6 |             12 |         2.00 |
|  sysclk_IBUF_BUFG | I2C_Test_i/I2Cmod_0/U0/addr_rw0                                 |                                                   |                5 |             13 |         2.60 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/conv_cnt                        | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                5 |             17 |         3.40 |
|  sysclk_IBUF_BUFG | I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_1_n_0         | I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0 |                7 |             26 |         3.71 |
|  sysclk_IBUF_BUFG |                                                                 |                                                   |               11 |             27 |         2.45 |
+-------------------+-----------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


