// Seed: 4153262015
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5
);
  logic id_7;
  id_8 :
  assert property (@(posedge id_8++) id_2)
  else $unsigned(5);
  ;
  wire id_9;
  assign module_1.id_3 = 0;
  wire [-1 : 1 'h0] id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    inout supply0 id_5
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2
  );
  logic id_7;
endmodule
