
*** Running vivado
    with args -log uc_system_Output_Compare_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uc_system_Output_Compare_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uc_system_Output_Compare_0_0.tcl -notrace
Command: synth_design -top uc_system_Output_Compare_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 318.648 ; gain = 80.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uc_system_Output_Compare_0_0' [c:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Output_Compare_0_0/synth/uc_system_Output_Compare_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Output_Compare' [C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v:22]
	Parameter ADDRESS bound to: 13'b0000000011000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'Output_Compare' (1#1) [C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/new/Output_Compare_v1_0.v:22]
INFO: [Synth 8-256] done synthesizing module 'uc_system_Output_Compare_0_0' (2#1) [c:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.srcs/sources_1/bd/uc_system/ip/uc_system_Output_Compare_0_0/synth/uc_system_Output_Compare_0_0.v:57]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[15]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[14]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[13]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[12]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[11]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[10]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[9]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[8]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[7]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[6]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[5]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[4]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[3]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[2]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[1]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[0]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_overflow
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 357.977 ; gain = 119.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 357.977 ; gain = 119.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 656.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Output_Compare 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[15]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[14]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[13]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[12]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[11]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[10]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[9]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[8]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[7]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[6]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[5]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[4]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[3]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[2]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[1]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_val_bi[0]
WARNING: [Synth 8-3331] design Output_Compare has unconnected port timer2_overflow
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[0]' (FDRE) to 'inst/rddata_bo_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[1]' (FDRE) to 'inst/rddata_bo_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[2]' (FDRE) to 'inst/rddata_bo_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[3]' (FDRE) to 'inst/rddata_bo_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[4]' (FDRE) to 'inst/rddata_bo_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[5]' (FDRE) to 'inst/rddata_bo_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[6]' (FDRE) to 'inst/rddata_bo_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[7]' (FDRE) to 'inst/rddata_bo_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[8]' (FDRE) to 'inst/rddata_bo_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[9]' (FDRE) to 'inst/rddata_bo_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[10]' (FDRE) to 'inst/rddata_bo_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[11]' (FDRE) to 'inst/rddata_bo_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[12]' (FDRE) to 'inst/rddata_bo_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[13]' (FDRE) to 'inst/rddata_bo_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[14]' (FDRE) to 'inst/rddata_bo_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[15]' (FDRE) to 'inst/rddata_bo_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[16]' (FDRE) to 'inst/rddata_bo_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[17]' (FDRE) to 'inst/rddata_bo_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[18]' (FDRE) to 'inst/rddata_bo_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[19]' (FDRE) to 'inst/rddata_bo_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[20]' (FDRE) to 'inst/rddata_bo_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[21]' (FDRE) to 'inst/rddata_bo_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[22]' (FDRE) to 'inst/rddata_bo_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[23]' (FDRE) to 'inst/rddata_bo_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[24]' (FDRE) to 'inst/rddata_bo_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[25]' (FDRE) to 'inst/rddata_bo_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[26]' (FDRE) to 'inst/rddata_bo_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[27]' (FDRE) to 'inst/rddata_bo_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[28]' (FDRE) to 'inst/rddata_bo_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[29]' (FDRE) to 'inst/rddata_bo_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/rddata_bo_reg[30]' (FDRE) to 'inst/rddata_bo_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/rddata_bo_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/rddata_bo_reg[31]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[31]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[30]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[29]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[28]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[27]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[26]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[25]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[24]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[23]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[22]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[21]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[20]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[19]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[18]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[17]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[16]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[15]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[14]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[13]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[12]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[11]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[10]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[9]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[8]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[7]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[6]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[5]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[4]) is unused and will be removed from module uc_system_Output_Compare_0_0.
INFO: [Synth 8-3332] Sequential element (inst/occonf_reg[3]) is unused and will be removed from module uc_system_Output_Compare_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT2   |    14|
|3     |LUT3   |     5|
|4     |LUT4   |    21|
|5     |LUT5   |     8|
|6     |LUT6   |    18|
|7     |FDRE   |    59|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   132|
|2     |  inst   |Output_Compare |   132|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 656.934 ; gain = 119.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 656.934 ; gain = 418.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

76 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 656.934 ; gain = 419.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.runs/uc_system_Output_Compare_0_0_synth_1/uc_system_Output_Compare_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Laptop/Documents/projects/io_lab2/io_lab2/io_lab2.runs/uc_system_Output_Compare_0_0_synth_1/uc_system_Output_Compare_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 656.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 10:59:03 2017...
