[{"DBLP title": "Balancing memory and performance through selective flushing of software code caches.", "DBLP authors": ["Apala Guha", "Kim M. Hazelwood", "Mary Lou Soffa"], "year": 2010, "MAG papers": [{"PaperId": 2051531076, "PaperTitle": "balancing memory and performance through selective flushing of software code caches", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Erbium: a deterministic, concurrent intermediate representation to map data-flow tasks to scalable, persistent streaming processes.", "DBLP authors": ["Cupertino Miranda", "Antoniu Pop", "Philippe Dumont", "Albert Cohen", "Marc Duranton"], "year": 2010, "MAG papers": [{"PaperId": 2011737674, "PaperTitle": "erbium a deterministic concurrent intermediate representation to map data flow tasks to scalable persistent streaming processes", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"french institute for research in computer science and automation": 3.0, "mines paristech": 1.0}}], "source": "ES"}, {"DBLP title": "Resource recycling: putting idle resources to work on a composable accelerator.", "DBLP authors": ["Yongjun Park", "Hyunchul Park", "Scott A. Mahlke", "Sukjin Kim"], "year": 2010, "MAG papers": [{"PaperId": 2082414359, "PaperTitle": "resource recycling putting idle resources to work on a composable accelerator", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 1.0, "university of michigan": 2.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Instruction selection by graph transformation.", "DBLP authors": ["Sebastian Buchwald", "Andreas Zwinkau"], "year": 2010, "MAG papers": [{"PaperId": 2041165628, "PaperTitle": "instruction selection by graph transformation", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Routing-based synthesis of digital microfluidic biochips.", "DBLP authors": ["Elena Maftei", "Paul Pop", "Jan Madsen"], "year": 2010, "MAG papers": [{"PaperId": 2093842593, "PaperTitle": "routing based synthesis of digital microfluidic biochips", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technical university of denmark": 3.0}}], "source": "ES"}, {"DBLP title": "Implementing virtual secure circuit using a custom-instruction approach.", "DBLP authors": ["Zhimin Chen", "Ambuj Sinha", "Patrick Schaumont"], "year": 2010, "MAG papers": [{"PaperId": 2142107091, "PaperTitle": "implementing virtual secure circuit using a custom instruction approach", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Mighty-morphing power-SIMD.", "DBLP authors": ["Ganesh S. Dasika", "Mark Woh", "Sangwon Seo", "Nathan Clark", "Trevor N. Mudge", "Scott A. Mahlke"], "year": 2010, "MAG papers": [{"PaperId": 2113780579, "PaperTitle": "mighty morphing power simd", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of michigan": 5.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE.", "DBLP authors": ["Ratna Krishnamoorthy", "Keshavan Varadarajan", "Ganesh Garga", "Mythri Alle", "S. K. Nandy", "Ranjani Narayan", "Masahiro Fujita"], "year": 2010, "MAG papers": [{"PaperId": 2035799546, "PaperTitle": "towards minimizing execution delays on dynamically reconfigurable processors a case study on redefine", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tokyo": 2.0, "indian institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "Implementing dynamic implied addressing mode for multi-output instructions.", "DBLP authors": ["Jonghee M. Youn", "Jongwon Lee", "Yunheung Paek", "Jongwung Kim", "Jeonghun Cho"], "year": 2010, "MAG papers": [{"PaperId": 2038155434, "PaperTitle": "implementing dynamic implied addressing mode for multi output instructions", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyungpook national university": 2.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Real-time unobtrusive program execution trace compression using branch predictor events.", "DBLP authors": ["Vladimir Uzelac", "Aleksandar Milenkovic", "Martin Burtscher", "Milena Milenkovic"], "year": 2010, "MAG papers": [{"PaperId": 2118386335, "PaperTitle": "real time unobtrusive program execution trace compression using branch predictor events", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of texas at austin": 1.0, "tensilica": 1.0, "university of alabama in huntsville": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "A memory interface for multi-purpose multi-stream accelerators.", "DBLP authors": ["Sylvain Girbal", "Olivier Temam", "Sami Yehia", "Hugues Berry", "Zheng Li"], "year": 2010, "MAG papers": [{"PaperId": 2170167304, "PaperTitle": "a memory interface for multi purpose multi stream accelerators", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-based data value and address trace filtering techniques.", "DBLP authors": ["Vladimir Uzelac", "Aleksandar Milenkovic"], "year": 2010, "MAG papers": [{"PaperId": 2169675821, "PaperTitle": "hardware based data value and address trace filtering techniques", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tensilica": 1.0, "university of alabama in huntsville": 1.0}}], "source": "ES"}, {"DBLP title": "Improving scratchpad allocation with demand-driven data tiling.", "DBLP authors": ["Xuejun Yang", "Li Wang", "Jingling Xue", "Tao Tang", "Xiaoguang Ren", "Sen Ye"], "year": 2010, "MAG papers": [{"PaperId": 2144392242, "PaperTitle": "improving scratchpad allocation with demand driven data tiling", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national university of defense technology": 4.0, "university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Fine-grain dynamic instruction placement for L0 scratch-pad memory.", "DBLP authors": ["JongSoo Park", "James D. Balfour", "William J. Dally"], "year": 2010, "MAG papers": [{"PaperId": 2003049814, "PaperTitle": "fine grain dynamic instruction placement for l0 scratch pad memory", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stanford university": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Improved procedure placement for set associative caches.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2010, "MAG papers": [{"PaperId": 1996052673, "PaperTitle": "improved procedure placement for set associative caches", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing inter-task interferences in scratch-pad memory usage for reducing the energy consumption of multi-task systems.", "DBLP authors": ["Lovic Gauthier", "Tohru Ishihara", "Hideki Takase", "Hiroyuki Tomiyama", "Hiroaki Takada"], "year": 2010, "MAG papers": [{"PaperId": 2001234477, "PaperTitle": "minimizing inter task interferences in scratch pad memory usage for reducing the energy consumption of multi task systems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ritsumeikan university": 1.0, "kyushu university": 2.0}}], "source": "ES"}, {"DBLP title": "Compilers, architectures and synthesis for embedded computing: retrospect and prospect.", "DBLP authors": ["Krishna V. Palem"], "year": 2010, "MAG papers": [{"PaperId": 2013904363, "PaperTitle": "compilers architectures and synthesis for embedded computing retrospect and prospect", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing energy to minimize errors in dataflow graphs using approximate adders.", "DBLP authors": ["Zvi M. Kedem", "Vincent John Mooney", "Kirthi Krishna Muntimadugu", "Krishna V. Palem", "Avani Devarasetty", "Phani Deepak Parasuramuni"], "year": 2010, "MAG papers": [{"PaperId": 2134597645, "PaperTitle": "optimizing energy to minimize errors in dataflow graphs using approximate adders", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"rice university": 2.0, "nanyang technological university": 1.0, "international institute of information technology hyderabad": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Eliminating false phase interactions to reduce optimization phase order search space.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2010, "MAG papers": [{"PaperId": 2059178831, "PaperTitle": "eliminating false phase interactions to reduce optimization phase order search space", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of kansas": 2.0}}], "source": "ES"}, {"DBLP title": "Practical aggregation of semantical program properties for machine learning based optimization.", "DBLP authors": ["Mircea Namolaru", "Albert Cohen", "Grigori Fursin", "Ayal Zaks", "Ari Freund"], "year": 2010, "MAG papers": [{"PaperId": 2076290291, "PaperTitle": "practical aggregation of semantical program properties for machine learning based optimization", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"french institute for research in computer science and automation": 2.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Vertical stealing: robust, locality-aware do-all workload distribution for 3D MPSoCs.", "DBLP authors": ["Andrea Marongiu", "Paolo Burgio", "Luca Benini"], "year": 2010, "MAG papers": [{"PaperId": 2059064321, "PaperTitle": "vertical stealing robust locality aware do all workload distribution for 3d mpsocs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Design space exploration of the turbo decoding algorithm on GPUs.", "DBLP authors": ["Dongwon Lee", "Marilyn Wolf", "Hyesoon Kim"], "year": 2010, "MAG papers": [{"PaperId": 2084402036, "PaperTitle": "design space exploration of the turbo decoding algorithm on gpus", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Characterization and exploitation of narrow-width loads: the narrow-width cache approach.", "DBLP authors": ["Mafijul Md. Islam", "Per Stenstr\u00f6m"], "year": 2010, "MAG papers": [{"PaperId": 1968593948, "PaperTitle": "characterization and exploitation of narrow width loads the narrow width cache approach", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"chalmers university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "E < MC2: less energy through multi-copy cache.", "DBLP authors": ["Arup Chakraborty", "Houman Homayoun", "Amin Khajeh", "Nikil D. Dutt", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2010, "MAG papers": [{"PaperId": 2132174932, "PaperTitle": "e mc2 less energy through multi copy cache", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 54, "Affiliations": {"university of california irvine": 6.0}}], "source": "ES"}, {"DBLP title": "Enabling large decoded instruction loop caching for energy-aware embedded processors.", "DBLP authors": ["Ji Gu", "Hui Guo"], "year": 2010, "MAG papers": [{"PaperId": 2003402359, "PaperTitle": "enabling large decoded instruction loop caching for energy aware embedded processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}]