{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 10:38:07 2019 " "Info: Processing started: Sun May 12 10:38:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\p1:counter\[3\] register q\[1\]~reg0 171.97 MHz 5.815 ns Internal " "Info: Clock \"clk\" has Internal fmax of 171.97 MHz between source register \"\\p1:counter\[3\]\" and destination register \"q\[1\]~reg0\" (period= 5.815 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.632 ns + Longest register register " "Info: + Longest register to register delay is 5.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p1:counter\[3\] 1 REG LCFF_X18_Y12_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N27; Fanout = 4; REG Node = '\\p1:counter\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.309 ns) 1.022 ns Add0~690 2 COMB LCCOMB_X17_Y13_N6 2 " "Info: 2: + IC(0.713 ns) + CELL(0.309 ns) = 1.022 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 2; COMB Node = 'Add0~690'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { \p1:counter[3] Add0~690 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.057 ns Add0~694 3 COMB LCCOMB_X17_Y13_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.057 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 2; COMB Node = 'Add0~694'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~690 Add0~694 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.092 ns Add0~698 4 COMB LCCOMB_X17_Y13_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.092 ns; Loc. = LCCOMB_X17_Y13_N10; Fanout = 2; COMB Node = 'Add0~698'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~694 Add0~698 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.127 ns Add0~702 5 COMB LCCOMB_X17_Y13_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.127 ns; Loc. = LCCOMB_X17_Y13_N12; Fanout = 2; COMB Node = 'Add0~702'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~698 Add0~702 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.223 ns Add0~706 6 COMB LCCOMB_X17_Y13_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 2; COMB Node = 'Add0~706'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~702 Add0~706 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.258 ns Add0~710 7 COMB LCCOMB_X17_Y13_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.258 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 2; COMB Node = 'Add0~710'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~706 Add0~710 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.293 ns Add0~714 8 COMB LCCOMB_X17_Y13_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.293 ns; Loc. = LCCOMB_X17_Y13_N18; Fanout = 2; COMB Node = 'Add0~714'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~710 Add0~714 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.328 ns Add0~718 9 COMB LCCOMB_X17_Y13_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.328 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 2; COMB Node = 'Add0~718'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~714 Add0~718 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.363 ns Add0~722 10 COMB LCCOMB_X17_Y13_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 1.363 ns; Loc. = LCCOMB_X17_Y13_N22; Fanout = 2; COMB Node = 'Add0~722'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~718 Add0~722 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.398 ns Add0~726 11 COMB LCCOMB_X17_Y13_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.398 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 2; COMB Node = 'Add0~726'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~722 Add0~726 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.433 ns Add0~730 12 COMB LCCOMB_X17_Y13_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.433 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 2; COMB Node = 'Add0~730'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~726 Add0~730 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.468 ns Add0~734 13 COMB LCCOMB_X17_Y13_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.468 ns; Loc. = LCCOMB_X17_Y13_N28; Fanout = 2; COMB Node = 'Add0~734'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~730 Add0~734 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 1.668 ns Add0~738 14 COMB LCCOMB_X17_Y13_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.200 ns) = 1.668 ns; Loc. = LCCOMB_X17_Y13_N30; Fanout = 2; COMB Node = 'Add0~738'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~734 Add0~738 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.703 ns Add0~742 15 COMB LCCOMB_X17_Y12_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.703 ns; Loc. = LCCOMB_X17_Y12_N0; Fanout = 2; COMB Node = 'Add0~742'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~738 Add0~742 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.738 ns Add0~746 16 COMB LCCOMB_X17_Y12_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.738 ns; Loc. = LCCOMB_X17_Y12_N2; Fanout = 2; COMB Node = 'Add0~746'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~742 Add0~746 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.773 ns Add0~750 17 COMB LCCOMB_X17_Y12_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.773 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 2; COMB Node = 'Add0~750'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~746 Add0~750 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.808 ns Add0~754 18 COMB LCCOMB_X17_Y12_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.808 ns; Loc. = LCCOMB_X17_Y12_N6; Fanout = 2; COMB Node = 'Add0~754'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~750 Add0~754 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.843 ns Add0~758 19 COMB LCCOMB_X17_Y12_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.843 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 2; COMB Node = 'Add0~758'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~754 Add0~758 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.878 ns Add0~762 20 COMB LCCOMB_X17_Y12_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.878 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 2; COMB Node = 'Add0~762'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~758 Add0~762 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.913 ns Add0~766 21 COMB LCCOMB_X17_Y12_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.913 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 2; COMB Node = 'Add0~766'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~762 Add0~766 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.009 ns Add0~770 22 COMB LCCOMB_X17_Y12_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 2.009 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 2; COMB Node = 'Add0~770'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~766 Add0~770 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.044 ns Add0~774 23 COMB LCCOMB_X17_Y12_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.044 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'Add0~774'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~770 Add0~774 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.079 ns Add0~778 24 COMB LCCOMB_X17_Y12_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.079 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'Add0~778'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~774 Add0~778 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.114 ns Add0~782 25 COMB LCCOMB_X17_Y12_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 2.114 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 2; COMB Node = 'Add0~782'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~778 Add0~782 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.149 ns Add0~786 26 COMB LCCOMB_X17_Y12_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 2.149 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 2; COMB Node = 'Add0~786'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~782 Add0~786 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.184 ns Add0~790 27 COMB LCCOMB_X17_Y12_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.184 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'Add0~790'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~786 Add0~790 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.219 ns Add0~794 28 COMB LCCOMB_X17_Y12_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.219 ns; Loc. = LCCOMB_X17_Y12_N26; Fanout = 2; COMB Node = 'Add0~794'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~790 Add0~794 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.254 ns Add0~798 29 COMB LCCOMB_X17_Y12_N28 1 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.254 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 1; COMB Node = 'Add0~798'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~794 Add0~798 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.379 ns Add0~801 30 COMB LCCOMB_X17_Y12_N30 31 " "Info: 30: + IC(0.000 ns) + CELL(0.125 ns) = 2.379 ns; Loc. = LCCOMB_X17_Y12_N30; Fanout = 31; COMB Node = 'Add0~801'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~798 Add0~801 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.346 ns) 3.453 ns counter~1755 31 COMB LCCOMB_X18_Y14_N12 2 " "Info: 31: + IC(0.728 ns) + CELL(0.346 ns) = 3.453 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 2; COMB Node = 'counter~1755'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { Add0~801 counter~1755 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.378 ns) 4.475 ns Equal0~135 32 COMB LCCOMB_X18_Y13_N26 1 " "Info: 32: + IC(0.644 ns) + CELL(0.378 ns) = 4.475 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 1; COMB Node = 'Equal0~135'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { counter~1755 Equal0~135 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.228 ns) 4.952 ns Equal0~136 33 COMB LCCOMB_X18_Y13_N4 1 " "Info: 33: + IC(0.249 ns) + CELL(0.228 ns) = 4.952 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 1; COMB Node = 'Equal0~136'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Equal0~135 Equal0~136 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 5.206 ns Equal0~137 34 COMB LCCOMB_X18_Y13_N30 3 " "Info: 34: + IC(0.201 ns) + CELL(0.053 ns) = 5.206 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 3; COMB Node = 'Equal0~137'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { Equal0~136 Equal0~137 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 5.477 ns Selector1~13 35 COMB LCCOMB_X18_Y13_N20 1 " "Info: 35: + IC(0.218 ns) + CELL(0.053 ns) = 5.477 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; COMB Node = 'Selector1~13'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Equal0~137 Selector1~13 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.632 ns q\[1\]~reg0 36 REG LCFF_X18_Y13_N21 2 " "Info: 36: + IC(0.000 ns) + CELL(0.155 ns) = 5.632 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.879 ns ( 51.12 % ) " "Info: Total cell delay = 2.879 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.753 ns ( 48.88 % ) " "Info: Total interconnect delay = 2.753 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { \p1:counter[3] Add0~690 Add0~694 Add0~698 Add0~702 Add0~706 Add0~710 Add0~714 Add0~718 Add0~722 Add0~726 Add0~730 Add0~734 Add0~738 Add0~742 Add0~746 Add0~750 Add0~754 Add0~758 Add0~762 Add0~766 Add0~770 Add0~774 Add0~778 Add0~782 Add0~786 Add0~790 Add0~794 Add0~798 Add0~801 counter~1755 Equal0~135 Equal0~136 Equal0~137 Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.632 ns" { \p1:counter[3] {} Add0~690 {} Add0~694 {} Add0~698 {} Add0~702 {} Add0~706 {} Add0~710 {} Add0~714 {} Add0~718 {} Add0~722 {} Add0~726 {} Add0~730 {} Add0~734 {} Add0~738 {} Add0~742 {} Add0~746 {} Add0~750 {} Add0~754 {} Add0~758 {} Add0~762 {} Add0~766 {} Add0~770 {} Add0~774 {} Add0~778 {} Add0~782 {} Add0~786 {} Add0~790 {} Add0~794 {} Add0~798 {} Add0~801 {} counter~1755 {} Equal0~135 {} Equal0~136 {} Equal0~137 {} Selector1~13 {} q[1]~reg0 {} } { 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.644ns 0.249ns 0.201ns 0.218ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.346ns 0.378ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns q\[1\]~reg0 3 REG LCFF_X18_Y13_N21 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.468 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns \\p1:counter\[3\] 3 REG LCFF_X18_Y12_N27 4 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y12_N27; Fanout = 4; REG Node = '\\p1:counter\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk~clkctrl \p1:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl \p1:counter[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} \p1:counter[3] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl \p1:counter[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} \p1:counter[3] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { \p1:counter[3] Add0~690 Add0~694 Add0~698 Add0~702 Add0~706 Add0~710 Add0~714 Add0~718 Add0~722 Add0~726 Add0~730 Add0~734 Add0~738 Add0~742 Add0~746 Add0~750 Add0~754 Add0~758 Add0~762 Add0~766 Add0~770 Add0~774 Add0~778 Add0~782 Add0~786 Add0~790 Add0~794 Add0~798 Add0~801 counter~1755 Equal0~135 Equal0~136 Equal0~137 Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.632 ns" { \p1:counter[3] {} Add0~690 {} Add0~694 {} Add0~698 {} Add0~702 {} Add0~706 {} Add0~710 {} Add0~714 {} Add0~718 {} Add0~722 {} Add0~726 {} Add0~730 {} Add0~734 {} Add0~738 {} Add0~742 {} Add0~746 {} Add0~750 {} Add0~754 {} Add0~758 {} Add0~762 {} Add0~766 {} Add0~770 {} Add0~774 {} Add0~778 {} Add0~782 {} Add0~786 {} Add0~790 {} Add0~794 {} Add0~798 {} Add0~801 {} counter~1755 {} Equal0~135 {} Equal0~136 {} Equal0~137 {} Selector1~13 {} q[1]~reg0 {} } { 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.728ns 0.644ns 0.249ns 0.201ns 0.218ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.346ns 0.378ns 0.228ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl \p1:counter[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} \p1:counter[3] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "q\[1\]~reg0 x clk 5.475 ns register " "Info: tsu for register \"q\[1\]~reg0\" (data pin = \"x\", clock pin = \"clk\") is 5.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.854 ns + Longest pin register " "Info: + Longest pin to register delay is 7.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns x 1 PIN PIN_N19 34 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 34; PIN Node = 'x'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.630 ns) + CELL(0.346 ns) 5.830 ns counter~1730 2 COMB LCCOMB_X18_Y12_N6 2 " "Info: 2: + IC(4.630 ns) + CELL(0.346 ns) = 5.830 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 2; COMB Node = 'counter~1730'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.976 ns" { x counter~1730 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.053 ns) 6.847 ns Equal0~131 3 COMB LCCOMB_X19_Y13_N10 1 " "Info: 3: + IC(0.964 ns) + CELL(0.053 ns) = 6.847 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 1; COMB Node = 'Equal0~131'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { counter~1730 Equal0~131 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.228 ns) 7.428 ns Equal0~137 4 COMB LCCOMB_X18_Y13_N30 3 " "Info: 4: + IC(0.353 ns) + CELL(0.228 ns) = 7.428 ns; Loc. = LCCOMB_X18_Y13_N30; Fanout = 3; COMB Node = 'Equal0~137'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Equal0~131 Equal0~137 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 7.699 ns Selector1~13 5 COMB LCCOMB_X18_Y13_N20 1 " "Info: 5: + IC(0.218 ns) + CELL(0.053 ns) = 7.699 ns; Loc. = LCCOMB_X18_Y13_N20; Fanout = 1; COMB Node = 'Selector1~13'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Equal0~137 Selector1~13 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.854 ns q\[1\]~reg0 6 REG LCFF_X18_Y13_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 7.854 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 21.50 % ) " "Info: Total cell delay = 1.689 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.165 ns ( 78.50 % ) " "Info: Total interconnect delay = 6.165 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "7.854 ns" { x counter~1730 Equal0~131 Equal0~137 Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "7.854 ns" { x {} x~combout {} counter~1730 {} Equal0~131 {} Equal0~137 {} Selector1~13 {} q[1]~reg0 {} } { 0.000ns 0.000ns 4.630ns 0.964ns 0.353ns 0.218ns 0.000ns } { 0.000ns 0.854ns 0.346ns 0.053ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns q\[1\]~reg0 3 REG LCFF_X18_Y13_N21 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "7.854 ns" { x counter~1730 Equal0~131 Equal0~137 Selector1~13 q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "7.854 ns" { x {} x~combout {} counter~1730 {} Equal0~131 {} Equal0~137 {} Selector1~13 {} q[1]~reg0 {} } { 0.000ns 0.000ns 4.630ns 0.964ns 0.353ns 0.218ns 0.000ns } { 0.000ns 0.854ns 0.346ns 0.053ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[1\] q\[1\]~reg0 6.047 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[1\]\" through register \"q\[1\]~reg0\" is 6.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns q\[1\]~reg0 3 REG LCFF_X18_Y13_N21 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.484 ns + Longest register pin " "Info: + Longest register to pin delay is 3.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[1\]~reg0 1 REG LCFF_X18_Y13_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N21; Fanout = 2; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1]~reg0 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(1.988 ns) 3.484 ns q\[1\] 2 PIN PIN_D13 0 " "Info: 2: + IC(1.496 ns) + CELL(1.988 ns) = 3.484 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 57.06 % ) " "Info: Total cell delay = 1.988 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.496 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { q[1]~reg0 {} q[1] {} } { 0.000ns 1.496ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { q[1]~reg0 {} q[1] {} } { 0.000ns 1.496ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "\\p1:counter\[31\] x clk -2.749 ns register " "Info: th for register \"\\p1:counter\[31\]\" (data pin = \"x\", clock pin = \"clk\") is -2.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.469 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 35 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 35; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns \\p1:counter\[31\] 3 REG LCFF_X18_Y13_N7 2 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X18_Y13_N7; Fanout = 2; REG Node = '\\p1:counter\[31\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clk~clkctrl \p1:counter[31] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl \p1:counter[31] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} \p1:counter[31] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.367 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns x 1 PIN PIN_N19 34 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 34; PIN Node = 'x'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.133 ns) + CELL(0.225 ns) 5.212 ns counter~1728 2 COMB LCCOMB_X18_Y13_N6 2 " "Info: 2: + IC(4.133 ns) + CELL(0.225 ns) = 5.212 ns; Loc. = LCCOMB_X18_Y13_N6; Fanout = 2; COMB Node = 'counter~1728'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { x counter~1728 } "NODE_NAME" } } { "Q5.vhd" "" { Text "D:/學校/課琵{資料/大二下/數位系統/Q5/Q5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.367 ns \\p1:counter\[31\] 3 REG LCFF_X18_Y13_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.367 ns; Loc. = LCFF_X18_Y13_N7; Fanout = 2; REG Node = '\\p1:counter\[31\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter~1728 \p1:counter[31] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.234 ns ( 22.99 % ) " "Info: Total cell delay = 1.234 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 77.01 % ) " "Info: Total interconnect delay = 4.133 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { x counter~1728 \p1:counter[31] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.367 ns" { x {} x~combout {} counter~1728 {} \p1:counter[31] {} } { 0.000ns 0.000ns 4.133ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clk clk~clkctrl \p1:counter[31] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clk {} clk~combout {} clk~clkctrl {} \p1:counter[31] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { x counter~1728 \p1:counter[31] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.367 ns" { x {} x~combout {} counter~1728 {} \p1:counter[31] {} } { 0.000ns 0.000ns 4.133ns 0.000ns } { 0.000ns 0.854ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Allocated 187 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 10:38:08 2019 " "Info: Processing ended: Sun May 12 10:38:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
