Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx_/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 262a7910808247cea7c59847b77f0b27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PulseMod10Counter_behav xil_defaultlib.PulseMod10Counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pulsemod10counter
Built simulation snapshot PulseMod10Counter_behav
