

================================================================
== Vitis HLS Report for 'AWGN_1_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jun 17 13:16:10 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  27.335 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      178|      178|  7.120 us|  7.120 us|  178|  178|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |      176|      176|        50|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    3221|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   140|    7341|   14291|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|    2706|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   141|   10047|   17882|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_2_no_dsp_1_U952   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U953   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U954   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U955   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U956   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U957   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U958   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U959   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U960   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U961   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dadd_64ns_64ns_64_2_no_dsp_1_U962   |dadd_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U977    |dcmp_64ns_64ns_1_1_no_dsp_1    |        0|   0|    0|     0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U978    |dcmp_64ns_64ns_1_1_no_dsp_1    |        0|   0|    0|     0|    0|
    |ddiv_64ns_64ns_64_7_no_dsp_1_U976   |ddiv_64ns_64ns_64_7_no_dsp_1   |        0|   0|    0|     0|    0|
    |dlog_64ns_64ns_64_5_med_dsp_1_U980  |dlog_64ns_64ns_64_5_med_dsp_1  |        0|  23|  941|  2613|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U963  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U964  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U965  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U966  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U967  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U968  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U969  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U970  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U971  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U972  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U973  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U974  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dmul_64ns_64ns_64_2_med_dsp_1_U975  |dmul_64ns_64ns_64_2_med_dsp_1  |        0|   9|  256|   230|    0|
    |dsqrt_64ns_64ns_64_7_no_dsp_1_U979  |dsqrt_64ns_64ns_64_7_no_dsp_1  |        0|   0|    0|     0|    0|
    |dsub_64ns_64ns_64_2_no_dsp_1_U951   |dsub_64ns_64ns_64_2_no_dsp_1   |        0|   0|  256|   724|    0|
    +------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                               |                               |        0| 140| 7341| 14291|    0|
    +------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U981  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln590_fu_1600_p2               |         +|   0|  0|   19|          12|           5|
    |add_ln961_fu_1182_p2               |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_1252_p2               |         +|   0|  0|   18|          11|           1|
    |addr_head_p_3_V_fu_670_p2          |         +|   0|  0|   15|           8|           2|
    |addr_head_p_m_p_1_V_fu_676_p2      |         +|   0|  0|   17|          10|           9|
    |addr_head_p_n_V_fu_682_p2          |         +|   0|  0|   17|          10|          10|
    |j_5_fu_656_p2                      |         +|   0|  0|   15|           8|           1|
    |lsb_index_fu_1054_p2               |         +|   0|  0|   39|          32|           7|
    |m_35_fu_1218_p2                    |         +|   0|  0|   71|          64|          64|
    |F2_fu_1588_p2                      |         -|   0|  0|   19|          11|          12|
    |man_V_496_fu_1568_p2               |         -|   0|  0|   61|           1|          54|
    |sub_ln590_fu_1606_p2               |         -|   0|  0|   19|           4|          12|
    |sub_ln947_fu_1048_p2               |         -|   0|  0|   39|           6|          32|
    |sub_ln950_fu_1084_p2               |         -|   0|  0|   13|           5|           6|
    |sub_ln962_fu_1158_p2               |         -|   0|  0|   39|           6|          32|
    |sub_ln969_fu_1246_p2               |         -|   0|  0|   18|          10|          11|
    |and_ln443_4_fu_1380_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln443_fu_1354_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln590_fu_1744_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_1718_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln952_8_fu_1152_p2             |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_1112_p2               |       and|   0|  0|   32|          32|          32|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_condition_1960                  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op111_load_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op116_load_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op88_load_state1      |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op92_load_state1      |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_1644_p2              |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln15_fu_650_p2                |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln443_4_fu_1342_p2            |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln443_fu_1336_p2              |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln580_fu_1582_p2              |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_1594_p2              |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_1624_p2              |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_fu_1634_p2              |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_1688_p2              |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln938_fu_1020_p2              |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln949_fu_1070_p2              |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln952_fu_1118_p2              |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_fu_1146_p2              |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln950_fu_1094_p2              |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln961_fu_1192_p2              |      lshr|   0|  0|  179|          64|          64|
    |ap_block_pp0_stage0_00001          |        or|   0|  0|    2|           1|           1|
    |or_ln443_4_fu_1385_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln443_fu_1348_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_1732_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln952_5_fu_1106_p2              |        or|   0|  0|   32|          32|          32|
    |TEMP_V_fu_1758_p3                  |    select|   0|  0|   16|           1|           1|
    |f1_4_fu_1489_p3                    |    select|   0|  0|   64|           1|          64|
    |f2_9_fu_1475_p3                    |    select|   0|  0|   64|           1|          64|
    |grp_fu_489_p1                      |    select|   0|  0|   64|           1|           1|
    |grp_fu_499_p1                      |    select|   0|  0|   64|           1|          64|
    |grp_fu_503_p1                      |    select|   0|  0|   62|           1|          62|
    |grp_fu_507_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_511_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_515_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_519_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_523_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_532_p1                      |    select|   0|  0|   62|           1|          63|
    |grp_fu_550_p0                      |    select|   0|  0|   64|           1|          64|
    |grp_fu_554_p0                      |    select|   0|  0|   62|           1|          62|
    |grp_fu_613_p1                      |    select|   0|  0|   64|           1|          64|
    |m_34_fu_1206_p3                    |    select|   0|  0|   64|           1|          64|
    |man_V_497_fu_1574_p3               |    select|   0|  0|   52|           1|          54|
    |r_16_fu_1396_p3                    |    select|   0|  0|   64|           1|          64|
    |result_fu_1516_p3                  |    select|   0|  0|   64|           1|          64|
    |select_ln540_fu_1509_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln590_fu_1750_p3            |    select|   0|  0|   16|           1|          16|
    |select_ln591_fu_1724_p3            |    select|   0|  0|   16|           1|          16|
    |select_ln594_fu_1670_p3            |    select|   0|  0|   16|           1|          16|
    |select_ln597_fu_1662_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln612_fu_1704_p3            |    select|   0|  0|   16|           1|          16|
    |select_ln724_fu_778_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln949_fu_1174_p3            |    select|   0|  0|    2|           1|           1|
    |select_ln961_fu_1198_p3            |    select|   0|  0|    2|           1|           1|
    |select_ln968_fu_1258_p3            |    select|   0|  0|   10|           1|          11|
    |sh_amt_fu_1612_p3                  |    select|   0|  0|   11|           1|          12|
    |z_9_fu_1390_p3                     |    select|   0|  0|   64|           1|          64|
    |shl_ln613_fu_1698_p2               |       shl|   0|  0|   35|          16|          16|
    |shl_ln952_fu_1100_p2               |       shl|   0|  0|   96|           1|          32|
    |shl_ln962_fu_1168_p2               |       shl|   0|  0|  179|          64|          64|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    |pre_result_V_10_fu_792_p2          |       xor|   0|  0|   32|          32|          32|
    |pre_result_V_11_fu_822_p2          |       xor|   0|  0|   32|          32|          32|
    |pre_result_V_12_fu_942_p2          |       xor|   0|  0|   32|          32|          32|
    |pre_result_V_13_fu_994_p2          |       xor|   0|  0|   32|          32|          32|
    |pre_result_V_fu_1014_p2            |       xor|   0|  0|   32|          32|          32|
    |xor_ln1544_fu_786_p2               |       xor|   0|  0|   32|          32|          32|
    |xor_ln456_fu_1369_p2               |       xor|   0|  0|   65|          64|          65|
    |xor_ln541_fu_1499_p2               |       xor|   0|  0|   65|          64|          65|
    |xor_ln580_fu_1712_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_1738_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_1132_p2               |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 3221|        1172|        2322|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                        |   9|          2|    1|          2|
    |ap_phi_mux_p_0_0_0964_i_phi_fu_481_p4          |  14|          3|   32|         96|
    |ap_phi_mux_p_0_0_0976_i_phi_fu_470_p4          |  14|          3|   32|         96|
    |ap_sig_allocacmp_j_4                           |   9|          2|    8|         16|
    |channel_out_blk_n                              |   9|          2|    1|          2|
    |j_fu_350                                       |   9|          2|    8|         16|
    |lhs_V_fu_342                                   |   9|          2|   32|         64|
    |noise_out_blk_n                                |   9|          2|    1|          2|
    |p_0_0_09758_i_fu_338                           |   9|          2|   32|         64|
    |p_Val2_150_fu_354                              |   9|          2|   32|         64|
    |p_Val2_s_fu_346                                |   9|          2|   32|         64|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address1  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  14|          3|    9|         27|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 146|         32|  230|        542|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln443_reg_1894                 |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |f1_1_reg_2101                      |  64|   0|   64|          0|
    |f1_1_reg_2101_pp0_iter37_reg       |  64|   0|   64|          0|
    |f1_4_reg_2112                      |  64|   0|   64|          0|
    |f2_10_reg_2117                     |  64|   0|   64|          0|
    |f2_9_reg_2091                      |  64|   0|   64|          0|
    |f2_reg_2065                        |  64|   0|   64|          0|
    |icmp_ln15_reg_1836                 |   1|   0|    1|          0|
    |j_fu_350                           |   8|   0|    8|          0|
    |lhs_V_fu_342                       |  32|   0|   32|          0|
    |or_ln443_4_reg_1920                |   1|   0|    1|          0|
    |or_ln443_reg_1889                  |   1|   0|    1|          0|
    |p_0_0_09758_i_fu_338               |  32|   0|   32|          0|
    |p_Val2_150_fu_354                  |  32|   0|   32|          0|
    |p_Val2_s_fu_346                    |  32|   0|   32|          0|
    |r_12_reg_1844                      |   9|   0|    9|          0|
    |r_16_reg_1951                      |  64|   0|   64|          0|
    |result_reg_2122                    |  64|   0|   64|          0|
    |sext_ln1245_cast_reg_1831          |  24|   0|   24|          0|
    |t10_reg_2060                       |  64|   0|   64|          0|
    |t11_reg_2076                       |  64|   0|   64|          0|
    |t12_reg_2086                       |  64|   0|   64|          0|
    |t13_reg_1990                       |  64|   0|   64|          0|
    |t14_reg_2005                       |  64|   0|   64|          0|
    |t15_reg_2020                       |  64|   0|   64|          0|
    |t16_reg_2035                       |  64|   0|   64|          0|
    |t17_reg_2050                       |  64|   0|   64|          0|
    |t18_reg_2081                       |  64|   0|   64|          0|
    |t19_reg_2107                       |  64|   0|   64|          0|
    |t1_reg_1905                        |  64|   0|   64|          0|
    |t2_reg_1910                        |  64|   0|   64|          0|
    |t4_reg_1970                        |  64|   0|   64|          0|
    |t5_reg_1985                        |  64|   0|   64|          0|
    |t6_reg_2000                        |  64|   0|   64|          0|
    |t7_reg_2015                        |  64|   0|   64|          0|
    |t8_reg_2030                        |  64|   0|   64|          0|
    |t9_reg_2045                        |  64|   0|   64|          0|
    |tmp_6_reg_1884                     |  64|   0|   64|          0|
    |tmp_s_reg_1879                     |   1|   0|    1|          0|
    |tmp_uniform_reg_1869               |  64|   0|   64|          0|
    |trunc_ln229_reg_1840               |   1|   0|    1|          0|
    |z_9_reg_1946                       |  64|   0|   64|          0|
    |z_reg_1939                         |  64|   0|   64|          0|
    |z_reg_1939_pp0_iter15_reg          |  64|   0|   64|          0|
    |and_ln443_reg_1894                 |  64|  32|    1|          0|
    |f2_reg_2065                        |  64|  32|   64|          0|
    |or_ln443_4_reg_1920                |  64|  32|    1|          0|
    |or_ln443_reg_1889                  |  64|  32|    1|          0|
    |r_16_reg_1951                      |  64|  32|   64|          0|
    |tmp_uniform_reg_1869               |  64|  32|   64|          0|
    |z_9_reg_1946                       |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2706| 224| 2517|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|       AWGN.1_Pipeline_VITIS_LOOP_15_1|  return value|
|channel_out_dout                               |   in|   16|     ap_fifo|                           channel_out|       pointer|
|channel_out_empty_n                            |   in|    1|     ap_fifo|                           channel_out|       pointer|
|channel_out_read                               |  out|    1|     ap_fifo|                           channel_out|       pointer|
|noise_out_din                                  |  out|   16|     ap_fifo|                             noise_out|       pointer|
|noise_out_full_n                               |   in|    1|     ap_fifo|                             noise_out|       pointer|
|noise_out_write                                |  out|    1|     ap_fifo|                             noise_out|       pointer|
|rngMT19937ICN_uniformRNG_x_k_p_0_V             |   in|   32|     ap_none|    rngMT19937ICN_uniformRNG_x_k_p_0_V|        scalar|
|rngMT19937ICN_uniformRNG_x_k_p_1_V             |   in|   32|     ap_none|    rngMT19937ICN_uniformRNG_x_k_p_1_V|        scalar|
|rngMT19937ICN_uniformRNG_x_k_p_m_V             |   in|   32|     ap_none|    rngMT19937ICN_uniformRNG_x_k_p_m_V|        scalar|
|rngMT19937ICN_uniformRNG_x_k_p_2_V             |   in|   32|     ap_none|    rngMT19937ICN_uniformRNG_x_k_p_2_V|        scalar|
|sext_ln1245                                    |   in|   16|     ap_none|                           sext_ln1245|        scalar|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  out|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_address1  |  out|    9|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |  out|    1|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_even_0_V_q1        |   in|   32|   ap_memory|  rngMT19937ICN_uniformRNG_mt_even_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  out|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  out|    9|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  out|    1|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
|rngMT19937ICN_uniformRNG_mt_odd_0_V_q1         |   in|   32|   ap_memory|   rngMT19937ICN_uniformRNG_mt_odd_0_V|         array|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_09758_i = alloca i32 1"   --->   Operation 53 'alloca' 'p_0_0_09758_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 54 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 55 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 56 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_150 = alloca i32 1"   --->   Operation 57 'alloca' 'p_Val2_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245"   --->   Operation 58 'read' 'sext_ln1245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V"   --->   Operation 59 'read' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V"   --->   Operation 60 'read' 'rngMT19937ICN_uniformRNG_x_k_p_m_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V"   --->   Operation 61 'read' 'rngMT19937ICN_uniformRNG_x_k_p_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V"   --->   Operation 62 'read' 'rngMT19937ICN_uniformRNG_x_k_p_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1245_cast = sext i16 %sext_ln1245_read"   --->   Operation 63 'sext' 'sext_ln1245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %noise_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %channel_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V_read, i32 %p_Val2_150"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V_read, i32 %p_Val2_s"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V_read, i32 %lhs_V"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_read, i32 %p_0_0_09758_i"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%j_4 = load i8 %j"   --->   Operation 72 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.84ns)   --->   "%icmp_ln15 = icmp_eq  i8 %j_4, i8 128" [src/AWGN.cpp:15]   --->   Operation 73 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%j_5 = add i8 %j_4, i8 1" [src/AWGN.cpp:15]   --->   Operation 74 'add' 'j_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split.i, void %AWGN.1.exit.exitStub" [src/AWGN.cpp:15]   --->   Operation 75 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast_i = zext i8 %j_4"   --->   Operation 76 'zext' 'p_cast_i' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i8 %j_4"   --->   Operation 77 'trunc' 'trunc_ln229' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.76ns)   --->   "%addr_head_p_3_V = add i8 %j_4, i8 3"   --->   Operation 78 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln15)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%addr_head_p_m_p_1_V = add i10 %p_cast_i, i10 398"   --->   Operation 79 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.78ns)   --->   "%addr_head_p_n_V = add i10 %p_cast_i, i10 624"   --->   Operation 80 'add' 'addr_head_p_n_V' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%r_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_3_V, i32 1, i32 7"   --->   Operation 81 'partselect' 'r_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_11 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_m_p_1_V, i32 1, i32 9"   --->   Operation 82 'partselect' 'r_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%r_12 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9"   --->   Operation 83 'partselect' 'r_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i7 %r_s"   --->   Operation 84 'zext' 'zext_ln587' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i9 %r_11"   --->   Operation 85 'zext' 'zext_ln587_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %trunc_ln229, void, void" [src/rng.hpp:736]   --->   Operation 86 'br' 'br_ln736' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:741]   --->   Operation 87 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:741]   --->   Operation 88 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_6" [src/rng.hpp:742]   --->   Operation 89 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:742]   --->   Operation 90 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:737]   --->   Operation 91 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:737]   --->   Operation 92 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_6" [src/rng.hpp:738]   --->   Operation 93 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:738]   --->   Operation 94 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %j_5, i8 %j" [src/AWGN.cpp:15]   --->   Operation 95 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 22.5>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_151 = load i32 %p_Val2_150"   --->   Operation 96 'load' 'p_Val2_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 99 'load' 'lhs_V_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 100 'load' 'p_Val2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/AWGN.cpp:15]   --->   Operation 101 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 102 'bitselect' 'tmp_439' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%p_Result_283 = trunc i32 %p_Val2_151"   --->   Operation 103 'trunc' 'p_Result_283' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%tmp_136 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_151, i32 1, i32 30"   --->   Operation 104 'partselect' 'tmp_136' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_439, i30 %tmp_136"   --->   Operation 105 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 106 'zext' 'zext_ln1043' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%select_ln724 = select i1 %p_Result_283, i32 2567483615, i32 0" [src/rng.hpp:724]   --->   Operation 107 'select' 'select_ln724' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node pre_result_V_10)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln724"   --->   Operation 108 'xor' 'xor_ln1544' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%pre_result_V_10 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 109 'xor' 'pre_result_V_10' <Predicate = (!icmp_ln15)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i9 %r_12"   --->   Operation 110 'zext' 'zext_ln587_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:741]   --->   Operation 111 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 112 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:742]   --->   Operation 112 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load_1' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_7" [src/rng.hpp:743]   --->   Operation 113 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln743 = store i32 %pre_result_V_10, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:743]   --->   Operation 114 'store' 'store_ln743' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln0 = br void %fpga_resource_hint..40"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln15 & !trunc_ln229)> <Delay = 0.42>
ST_2 : Operation 116 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:737]   --->   Operation 116 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 117 [1/2] (1.23ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:738]   --->   Operation 117 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_7" [src/rng.hpp:739]   --->   Operation 118 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln739 = store i32 %pre_result_V_10, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:739]   --->   Operation 119 'store' 'store_ln739' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%br_ln740 = br void %fpga_resource_hint..40" [src/rng.hpp:740]   --->   Operation 120 'br' 'br_ln740' <Predicate = (!icmp_ln15 & trunc_ln229)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_0_0_0976_i = phi i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, void, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, void" [src/rng.hpp:741]   --->   Operation 121 'phi' 'p_0_0_0976_i' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_0_0_0964_i = phi i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load_1, void, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, void" [src/rng.hpp:742]   --->   Operation 122 'phi' 'p_0_0_0964_i' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_0_0_09758_i_load = load i32 %p_0_0_09758_i"   --->   Operation 123 'load' 'p_0_0_09758_i_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %pre_result_V_10, i32 11, i32 31"   --->   Operation 124 'partselect' 'r' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 125 'zext' 'zext_ln1691' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.35ns)   --->   "%pre_result_V_11 = xor i32 %zext_ln1691, i32 %pre_result_V_10"   --->   Operation 126 'xor' 'pre_result_V_11' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 24"   --->   Operation 127 'bitselect' 'tmp_440' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_11, i32 19, i32 21"   --->   Operation 128 'partselect' 'tmp_137' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 17"   --->   Operation 129 'bitselect' 'tmp_441' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 14"   --->   Operation 130 'bitselect' 'tmp_442' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 11, i32 12"   --->   Operation 131 'partselect' 'tmp_138' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 7"   --->   Operation 132 'bitselect' 'tmp_443' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_11, i32 5"   --->   Operation 133 'bitselect' 'tmp_444' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 2, i32 3"   --->   Operation 134 'partselect' 'tmp_139' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_11"   --->   Operation 135 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_440, i2 0, i3 %tmp_137, i1 0, i1 %tmp_441, i2 0, i1 %tmp_442, i1 0, i2 %tmp_138, i3 0, i1 %tmp_443, i1 0, i1 %tmp_444, i1 0, i2 %tmp_139, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 136 'bitconcatenate' 'ret' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.35ns)   --->   "%pre_result_V_12 = xor i32 %ret, i32 %pre_result_V_11"   --->   Operation 137 'xor' 'pre_result_V_12' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_12, i32 14, i32 16"   --->   Operation 138 'partselect' 'tmp_140' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_12, i32 7, i32 12"   --->   Operation 139 'partselect' 'tmp_141' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_12, i32 2, i32 3"   --->   Operation 140 'partselect' 'tmp_142' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%ret_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_140, i1 0, i6 %tmp_141, i3 0, i2 %tmp_142, i17 0"   --->   Operation 141 'bitconcatenate' 'ret_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.35ns)   --->   "%pre_result_V_13 = xor i32 %ret_13, i32 %pre_result_V_12"   --->   Operation 142 'xor' 'pre_result_V_13' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%r_13 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_13, i32 18, i32 31"   --->   Operation 143 'partselect' 'r_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i14 %r_13"   --->   Operation 144 'zext' 'zext_ln1691_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.35ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_4, i32 %pre_result_V_13"   --->   Operation 145 'xor' 'pre_result_V' <Predicate = (!icmp_ln15)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.99ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_4, i32 %pre_result_V_13"   --->   Operation 146 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_278 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 147 'partselect' 'p_Result_278' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_278, i1 1"   --->   Operation 148 'cttz' 'l' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 149 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 150 'sub' 'sub_ln947' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 151 'add' 'lsb_index' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 152 'partselect' 'tmp_445' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_445, i31 0"   --->   Operation 153 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V"   --->   Operation 154 'zext' 'zext_ln960' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 155 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 156 'sub' 'sub_ln950' <Predicate = (!icmp_ln15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 157 'zext' 'zext_ln950' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 158 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 159 'shl' 'shl_ln952' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_5 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 160 'or' 'or_ln952_5' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V, i32 %or_ln952_5"   --->   Operation 161 'and' 'and_ln952' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 162 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln15)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 163 'bitselect' 'tmp_446' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_446, i1 1"   --->   Operation 164 'xor' 'xor_ln952' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index"   --->   Operation 165 'bitselect' 'p_Result_279' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 166 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_8 = and i1 %p_Result_279, i1 %xor_ln952"   --->   Operation 167 'and' 'and_ln952_8' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 168 'sub' 'sub_ln962' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 169 'zext' 'zext_ln962' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 170 'shl' 'shl_ln962' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_279"   --->   Operation 171 'select' 'select_ln949' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 172 'add' 'add_ln961' <Predicate = (!icmp_ln15)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 173 'zext' 'zext_ln961' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 174 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_8"   --->   Operation 175 'select' 'select_ln961' <Predicate = (!icmp_ln15)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%m_34 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 176 'select' 'm_34' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 177 'zext' 'zext_ln964' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_35 = add i64 %m_34, i64 %zext_ln964"   --->   Operation 178 'add' 'm_35' <Predicate = (!icmp_ln15)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_35, i32 1, i32 63"   --->   Operation 179 'partselect' 'm' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m"   --->   Operation 180 'zext' 'zext_ln965' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_35, i32 54"   --->   Operation 181 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.79ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 182 'sub' 'sub_ln969' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.79ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 183 'add' 'add_ln968' <Predicate = (!icmp_ln15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 184 'select' 'select_ln968' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 185 'bitconcatenate' 'tmp_i' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_280 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_i, i32 52, i32 63"   --->   Operation 186 'partset' 'p_Result_280' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_280"   --->   Operation 187 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 188 'select' 'tmp_uniform' <Predicate = (!icmp_ln15)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [2/2] (15.1ns)   --->   "%tmp_6 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 189 'dsub' 'tmp_6' <Predicate = (!icmp_ln15)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %p_0_0_09758_i_load, i32 %p_Val2_150"   --->   Operation 190 'store' 'store_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_2 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Val2_151, i32 %p_Val2_s"   --->   Operation 191 'store' 'store_ln414' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_2 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln742 = store i32 %p_0_0_0964_i, i32 %lhs_V" [src/rng.hpp:742]   --->   Operation 192 'store' 'store_ln742' <Predicate = (!icmp_ln15)> <Delay = 0.42>
ST_2 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln741 = store i32 %p_0_0_0976_i, i32 %p_0_0_09758_i" [src/rng.hpp:741]   --->   Operation 193 'store' 'store_ln741' <Predicate = (!icmp_ln15)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 15.1>
ST_3 : Operation 194 [1/1] (11.7ns)   --->   "%tmp_s = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 194 'dcmp' 'tmp_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/2] (15.1ns)   --->   "%tmp_6 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 195 'dsub' 'tmp_6' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_6, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 196 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 25.8>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 197 'bitcast' 'bitcast_ln443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 198 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 199 'trunc' 'trunc_ln443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.94ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp, i11 2047" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 200 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (1.14ns)   --->   "%icmp_ln443_4 = icmp_eq  i52 %trunc_ln443, i52 0" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 201 'icmp' 'icmp_ln443_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.28ns)   --->   "%or_ln443 = or i1 %icmp_ln443_4, i1 %icmp_ln443" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 202 'or' 'or_ln443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.28ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_s" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 203 'and' 'and_ln443' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.42ns)   --->   "%tmp_448 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_6" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 204 'select' 'tmp_448' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 205 [5/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_448" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 205 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 23.7>
ST_5 : Operation 206 [4/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_448" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 206 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 23.7>
ST_6 : Operation 207 [3/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_448" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 207 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 23.7>
ST_7 : Operation 208 [2/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_448" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 208 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 23.7>
ST_8 : Operation 209 [1/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_448" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 209 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 210 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 21.1>
ST_9 : Operation 211 [2/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 211 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 21.1>
ST_10 : Operation 212 [1/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 212 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 213 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 22.0>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 214 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.37ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 215 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 216 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [7/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 217 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 21.6>
ST_12 : Operation 218 [6/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 218 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 21.6>
ST_13 : Operation 219 [5/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 219 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 21.6>
ST_14 : Operation 220 [1/1] (11.7ns)   --->   "%tmp_5 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 220 'dcmp' 'tmp_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_4)   --->   "%and_ln443_4 = and i1 %or_ln443, i1 %tmp_5" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 221 'and' 'and_ln443_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_4 = or i1 %and_ln443, i1 %and_ln443_4" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 222 'or' 'or_ln443_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [2/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 223 'dadd' 'z' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [4/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 224 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 21.6>
ST_15 : Operation 225 [1/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 225 'dadd' 'z' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 226 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [3/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 227 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 21.6>
ST_16 : Operation 228 [2/2] (21.1ns)   --->   "%r_14 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 228 'dmul' 'r_14' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 229 [2/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 229 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.0>
ST_17 : Operation 230 [1/2] (21.1ns)   --->   "%r_14 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 230 'dmul' 'r_14' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_14, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 231 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/7] (21.6ns)   --->   "%z_10 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 232 'dsqrt' 'z_10' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 233 [1/1] (0.42ns)   --->   "%z_9 = select i1 %or_ln443_4, i64 %z_10, i64 %z" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 233 'select' 'z_9' <Predicate = (!or_ln443_4)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.42ns)   --->   "%r_16 = select i1 %or_ln443_4, i64 %z_10, i64 %r_14" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 234 'select' 'r_16' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 21.6>
ST_18 : Operation 235 [1/1] (0.42ns)   --->   "%p1 = select i1 %or_ln443_4, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 235 'select' 'p1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 236 [2/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_16" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 236 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 21.1>
ST_19 : Operation 237 [1/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_16" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 237 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 238 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 21.6>
ST_20 : Operation 239 [1/1] (0.42ns)   --->   "%p2 = select i1 %or_ln443_4, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 239 'select' 'p2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 240 [1/1] (0.42ns)   --->   "%q1 = select i1 %or_ln443_4, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 240 'select' 'q1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 241 [2/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 241 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [2/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_16" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 242 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 21.1>
ST_21 : Operation 243 [1/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 243 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 244 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_16" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 245 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 246 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 21.1>
ST_22 : Operation 247 [1/1] (0.42ns)   --->   "%q2 = select i1 %or_ln443_4, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 247 'select' 'q2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 248 [2/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_16" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 248 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [2/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 249 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 21.1>
ST_23 : Operation 250 [1/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_16" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 250 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 251 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 252 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 253 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 21.1>
ST_24 : Operation 254 [1/1] (0.42ns)   --->   "%p3 = select i1 %or_ln443_4, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 254 'select' 'p3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 255 [2/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 255 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [2/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_16" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 256 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 21.1>
ST_25 : Operation 257 [1/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 257 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 258 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_16" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 259 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 260 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 21.1>
ST_26 : Operation 261 [1/1] (0.42ns)   --->   "%q3 = select i1 %or_ln443_4, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 261 'select' 'q3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 262 [2/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_16" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 262 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [2/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 263 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 21.1>
ST_27 : Operation 264 [1/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_16" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 264 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 265 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 266 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 267 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 21.1>
ST_28 : Operation 268 [1/1] (0.42ns)   --->   "%p4 = select i1 %or_ln443_4, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 268 'select' 'p4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 269 [2/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 269 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [2/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_16" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 270 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 21.1>
ST_29 : Operation 271 [1/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 271 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 272 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 273 [1/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_16" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 273 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 274 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 21.1>
ST_30 : Operation 275 [1/1] (0.42ns)   --->   "%q4 = select i1 %or_ln443_4, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 275 'select' 'q4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 276 [2/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_16" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 276 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 277 [2/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 277 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 21.1>
ST_31 : Operation 278 [1/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_16" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 278 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 279 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 280 [1/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 280 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 281 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 21.1>
ST_32 : Operation 282 [1/1] (0.42ns)   --->   "%p5 = select i1 %or_ln443_4, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 282 'select' 'p5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 283 [2/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 283 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [2/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_16" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 284 'dmul' 't18' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 21.1>
ST_33 : Operation 285 [1/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 285 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 286 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [1/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_16" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 287 'dmul' 't18' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 288 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 21.1>
ST_34 : Operation 289 [2/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_16" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 289 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [2/2] (15.1ns)   --->   "%f2_8 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 290 'dadd' 'f2_8' <Predicate = (!or_ln443_4)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 21.1>
ST_35 : Operation 291 [1/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_16" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 291 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 292 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 293 [1/2] (15.1ns)   --->   "%f2_8 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 293 'dadd' 'f2_8' <Predicate = (!or_ln443_4)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_8, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 294 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (0.42ns)   --->   "%f2_9 = select i1 %or_ln443_4, i64 %f2, i64 %f2_8" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 295 'select' 'f2_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 21.1>
ST_36 : Operation 296 [1/1] (0.42ns)   --->   "%p6 = select i1 %or_ln443_4, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 296 'select' 'p6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 297 [2/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 297 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 298 [2/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_9, i64 %r_16" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 298 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 21.1>
ST_37 : Operation 299 [1/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 299 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 300 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 300 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 301 [1/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_9, i64 %r_16" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 301 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 302 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 21.1>
ST_38 : Operation 303 [2/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_9" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 303 'dmul' 'f1' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 304 [2/2] (15.1ns)   --->   "%f2_10 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 304 'dadd' 'f2_10' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 21.6>
ST_39 : Operation 305 [1/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_9" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 305 'dmul' 'f1' <Predicate = (!or_ln443_4)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 306 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 306 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 307 [1/1] (0.42ns)   --->   "%f1_4 = select i1 %or_ln443_4, i64 %f1_1, i64 %f1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 307 'select' 'f1_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 308 [1/2] (15.1ns)   --->   "%f2_10 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 308 'dadd' 'f2_10' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_10, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 309 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 26.9>
ST_40 : Operation 310 [7/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 310 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 26.9>
ST_41 : Operation 311 [6/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 311 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 26.9>
ST_42 : Operation 312 [5/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 312 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 26.9>
ST_43 : Operation 313 [4/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 313 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 26.9>
ST_44 : Operation 314 [3/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 314 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 26.9>
ST_45 : Operation 315 [2/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 315 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 27.3>
ST_46 : Operation 316 [1/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_4, i64 %f2_10" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 316 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 317 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_46 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 318 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_4 = bitcast i64 %xor_ln541" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 319 'bitcast' 'bitcast_ln541_4' <Predicate = (!and_ln443 & or_ln443_4)> <Delay = 0.00>
ST_46 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_4" [src/rng.hpp:540->src/rng.hpp:1163]   --->   Operation 320 'select' 'select_ln540' <Predicate = (or_ln443_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 321 [1/1] (0.42ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_4, i64 %select_ln540, i64 %standard_value" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 321 'select' 'result' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.77>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %result"   --->   Operation 322 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 323 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 324 'bitselect' 'p_Result_281' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 325 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 326 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 327 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_282 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 328 'bitconcatenate' 'p_Result_282' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_282"   --->   Operation 329 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (1.10ns)   --->   "%man_V_496 = sub i54 0, i54 %zext_ln578"   --->   Operation 330 'sub' 'man_V_496' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 331 [1/1] (0.40ns)   --->   "%man_V_497 = select i1 %p_Result_281, i54 %man_V_496, i54 %zext_ln578"   --->   Operation 331 'select' 'man_V_497' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 332 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 332 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 333 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 333 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 334 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 334 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 335 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 335 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 336 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 336 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 337 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 337 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 338 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 339 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 339 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_497"   --->   Operation 340 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 341 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 341 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 342 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%ashr_ln595 = ashr i54 %man_V_497, i54 %zext_ln595"   --->   Operation 343 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 344 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 345 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln597 = select i1 %tmp_450, i16 65535, i16 0"   --->   Operation 346 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln590)   --->   "%select_ln594 = select i1 %icmp_ln594, i16 %trunc_ln595, i16 %select_ln597"   --->   Operation 347 'select' 'select_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 348 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 349 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp_451, i8 0"   --->   Operation 349 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 350 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 351 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln612 = select i1 %icmp_ln612, i16 %shl_ln613, i16 0"   --->   Operation 352 'select' 'select_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 353 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 354 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 355 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i16 %trunc_ln592, i16 %select_ln612"   --->   Operation 355 'select' 'select_ln591' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 356 'or' 'or_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 357 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 358 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 358 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 359 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln590 = select i1 %and_ln590, i16 %select_ln594, i16 %select_ln591"   --->   Operation 359 'select' 'select_ln590' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 360 [1/1] (0.35ns) (out node of the LUT)   --->   "%TEMP_V = select i1 %icmp_ln580, i16 0, i16 %select_ln590"   --->   Operation 360 'select' 'TEMP_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1245_14 = sext i16 %TEMP_V"   --->   Operation 361 'sext' 'sext_ln1245_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 362 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast"   --->   Operation 362 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 0.99>
ST_48 : Operation 363 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast"   --->   Operation 363 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 2.48>
ST_49 : Operation 364 [1/1] (1.83ns)   --->   "%tmp_V_18 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %channel_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 364 'read' 'tmp_V_18' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_49 : Operation 365 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_cast"   --->   Operation 365 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 366 [1/1] (0.00ns)   --->   "%lhs_V_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_V_18, i8 0"   --->   Operation 366 'bitconcatenate' 'lhs_V_54' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 367 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_V_54, i24 %mul_ln1245"   --->   Operation 367 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 424 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 424 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 2.48>
ST_50 : Operation 368 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:470->src/rng.hpp:1163]   --->   Operation 368 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 369 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 369 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 370 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 370 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 371 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 371 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1163]   --->   Operation 372 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 373 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 373 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 374 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:444->src/rng.hpp:1163]   --->   Operation 374 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 375 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 375 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 376 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 376 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 377 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 377 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 378 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 378 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 379 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 379 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 380 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 380 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 381 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 381 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 382 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 382 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 383 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 383 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 384 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 384 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 385 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 385 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 386 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 386 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 387 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 387 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 388 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 388 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 389 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 389 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 390 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 390 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 391 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 391 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 392 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 392 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 393 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 393 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 394 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 394 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 395 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 395 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 396 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 396 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 397 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 397 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 398 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 398 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 399 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 399 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 400 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 400 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 401 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 401 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 402 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 402 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 403 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 403 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 404 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 404 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 405 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 405 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 406 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 406 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 407 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 407 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 408 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 408 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 409 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 409 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 410 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 410 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 411 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 411 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 412 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 413 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 413 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 414 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 414 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 415 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 415 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 416 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 416 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 417 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 417 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 418 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 418 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 419 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 419 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 420 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_V_54, i24 %mul_ln1245"   --->   Operation 420 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 421 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 421 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 422 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %noise_out, i16 %p_0" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 422 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_50 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 423 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_m_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rngMT19937ICN_uniformRNG_x_k_p_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1245]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_even_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_odd_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ channel_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ noise_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_09758_i                               (alloca           ) [ 011000000000000000000000000000000000000000000000000]
lhs_V                                       (alloca           ) [ 011000000000000000000000000000000000000000000000000]
p_Val2_s                                    (alloca           ) [ 011000000000000000000000000000000000000000000000000]
j                                           (alloca           ) [ 010000000000000000000000000000000000000000000000000]
p_Val2_150                                  (alloca           ) [ 011000000000000000000000000000000000000000000000000]
sext_ln1245_read                            (read             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_x_k_p_2_V_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_x_k_p_m_V_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_x_k_p_1_V_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_x_k_p_0_V_read     (read             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln1245_cast                            (sext             ) [ 011111111111111111111111111111111111111111111111110]
specinterface_ln0                           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0                           (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0                                      (br               ) [ 000000000000000000000000000000000000000000000000000]
j_4                                         (load             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln15                                   (icmp             ) [ 011111111111111111111111111111111111111111111111111]
j_5                                         (add              ) [ 000000000000000000000000000000000000000000000000000]
br_ln15                                     (br               ) [ 000000000000000000000000000000000000000000000000000]
p_cast_i                                    (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln229                                 (trunc            ) [ 011111111111111111111111111111111111111111111111111]
addr_head_p_3_V                             (add              ) [ 000000000000000000000000000000000000000000000000000]
addr_head_p_m_p_1_V                         (add              ) [ 000000000000000000000000000000000000000000000000000]
addr_head_p_n_V                             (add              ) [ 000000000000000000000000000000000000000000000000000]
r_s                                         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
r_11                                        (partselect       ) [ 000000000000000000000000000000000000000000000000000]
r_12                                        (partselect       ) [ 011000000000000000000000000000000000000000000000000]
zext_ln587                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln587_6                                (zext             ) [ 000000000000000000000000000000000000000000000000000]
br_ln736                                    (br               ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2  (getelementptr    ) [ 011000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 (getelementptr    ) [ 011000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_addr   (getelementptr    ) [ 011000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_addr    (getelementptr    ) [ 011000000000000000000000000000000000000000000000000]
store_ln15                                  (store            ) [ 000000000000000000000000000000000000000000000000000]
p_Val2_151                                  (load             ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0                            (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
empty                                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
lhs_V_load                                  (load             ) [ 000000000000000000000000000000000000000000000000000]
p_Val2_load                                 (load             ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln15                           (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_439                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
p_Result_283                                (trunc            ) [ 000000000000000000000000000000000000000000000000000]
tmp_136                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
tmp_V                                       (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1043                                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
select_ln724                                (select           ) [ 000000000000000000000000000000000000000000000000000]
xor_ln1544                                  (xor              ) [ 000000000000000000000000000000000000000000000000000]
pre_result_V_10                             (xor              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln587_7                                (zext             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1  (load             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 (load             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln743                                 (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0                                      (br               ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_even_0_V_load   (load             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_load    (load             ) [ 000000000000000000000000000000000000000000000000000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln739                                 (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln740                                    (br               ) [ 000000000000000000000000000000000000000000000000000]
p_0_0_0976_i                                (phi              ) [ 000000000000000000000000000000000000000000000000000]
p_0_0_0964_i                                (phi              ) [ 000000000000000000000000000000000000000000000000000]
p_0_0_09758_i_load                          (load             ) [ 000000000000000000000000000000000000000000000000000]
r                                           (partselect       ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1691                                 (zext             ) [ 000000000000000000000000000000000000000000000000000]
pre_result_V_11                             (xor              ) [ 000000000000000000000000000000000000000000000000000]
tmp_440                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_137                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
tmp_441                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_442                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_138                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
tmp_443                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_444                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
tmp_139                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1542                                (trunc            ) [ 000000000000000000000000000000000000000000000000000]
ret                                         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
pre_result_V_12                             (xor              ) [ 000000000000000000000000000000000000000000000000000]
tmp_140                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
tmp_141                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
tmp_142                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
ret_13                                      (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
pre_result_V_13                             (xor              ) [ 000000000000000000000000000000000000000000000000000]
r_13                                        (partselect       ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1691_4                               (zext             ) [ 000000000000000000000000000000000000000000000000000]
pre_result_V                                (xor              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln938                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
p_Result_278                                (partselect       ) [ 000000000000000000000000000000000000000000000000000]
l                                           (cttz             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln946                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
sub_ln947                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
lsb_index                                   (add              ) [ 000000000000000000000000000000000000000000000000000]
tmp_445                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln949                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln960                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln950                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
sub_ln950                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln950                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
lshr_ln950                                  (lshr             ) [ 000000000000000000000000000000000000000000000000000]
shl_ln952                                   (shl              ) [ 000000000000000000000000000000000000000000000000000]
or_ln952_5                                  (or               ) [ 000000000000000000000000000000000000000000000000000]
and_ln952                                   (and              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln952                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
tmp_446                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
xor_ln952                                   (xor              ) [ 000000000000000000000000000000000000000000000000000]
p_Result_279                                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln961                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
and_ln952_8                                 (and              ) [ 000000000000000000000000000000000000000000000000000]
sub_ln962                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln962                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
shl_ln962                                   (shl              ) [ 000000000000000000000000000000000000000000000000000]
select_ln949                                (select           ) [ 000000000000000000000000000000000000000000000000000]
add_ln961                                   (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln961                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
lshr_ln961                                  (lshr             ) [ 000000000000000000000000000000000000000000000000000]
select_ln961                                (select           ) [ 000000000000000000000000000000000000000000000000000]
m_34                                        (select           ) [ 000000000000000000000000000000000000000000000000000]
zext_ln964                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
m_35                                        (add              ) [ 000000000000000000000000000000000000000000000000000]
m                                           (partselect       ) [ 000000000000000000000000000000000000000000000000000]
zext_ln965                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
p_Result_s                                  (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
sub_ln969                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
add_ln968                                   (add              ) [ 000000000000000000000000000000000000000000000000000]
select_ln968                                (select           ) [ 000000000000000000000000000000000000000000000000000]
tmp_i                                       (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_Result_280                                (partset          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln746                               (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
tmp_uniform                                 (select           ) [ 010111111111111100000000000000000000000000000000000]
store_ln0                                   (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln414                                 (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln742                                 (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln741                                 (store            ) [ 000000000000000000000000000000000000000000000000000]
tmp_s                                       (dcmp             ) [ 010010000000000000000000000000000000000000000000000]
tmp_6                                       (dsub             ) [ 010010000000000000000000000000000000000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln443                               (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
tmp                                         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln443                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln443                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln443_4                                (icmp             ) [ 000000000000000000000000000000000000000000000000000]
or_ln443                                    (or               ) [ 010001111111111000000000000000000000000000000000000]
and_ln443                                   (and              ) [ 010001111111111111111111111111111111111111111110000]
tmp_448                                     (select           ) [ 010001111000000000000000000000000000000000000000000]
t1                                          (dlog             ) [ 010000000110000000000000000000000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t2                                          (dmul             ) [ 010000000001000000000000000000000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln456                               (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln456                                   (xor              ) [ 000000000000000000000000000000000000000000000000000]
t3                                          (bitcast          ) [ 010000000000111111000000000000000000000000000000000]
tmp_5                                       (dcmp             ) [ 000000000000000000000000000000000000000000000000000]
and_ln443_4                                 (and              ) [ 000000000000000000000000000000000000000000000000000]
or_ln443_4                                  (or               ) [ 010000000000000111111111111111111111111111111110000]
z                                           (dadd             ) [ 010000000000000011000000000000000000000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
r_14                                        (dmul             ) [ 000000000000000000000000000000000000000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
z_10                                        (dsqrt            ) [ 000000000000000000000000000000000000000000000000000]
z_9                                         (select           ) [ 010000000000000000111111111111111111111100000000000]
r_16                                        (select           ) [ 010000000000000000111111111111111111110000000000000]
p1                                          (select           ) [ 010000000000000000010000000000000000000000000000000]
t4                                          (dmul             ) [ 010000000000000000001100000000000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
p2                                          (select           ) [ 010000000000000000000100000000000000000000000000000]
q1                                          (select           ) [ 010000000000000000000100000000000000000000000000000]
t5                                          (dadd             ) [ 010000000000000000000011000000000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t13                                         (dmul             ) [ 010000000000000000000011000000000000000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
q2                                          (select           ) [ 010000000000000000000001000000000000000000000000000]
t6                                          (dmul             ) [ 010000000000000000000000110000000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t14                                         (dadd             ) [ 010000000000000000000000110000000000000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
p3                                          (select           ) [ 010000000000000000000000010000000000000000000000000]
t7                                          (dadd             ) [ 010000000000000000000000001100000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t15                                         (dmul             ) [ 010000000000000000000000001100000000000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
q3                                          (select           ) [ 010000000000000000000000000100000000000000000000000]
t8                                          (dmul             ) [ 010000000000000000000000000011000000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t16                                         (dadd             ) [ 010000000000000000000000000011000000000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
p4                                          (select           ) [ 010000000000000000000000000001000000000000000000000]
t9                                          (dadd             ) [ 010000000000000000000000000000110000000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t17                                         (dmul             ) [ 010000000000000000000000000000110000000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
q4                                          (select           ) [ 010000000000000000000000000000010000000000000000000]
t10                                         (dmul             ) [ 010000000000000000000000000000001100000000000000000]
specfucore_ln440                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
f2                                          (dadd             ) [ 010000000000000000000000000000001111000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
p5                                          (select           ) [ 010000000000000000000000000000000100000000000000000]
t11                                         (dadd             ) [ 010000000000000000000000000000000011000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t18                                         (dmul             ) [ 010000000000000000000000000000000011000000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t12                                         (dmul             ) [ 010000000000000000000000000000000000110000000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
f2_8                                        (dadd             ) [ 000000000000000000000000000000000000000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
f2_9                                        (select           ) [ 010000000000000000000000000000000000110000000000000]
p6                                          (select           ) [ 010000000000000000000000000000000000010000000000000]
f1_1                                        (dadd             ) [ 010000000000000000000000000000000000001100000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
t19                                         (dmul             ) [ 010000000000000000000000000000000000001100000000000]
specfucore_ln441                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
f1                                          (dmul             ) [ 000000000000000000000000000000000000000000000000000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
f1_4                                        (select           ) [ 010000000000000000000000000000000000000011111110000]
f2_10                                       (dadd             ) [ 010000000000000000000000000000000000000011111110000]
specfucore_ln434                            (specfucore       ) [ 000000000000000000000000000000000000000000000000000]
standard_value                              (ddiv             ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln541                               (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln541                                   (xor              ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln541_4                             (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
select_ln540                                (select           ) [ 000000000000000000000000000000000000000000000000000]
result                                      (select           ) [ 010000000000000000000000000000000000000000000001000]
ireg                                        (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln564                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
p_Result_281                                (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
exp_tmp                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
zext_ln501                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln574                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
p_Result_282                                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln578                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
man_V_496                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
man_V_497                                   (select           ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln580                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
F2                                          (sub              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln590                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
add_ln590                                   (add              ) [ 000000000000000000000000000000000000000000000000000]
sub_ln590                                   (sub              ) [ 000000000000000000000000000000000000000000000000000]
sh_amt                                      (select           ) [ 000000000000000000000000000000000000000000000000000]
sext_ln590                                  (sext             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln591                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln592                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln594                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln595                                  (zext             ) [ 000000000000000000000000000000000000000000000000000]
ashr_ln595                                  (ashr             ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln595                                 (trunc            ) [ 000000000000000000000000000000000000000000000000000]
tmp_450                                     (bitselect        ) [ 000000000000000000000000000000000000000000000000000]
select_ln597                                (select           ) [ 000000000000000000000000000000000000000000000000000]
select_ln594                                (select           ) [ 000000000000000000000000000000000000000000000000000]
tmp_451                                     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln612                                  (icmp             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln590cast                              (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln613                                   (shl              ) [ 000000000000000000000000000000000000000000000000000]
select_ln612                                (select           ) [ 000000000000000000000000000000000000000000000000000]
xor_ln580                                   (xor              ) [ 000000000000000000000000000000000000000000000000000]
and_ln591                                   (and              ) [ 000000000000000000000000000000000000000000000000000]
select_ln591                                (select           ) [ 000000000000000000000000000000000000000000000000000]
or_ln591                                    (or               ) [ 000000000000000000000000000000000000000000000000000]
xor_ln591                                   (xor              ) [ 000000000000000000000000000000000000000000000000000]
and_ln590                                   (and              ) [ 000000000000000000000000000000000000000000000000000]
select_ln590                                (select           ) [ 000000000000000000000000000000000000000000000000000]
TEMP_V                                      (select           ) [ 000000000000000000000000000000000000000000000000000]
sext_ln1245_14                              (sext             ) [ 010000000000000000000000000000000000000000000000110]
tmp_V_18                                    (read             ) [ 000000000000000000000000000000000000000000000000000]
mul_ln1245                                  (mul              ) [ 010000000000000000000000000000000000000000000000001]
lhs_V_54                                    (bitconcatenate   ) [ 010000000000000000000000000000000000000000000000001]
rbegin2_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend72_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin4_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend68_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin8_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend80_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin1_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend78_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin3_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend76_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin5_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend66_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin6_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend62_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin10_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend60_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin11_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend56_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin12_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend54_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin13_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend50_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin14_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend46_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin15_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend42_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin16_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend40_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin18_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend36_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin20_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend34_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin21_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend32_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin22_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend28_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin23_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend24_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin19_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend20_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin17_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend18_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin9_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend10_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin7_i                                   (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend8_i                                     (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin24_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend84_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin25_i                                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend70_i                                    (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
rbegin_i                                    (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000]
rend_i                                      (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
ret_V                                       (add              ) [ 000000000000000000000000000000000000000000000000000]
p_0                                         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
write_ln173                                 (write            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0                                      (br               ) [ 000000000000000000000000000000000000000000000000000]
ret_ln0                                     (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_m_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_m_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rngMT19937ICN_uniformRNG_x_k_p_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_x_k_p_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln1245">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rngMT19937ICN_uniformRNG_mt_even_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rngMT19937ICN_uniformRNG_mt_odd_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="channel_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="noise_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="noise_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.log.f64"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_64"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="338" class="1004" name="p_0_0_09758_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_09758_i/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="lhs_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="j_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_150_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_150/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1245_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1245_read/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_2_V_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_2_V_read/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_m_V_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_m_V_read/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_1_V_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_1_V_read/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="rngMT19937ICN_uniformRNG_x_k_p_0_V_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rngMT19937ICN_uniformRNG_x_k_p_0_V_read/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_V_18_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_18/49 "/>
</bind>
</comp>

<comp id="394" class="1004" name="write_ln173_write_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/50 "/>
</bind>
</comp>

<comp id="401" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="0"/>
<pin id="413" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="414" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="416" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1/1 rngMT19937ICN_uniformRNG_mt_odd_0_V_load/1 store_ln739/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="9" slack="0"/>
<pin id="422" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="0"/>
<pin id="430" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="431" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_load_1/1 rngMT19937ICN_uniformRNG_mt_even_0_V_load/1 store_ln743/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="9" slack="0"/>
<pin id="447" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="9" slack="0"/>
<pin id="455" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="9" slack="0"/>
<pin id="463" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_0_0_0976_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="469" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0976_i (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_0_0_0976_i_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0976_i/2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_0_0_0964_i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0964_i (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_0_0_0964_i_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0964_i/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="12"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="z/14 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t5/20 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="0" index="1" bw="64" slack="0"/>
<pin id="506" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t14/22 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t7/24 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="1"/>
<pin id="513" dir="0" index="1" bw="64" slack="0"/>
<pin id="514" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t16/26 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t9/28 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="f2/30 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="1"/>
<pin id="525" dir="0" index="1" bw="64" slack="0"/>
<pin id="526" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="t11/32 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="f2_8/34 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="f1_1/36 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="f2_10/38 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="0" index="1" bw="64" slack="1"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="r_14/16 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="64" slack="1"/>
<pin id="553" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t4/18 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="3"/>
<pin id="557" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t13/20 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="1"/>
<pin id="560" dir="0" index="1" bw="64" slack="5"/>
<pin id="561" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t6/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="0" index="1" bw="64" slack="7"/>
<pin id="565" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t15/24 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="1"/>
<pin id="568" dir="0" index="1" bw="64" slack="9"/>
<pin id="569" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t8/26 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="0" index="1" bw="64" slack="11"/>
<pin id="573" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t17/28 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="0" index="1" bw="64" slack="13"/>
<pin id="577" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t10/30 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="0" index="1" bw="64" slack="15"/>
<pin id="581" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t18/32 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="0" index="1" bw="64" slack="17"/>
<pin id="585" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t12/34 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="0" index="1" bw="64" slack="19"/>
<pin id="589" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t19/36 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="0" index="1" bw="64" slack="21"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="f1/38 "/>
</bind>
</comp>

<comp id="594" class="1004" name="grp_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="0" index="1" bw="64" slack="1"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="standard_value/40 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_s_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="12"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="z_10/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dlog(521) " fcode="dlog"/>
<opset="t1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln1245_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="1" index="1" bw="24" slack="46"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_cast/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln0_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln0_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln0_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="store_ln0_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln0_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="j_4_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln15_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="j_5_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_cast_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln229_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln229/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="addr_head_p_3_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_head_p_3_V/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="addr_head_p_m_p_1_V_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="10" slack="0"/>
<pin id="679" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_head_p_m_p_1_V/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="addr_head_p_n_V_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_head_p_n_V/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="r_s_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="0" index="3" bw="4" slack="0"/>
<pin id="693" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_s/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="r_11_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="0" index="3" bw="5" slack="0"/>
<pin id="703" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_11/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="r_12_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="0" index="1" bw="10" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_12/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln587_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln587_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_6/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln15_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_Val2_151_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_151/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="lhs_V_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_Val2_load_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_439_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="6" slack="0"/>
<pin id="748" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_439/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="p_Result_283_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_283/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_136_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="30" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="1" slack="0"/>
<pin id="760" dir="0" index="3" bw="6" slack="0"/>
<pin id="761" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_136/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="31" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="0" index="2" bw="30" slack="0"/>
<pin id="770" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln1043_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1043/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln724_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="0"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xor_ln1544_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="pre_result_V_10_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pre_result_V_10/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln587_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="1"/>
<pin id="802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_7/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_0_0_09758_i_load_load_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_09758_i_load/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="r_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="21" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="5" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln1691_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="21" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="pre_result_V_11_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pre_result_V_11/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_440_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="6" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_440/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_137_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="0" index="2" bw="6" slack="0"/>
<pin id="840" dir="0" index="3" bw="6" slack="0"/>
<pin id="841" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/2 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_441_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_441/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_442_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="5" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_442/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_138_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="0" index="2" bw="5" slack="0"/>
<pin id="866" dir="0" index="3" bw="5" slack="0"/>
<pin id="867" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_138/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_443_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="0" index="2" bw="4" slack="0"/>
<pin id="876" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_443/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_444_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="4" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_444/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_139_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="3" slack="0"/>
<pin id="892" dir="0" index="3" bw="3" slack="0"/>
<pin id="893" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139/2 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln1542_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1542/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="ret_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="0" index="3" bw="3" slack="0"/>
<pin id="907" dir="0" index="4" bw="1" slack="0"/>
<pin id="908" dir="0" index="5" bw="1" slack="0"/>
<pin id="909" dir="0" index="6" bw="1" slack="0"/>
<pin id="910" dir="0" index="7" bw="1" slack="0"/>
<pin id="911" dir="0" index="8" bw="1" slack="0"/>
<pin id="912" dir="0" index="9" bw="2" slack="0"/>
<pin id="913" dir="0" index="10" bw="1" slack="0"/>
<pin id="914" dir="0" index="11" bw="1" slack="0"/>
<pin id="915" dir="0" index="12" bw="1" slack="0"/>
<pin id="916" dir="0" index="13" bw="1" slack="0"/>
<pin id="917" dir="0" index="14" bw="1" slack="0"/>
<pin id="918" dir="0" index="15" bw="2" slack="0"/>
<pin id="919" dir="0" index="16" bw="1" slack="0"/>
<pin id="920" dir="0" index="17" bw="1" slack="0"/>
<pin id="921" dir="0" index="18" bw="1" slack="0"/>
<pin id="922" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="pre_result_V_12_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pre_result_V_12/2 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_140_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="3" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="0" index="2" bw="5" slack="0"/>
<pin id="952" dir="0" index="3" bw="6" slack="0"/>
<pin id="953" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_141_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="0"/>
<pin id="961" dir="0" index="2" bw="4" slack="0"/>
<pin id="962" dir="0" index="3" bw="5" slack="0"/>
<pin id="963" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/2 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_142_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="2" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="0" index="2" bw="3" slack="0"/>
<pin id="972" dir="0" index="3" bw="3" slack="0"/>
<pin id="973" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_142/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="ret_13_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="0" index="1" bw="3" slack="0"/>
<pin id="981" dir="0" index="2" bw="1" slack="0"/>
<pin id="982" dir="0" index="3" bw="6" slack="0"/>
<pin id="983" dir="0" index="4" bw="1" slack="0"/>
<pin id="984" dir="0" index="5" bw="2" slack="0"/>
<pin id="985" dir="0" index="6" bw="1" slack="0"/>
<pin id="986" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_13/2 "/>
</bind>
</comp>

<comp id="994" class="1004" name="pre_result_V_13_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pre_result_V_13/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="r_13_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="6" slack="0"/>
<pin id="1004" dir="0" index="3" bw="6" slack="0"/>
<pin id="1005" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_13/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln1691_4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="14" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_4/2 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="pre_result_V_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pre_result_V/2 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln938_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="p_Result_278_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="0"/>
<pin id="1029" dir="0" index="2" bw="6" slack="0"/>
<pin id="1030" dir="0" index="3" bw="1" slack="0"/>
<pin id="1031" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_278/2 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="l_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="32" slack="0"/>
<pin id="1039" dir="0" index="2" bw="1" slack="0"/>
<pin id="1040" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="trunc_ln946_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/2 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sub_ln947_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="0"/>
<pin id="1050" dir="0" index="1" bw="32" slack="0"/>
<pin id="1051" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/2 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="lsb_index_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="0" index="1" bw="7" slack="0"/>
<pin id="1057" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_445_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="31" slack="0"/>
<pin id="1062" dir="0" index="1" bw="32" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="0" index="3" bw="6" slack="0"/>
<pin id="1065" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_445/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="icmp_ln949_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="31" slack="0"/>
<pin id="1072" dir="0" index="1" bw="31" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln960_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/2 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="trunc_ln950_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/2 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sub_ln950_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="0"/>
<pin id="1086" dir="0" index="1" bw="6" slack="0"/>
<pin id="1087" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/2 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln950_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="6" slack="0"/>
<pin id="1092" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/2 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="lshr_ln950_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="6" slack="0"/>
<pin id="1097" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/2 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="shl_ln952_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln952/2 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="or_ln952_5_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="0"/>
<pin id="1109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln952_5/2 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="and_ln952_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="0"/>
<pin id="1115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952/2 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="icmp_ln952_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln952/2 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_446_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="0" index="2" bw="6" slack="0"/>
<pin id="1128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_446/2 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="xor_ln952_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/2 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="p_Result_279_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="32" slack="0"/>
<pin id="1141" dir="0" index="2" bw="32" slack="0"/>
<pin id="1142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_279/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="icmp_ln961_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="0" index="1" bw="32" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/2 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="and_ln952_8_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln952_8/2 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sub_ln962_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="7" slack="0"/>
<pin id="1160" dir="0" index="1" bw="32" slack="0"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/2 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln962_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/2 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="shl_ln962_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="0" index="1" bw="32" slack="0"/>
<pin id="1171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/2 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="select_ln949_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="0" index="2" bw="1" slack="0"/>
<pin id="1178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln949/2 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="add_ln961_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="0" index="1" bw="7" slack="0"/>
<pin id="1185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/2 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="zext_ln961_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/2 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="lshr_ln961_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="0"/>
<pin id="1195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/2 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="select_ln961_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="0" index="2" bw="1" slack="0"/>
<pin id="1202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln961/2 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="m_34_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="64" slack="0"/>
<pin id="1209" dir="0" index="2" bw="64" slack="0"/>
<pin id="1210" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_34/2 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="zext_ln964_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/2 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="m_35_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_35/2 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="m_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="63" slack="0"/>
<pin id="1226" dir="0" index="1" bw="64" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="0" index="3" bw="7" slack="0"/>
<pin id="1229" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="zext_ln965_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="63" slack="0"/>
<pin id="1236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/2 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_Result_s_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="64" slack="0"/>
<pin id="1241" dir="0" index="2" bw="7" slack="0"/>
<pin id="1242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="sub_ln969_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="11" slack="0"/>
<pin id="1248" dir="0" index="1" bw="11" slack="0"/>
<pin id="1249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln969/2 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="add_ln968_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="11" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/2 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="select_ln968_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="11" slack="0"/>
<pin id="1261" dir="0" index="2" bw="11" slack="0"/>
<pin id="1262" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln968/2 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="tmp_i_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="12" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="0" index="2" bw="11" slack="0"/>
<pin id="1270" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="p_Result_280_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="64" slack="0"/>
<pin id="1276" dir="0" index="1" bw="63" slack="0"/>
<pin id="1277" dir="0" index="2" bw="12" slack="0"/>
<pin id="1278" dir="0" index="3" bw="7" slack="0"/>
<pin id="1279" dir="0" index="4" bw="7" slack="0"/>
<pin id="1280" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_280/2 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="bitcast_ln746_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="64" slack="0"/>
<pin id="1288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln746/2 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_uniform_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="64" slack="0"/>
<pin id="1293" dir="0" index="2" bw="64" slack="0"/>
<pin id="1294" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_uniform/2 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="store_ln0_store_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="0"/>
<pin id="1301" dir="0" index="1" bw="32" slack="1"/>
<pin id="1302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="store_ln414_store_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="0"/>
<pin id="1306" dir="0" index="1" bw="32" slack="1"/>
<pin id="1307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="store_ln742_store_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="0"/>
<pin id="1311" dir="0" index="1" bw="32" slack="1"/>
<pin id="1312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln742/2 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="store_ln741_store_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="0"/>
<pin id="1316" dir="0" index="1" bw="32" slack="1"/>
<pin id="1317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln741/2 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="bitcast_ln443_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="64" slack="2"/>
<pin id="1321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln443/4 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="11" slack="0"/>
<pin id="1324" dir="0" index="1" bw="64" slack="0"/>
<pin id="1325" dir="0" index="2" bw="7" slack="0"/>
<pin id="1326" dir="0" index="3" bw="7" slack="0"/>
<pin id="1327" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="trunc_ln443_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="0"/>
<pin id="1334" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln443/4 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="icmp_ln443_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="11" slack="0"/>
<pin id="1338" dir="0" index="1" bw="11" slack="0"/>
<pin id="1339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/4 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="icmp_ln443_4_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="52" slack="0"/>
<pin id="1344" dir="0" index="1" bw="52" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443_4/4 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="or_ln443_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln443/4 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="and_ln443_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="0"/>
<pin id="1356" dir="0" index="1" bw="1" slack="1"/>
<pin id="1357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln443/4 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_448_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="64" slack="2"/>
<pin id="1362" dir="0" index="2" bw="64" slack="1"/>
<pin id="1363" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_448/4 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="bitcast_ln456_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="1"/>
<pin id="1368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln456/11 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="xor_ln456_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="64" slack="0"/>
<pin id="1371" dir="0" index="1" bw="64" slack="0"/>
<pin id="1372" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln456/11 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="t3_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="0"/>
<pin id="1377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t3/11 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="and_ln443_4_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="10"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln443_4/14 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="or_ln443_4_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="10"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln443_4/14 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="z_9_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="3"/>
<pin id="1392" dir="0" index="1" bw="64" slack="0"/>
<pin id="1393" dir="0" index="2" bw="64" slack="2"/>
<pin id="1394" dir="1" index="3" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_9/17 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="r_16_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="3"/>
<pin id="1398" dir="0" index="1" bw="64" slack="0"/>
<pin id="1399" dir="0" index="2" bw="64" slack="0"/>
<pin id="1400" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_16/17 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="p1_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="4"/>
<pin id="1405" dir="0" index="1" bw="64" slack="0"/>
<pin id="1406" dir="0" index="2" bw="64" slack="0"/>
<pin id="1407" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p1/18 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="p2_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="6"/>
<pin id="1413" dir="0" index="1" bw="64" slack="0"/>
<pin id="1414" dir="0" index="2" bw="64" slack="0"/>
<pin id="1415" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p2/20 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="q1_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="6"/>
<pin id="1421" dir="0" index="1" bw="64" slack="0"/>
<pin id="1422" dir="0" index="2" bw="64" slack="0"/>
<pin id="1423" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q1/20 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="q2_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="8"/>
<pin id="1429" dir="0" index="1" bw="64" slack="0"/>
<pin id="1430" dir="0" index="2" bw="64" slack="0"/>
<pin id="1431" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q2/22 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="p3_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="10"/>
<pin id="1437" dir="0" index="1" bw="64" slack="0"/>
<pin id="1438" dir="0" index="2" bw="64" slack="0"/>
<pin id="1439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p3/24 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="q3_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="12"/>
<pin id="1445" dir="0" index="1" bw="64" slack="0"/>
<pin id="1446" dir="0" index="2" bw="64" slack="0"/>
<pin id="1447" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q3/26 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="p4_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="14"/>
<pin id="1453" dir="0" index="1" bw="64" slack="0"/>
<pin id="1454" dir="0" index="2" bw="64" slack="0"/>
<pin id="1455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p4/28 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="q4_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="16"/>
<pin id="1461" dir="0" index="1" bw="64" slack="0"/>
<pin id="1462" dir="0" index="2" bw="64" slack="0"/>
<pin id="1463" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q4/30 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="p5_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="18"/>
<pin id="1469" dir="0" index="1" bw="64" slack="0"/>
<pin id="1470" dir="0" index="2" bw="64" slack="0"/>
<pin id="1471" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p5/32 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="f2_9_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="21"/>
<pin id="1477" dir="0" index="1" bw="64" slack="4"/>
<pin id="1478" dir="0" index="2" bw="64" slack="0"/>
<pin id="1479" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f2_9/35 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="p6_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="22"/>
<pin id="1483" dir="0" index="1" bw="64" slack="0"/>
<pin id="1484" dir="0" index="2" bw="64" slack="0"/>
<pin id="1485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p6/36 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="f1_4_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="25"/>
<pin id="1491" dir="0" index="1" bw="64" slack="2"/>
<pin id="1492" dir="0" index="2" bw="64" slack="0"/>
<pin id="1493" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f1_4/39 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="bitcast_ln541_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="64" slack="0"/>
<pin id="1497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln541/46 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="xor_ln541_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="64" slack="0"/>
<pin id="1501" dir="0" index="1" bw="64" slack="0"/>
<pin id="1502" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln541/46 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="bitcast_ln541_4_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="64" slack="0"/>
<pin id="1507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln541_4/46 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="select_ln540_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="42"/>
<pin id="1511" dir="0" index="1" bw="64" slack="0"/>
<pin id="1512" dir="0" index="2" bw="64" slack="0"/>
<pin id="1513" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln540/46 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="result_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="32"/>
<pin id="1518" dir="0" index="1" bw="64" slack="0"/>
<pin id="1519" dir="0" index="2" bw="64" slack="0"/>
<pin id="1520" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/46 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="ireg_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="64" slack="1"/>
<pin id="1525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/47 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="trunc_ln564_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="64" slack="0"/>
<pin id="1528" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564/47 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="p_Result_281_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="64" slack="0"/>
<pin id="1533" dir="0" index="2" bw="7" slack="0"/>
<pin id="1534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_281/47 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="exp_tmp_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="11" slack="0"/>
<pin id="1540" dir="0" index="1" bw="64" slack="0"/>
<pin id="1541" dir="0" index="2" bw="7" slack="0"/>
<pin id="1542" dir="0" index="3" bw="7" slack="0"/>
<pin id="1543" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/47 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="zext_ln501_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="11" slack="0"/>
<pin id="1550" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/47 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="trunc_ln574_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="64" slack="0"/>
<pin id="1554" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574/47 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="p_Result_282_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="53" slack="0"/>
<pin id="1558" dir="0" index="1" bw="1" slack="0"/>
<pin id="1559" dir="0" index="2" bw="52" slack="0"/>
<pin id="1560" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_282/47 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="zext_ln578_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="53" slack="0"/>
<pin id="1566" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/47 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="man_V_496_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="1" slack="0"/>
<pin id="1570" dir="0" index="1" bw="53" slack="0"/>
<pin id="1571" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_496/47 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="man_V_497_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="0"/>
<pin id="1576" dir="0" index="1" bw="54" slack="0"/>
<pin id="1577" dir="0" index="2" bw="54" slack="0"/>
<pin id="1578" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_497/47 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="icmp_ln580_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="63" slack="0"/>
<pin id="1584" dir="0" index="1" bw="63" slack="0"/>
<pin id="1585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/47 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="F2_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="12" slack="0"/>
<pin id="1590" dir="0" index="1" bw="11" slack="0"/>
<pin id="1591" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/47 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="icmp_ln590_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="12" slack="0"/>
<pin id="1596" dir="0" index="1" bw="12" slack="0"/>
<pin id="1597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590/47 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="add_ln590_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="12" slack="0"/>
<pin id="1602" dir="0" index="1" bw="4" slack="0"/>
<pin id="1603" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590/47 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="sub_ln590_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="5" slack="0"/>
<pin id="1608" dir="0" index="1" bw="12" slack="0"/>
<pin id="1609" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590/47 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="sh_amt_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="0"/>
<pin id="1614" dir="0" index="1" bw="12" slack="0"/>
<pin id="1615" dir="0" index="2" bw="12" slack="0"/>
<pin id="1616" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/47 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="sext_ln590_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="12" slack="0"/>
<pin id="1622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590/47 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="icmp_ln591_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="12" slack="0"/>
<pin id="1626" dir="0" index="1" bw="12" slack="0"/>
<pin id="1627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/47 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="trunc_ln592_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="54" slack="0"/>
<pin id="1632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/47 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="icmp_ln594_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="12" slack="0"/>
<pin id="1636" dir="0" index="1" bw="12" slack="0"/>
<pin id="1637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/47 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="zext_ln595_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="12" slack="0"/>
<pin id="1642" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595/47 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="ashr_ln595_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="54" slack="0"/>
<pin id="1646" dir="0" index="1" bw="32" slack="0"/>
<pin id="1647" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595/47 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="trunc_ln595_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="54" slack="0"/>
<pin id="1652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/47 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="tmp_450_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="0"/>
<pin id="1656" dir="0" index="1" bw="64" slack="0"/>
<pin id="1657" dir="0" index="2" bw="7" slack="0"/>
<pin id="1658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_450/47 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="select_ln597_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="0"/>
<pin id="1664" dir="0" index="1" bw="16" slack="0"/>
<pin id="1665" dir="0" index="2" bw="16" slack="0"/>
<pin id="1666" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/47 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="select_ln594_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1672" dir="0" index="1" bw="16" slack="0"/>
<pin id="1673" dir="0" index="2" bw="16" slack="0"/>
<pin id="1674" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594/47 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="tmp_451_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="8" slack="0"/>
<pin id="1680" dir="0" index="1" bw="12" slack="0"/>
<pin id="1681" dir="0" index="2" bw="4" slack="0"/>
<pin id="1682" dir="0" index="3" bw="5" slack="0"/>
<pin id="1683" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_451/47 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="icmp_ln612_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="8" slack="0"/>
<pin id="1690" dir="0" index="1" bw="8" slack="0"/>
<pin id="1691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/47 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="sext_ln590cast_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="12" slack="0"/>
<pin id="1696" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln590cast/47 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="shl_ln613_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="16" slack="0"/>
<pin id="1700" dir="0" index="1" bw="16" slack="0"/>
<pin id="1701" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613/47 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="select_ln612_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="0"/>
<pin id="1706" dir="0" index="1" bw="16" slack="0"/>
<pin id="1707" dir="0" index="2" bw="16" slack="0"/>
<pin id="1708" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln612/47 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="xor_ln580_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="1" slack="0"/>
<pin id="1714" dir="0" index="1" bw="1" slack="0"/>
<pin id="1715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/47 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="and_ln591_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="0"/>
<pin id="1720" dir="0" index="1" bw="1" slack="0"/>
<pin id="1721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/47 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="select_ln591_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="0"/>
<pin id="1726" dir="0" index="1" bw="16" slack="0"/>
<pin id="1727" dir="0" index="2" bw="16" slack="0"/>
<pin id="1728" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln591/47 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="or_ln591_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="1" slack="0"/>
<pin id="1734" dir="0" index="1" bw="1" slack="0"/>
<pin id="1735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591/47 "/>
</bind>
</comp>

<comp id="1738" class="1004" name="xor_ln591_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="0"/>
<pin id="1740" dir="0" index="1" bw="1" slack="0"/>
<pin id="1741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591/47 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="and_ln590_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="1" slack="0"/>
<pin id="1746" dir="0" index="1" bw="1" slack="0"/>
<pin id="1747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590/47 "/>
</bind>
</comp>

<comp id="1750" class="1004" name="select_ln590_fu_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="1" slack="0"/>
<pin id="1752" dir="0" index="1" bw="16" slack="0"/>
<pin id="1753" dir="0" index="2" bw="16" slack="0"/>
<pin id="1754" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln590/47 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="TEMP_V_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="0"/>
<pin id="1760" dir="0" index="1" bw="16" slack="0"/>
<pin id="1761" dir="0" index="2" bw="16" slack="0"/>
<pin id="1762" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TEMP_V/47 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="sext_ln1245_14_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="16" slack="0"/>
<pin id="1768" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_14/47 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="lhs_V_54_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="24" slack="0"/>
<pin id="1772" dir="0" index="1" bw="16" slack="0"/>
<pin id="1773" dir="0" index="2" bw="1" slack="0"/>
<pin id="1774" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_54/49 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="p_0_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="16" slack="0"/>
<pin id="1780" dir="0" index="1" bw="24" slack="0"/>
<pin id="1781" dir="0" index="2" bw="5" slack="0"/>
<pin id="1782" dir="0" index="3" bw="6" slack="0"/>
<pin id="1783" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/50 "/>
</bind>
</comp>

<comp id="1788" class="1007" name="grp_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="16" slack="0"/>
<pin id="1790" dir="0" index="1" bw="16" slack="46"/>
<pin id="1791" dir="0" index="2" bw="24" slack="0"/>
<pin id="1792" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/47 ret_V/49 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="p_0_0_09758_i_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="32" slack="0"/>
<pin id="1798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_09758_i "/>
</bind>
</comp>

<comp id="1803" class="1005" name="lhs_V_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="0"/>
<pin id="1805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="1810" class="1005" name="p_Val2_s_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="0"/>
<pin id="1812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1817" class="1005" name="j_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="8" slack="0"/>
<pin id="1819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1824" class="1005" name="p_Val2_150_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="32" slack="0"/>
<pin id="1826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_150 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="sext_ln1245_cast_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="24" slack="46"/>
<pin id="1833" dir="1" index="1" bw="24" slack="46"/>
</pin_list>
<bind>
<opset="sext_ln1245_cast "/>
</bind>
</comp>

<comp id="1836" class="1005" name="icmp_ln15_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1838" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="trunc_ln229_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="1" slack="1"/>
<pin id="1842" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln229 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="r_12_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="9" slack="1"/>
<pin id="1846" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_12 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="9" slack="1"/>
<pin id="1851" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="9" slack="1"/>
<pin id="1856" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="9" slack="1"/>
<pin id="1861" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr "/>
</bind>
</comp>

<comp id="1864" class="1005" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="9" slack="1"/>
<pin id="1866" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr "/>
</bind>
</comp>

<comp id="1869" class="1005" name="tmp_uniform_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="64" slack="1"/>
<pin id="1871" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_uniform "/>
</bind>
</comp>

<comp id="1879" class="1005" name="tmp_s_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="1"/>
<pin id="1881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1884" class="1005" name="tmp_6_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="64" slack="1"/>
<pin id="1886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="or_ln443_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="10"/>
<pin id="1891" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="or_ln443 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="and_ln443_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="10"/>
<pin id="1896" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln443 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="tmp_448_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="64" slack="1"/>
<pin id="1902" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_448 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="t1_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="64" slack="1"/>
<pin id="1907" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="t2_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="64" slack="1"/>
<pin id="1912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="t3_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="64" slack="1"/>
<pin id="1917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t3 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="or_ln443_4_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="1" slack="2"/>
<pin id="1922" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln443_4 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="z_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="64" slack="1"/>
<pin id="1941" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1946" class="1005" name="z_9_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="64" slack="21"/>
<pin id="1948" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="z_9 "/>
</bind>
</comp>

<comp id="1951" class="1005" name="r_16_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="64" slack="1"/>
<pin id="1953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_16 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="p1_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="64" slack="1"/>
<pin id="1967" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="t4_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="64" slack="1"/>
<pin id="1972" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t4 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="p2_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="64" slack="1"/>
<pin id="1977" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p2 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="q1_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="64" slack="1"/>
<pin id="1982" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q1 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="t5_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="64" slack="1"/>
<pin id="1987" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t5 "/>
</bind>
</comp>

<comp id="1990" class="1005" name="t13_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="64" slack="1"/>
<pin id="1992" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t13 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="q2_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="64" slack="1"/>
<pin id="1997" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q2 "/>
</bind>
</comp>

<comp id="2000" class="1005" name="t6_reg_2000">
<pin_list>
<pin id="2001" dir="0" index="0" bw="64" slack="1"/>
<pin id="2002" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t6 "/>
</bind>
</comp>

<comp id="2005" class="1005" name="t14_reg_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="64" slack="1"/>
<pin id="2007" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t14 "/>
</bind>
</comp>

<comp id="2010" class="1005" name="p3_reg_2010">
<pin_list>
<pin id="2011" dir="0" index="0" bw="64" slack="1"/>
<pin id="2012" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p3 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="t7_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="64" slack="1"/>
<pin id="2017" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t7 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="t15_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="64" slack="1"/>
<pin id="2022" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t15 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="q3_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="64" slack="1"/>
<pin id="2027" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q3 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="t8_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="64" slack="1"/>
<pin id="2032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t8 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="t16_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="64" slack="1"/>
<pin id="2037" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t16 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="p4_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="64" slack="1"/>
<pin id="2042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p4 "/>
</bind>
</comp>

<comp id="2045" class="1005" name="t9_reg_2045">
<pin_list>
<pin id="2046" dir="0" index="0" bw="64" slack="1"/>
<pin id="2047" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t9 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="t17_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="64" slack="1"/>
<pin id="2052" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t17 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="q4_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="64" slack="1"/>
<pin id="2057" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="q4 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="t10_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="64" slack="1"/>
<pin id="2062" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t10 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="f2_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="64" slack="1"/>
<pin id="2067" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f2 "/>
</bind>
</comp>

<comp id="2071" class="1005" name="p5_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="64" slack="1"/>
<pin id="2073" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p5 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="t11_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="64" slack="1"/>
<pin id="2078" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t11 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="t18_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="64" slack="1"/>
<pin id="2083" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t18 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="t12_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="64" slack="1"/>
<pin id="2088" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t12 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="f2_9_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="64" slack="1"/>
<pin id="2093" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f2_9 "/>
</bind>
</comp>

<comp id="2096" class="1005" name="p6_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="64" slack="1"/>
<pin id="2098" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p6 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="f1_1_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="64" slack="1"/>
<pin id="2103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f1_1 "/>
</bind>
</comp>

<comp id="2107" class="1005" name="t19_reg_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="64" slack="1"/>
<pin id="2109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t19 "/>
</bind>
</comp>

<comp id="2112" class="1005" name="f1_4_reg_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="64" slack="1"/>
<pin id="2114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f1_4 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="f2_10_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="64" slack="1"/>
<pin id="2119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f2_10 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="result_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="64" slack="1"/>
<pin id="2124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="2127" class="1005" name="sext_ln1245_14_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="24" slack="1"/>
<pin id="2129" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_14 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="lhs_V_54_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="24" slack="1"/>
<pin id="2134" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="341"><net_src comp="18" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="18" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="8" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="6" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="270" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="336" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="12" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="417"><net_src comp="401" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="423"><net_src comp="10" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="434"><net_src comp="418" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="10" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="435" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="448"><net_src comp="12" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="456"><net_src comp="10" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="451" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="464"><net_src comp="12" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="459" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="476"><net_src comp="408" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="425" pin="7"/><net_sink comp="470" pin=2"/></net>

<net id="487"><net_src comp="425" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="408" pin="7"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="166" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="202" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="531"><net_src comp="242" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="540"><net_src comp="166" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="192" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="602"><net_src comp="168" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="200" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="198" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="186" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="358" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="376" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="32" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="382" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="370" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="646"><net_src comp="364" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="34" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="647" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="36" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="647" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="647" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="647" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="38" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="662" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="40" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="662" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="42" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="694"><net_src comp="44" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="670" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="18" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="704"><net_src comp="48" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="676" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="18" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="50" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="714"><net_src comp="48" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="682" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="18" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="688" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="727"><net_src comp="698" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="734"><net_src comp="656" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="749"><net_src comp="68" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="70" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="735" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="762"><net_src comp="72" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="735" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="18" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="74" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="771"><net_src comp="76" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="744" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="756" pin="4"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="752" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="78" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="28" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="738" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="778" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="774" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="798"><net_src comp="792" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="799"><net_src comp="792" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="803"><net_src comp="800" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="814"><net_src comp="80" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="792" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="82" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="70" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="821"><net_src comp="808" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="792" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="68" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="84" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="842"><net_src comp="86" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="822" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="88" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="90" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="851"><net_src comp="68" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="822" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="92" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="859"><net_src comp="68" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="822" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="94" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="868"><net_src comp="96" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="822" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="82" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="871"><net_src comp="98" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="877"><net_src comp="68" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="822" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="46" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="885"><net_src comp="68" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="822" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="100" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="894"><net_src comp="96" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="822" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="896"><net_src comp="102" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="888" pin=3"/></net>

<net id="901"><net_src comp="822" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="923"><net_src comp="106" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="924"><net_src comp="828" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="925"><net_src comp="108" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="926"><net_src comp="836" pin="4"/><net_sink comp="902" pin=3"/></net>

<net id="927"><net_src comp="110" pin="0"/><net_sink comp="902" pin=4"/></net>

<net id="928"><net_src comp="846" pin="3"/><net_sink comp="902" pin=5"/></net>

<net id="929"><net_src comp="108" pin="0"/><net_sink comp="902" pin=6"/></net>

<net id="930"><net_src comp="854" pin="3"/><net_sink comp="902" pin=7"/></net>

<net id="931"><net_src comp="110" pin="0"/><net_sink comp="902" pin=8"/></net>

<net id="932"><net_src comp="862" pin="4"/><net_sink comp="902" pin=9"/></net>

<net id="933"><net_src comp="112" pin="0"/><net_sink comp="902" pin=10"/></net>

<net id="934"><net_src comp="872" pin="3"/><net_sink comp="902" pin=11"/></net>

<net id="935"><net_src comp="110" pin="0"/><net_sink comp="902" pin=12"/></net>

<net id="936"><net_src comp="880" pin="3"/><net_sink comp="902" pin=13"/></net>

<net id="937"><net_src comp="110" pin="0"/><net_sink comp="902" pin=14"/></net>

<net id="938"><net_src comp="888" pin="4"/><net_sink comp="902" pin=15"/></net>

<net id="939"><net_src comp="110" pin="0"/><net_sink comp="902" pin=16"/></net>

<net id="940"><net_src comp="898" pin="1"/><net_sink comp="902" pin=17"/></net>

<net id="941"><net_src comp="114" pin="0"/><net_sink comp="902" pin=18"/></net>

<net id="946"><net_src comp="902" pin="19"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="822" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="954"><net_src comp="86" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="94" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="957"><net_src comp="116" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="964"><net_src comp="118" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="942" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="966"><net_src comp="46" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="967"><net_src comp="98" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="974"><net_src comp="96" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="942" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="102" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="977"><net_src comp="104" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="987"><net_src comp="120" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="988"><net_src comp="948" pin="4"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="110" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="990"><net_src comp="958" pin="4"/><net_sink comp="978" pin=3"/></net>

<net id="991"><net_src comp="112" pin="0"/><net_sink comp="978" pin=4"/></net>

<net id="992"><net_src comp="968" pin="4"/><net_sink comp="978" pin=5"/></net>

<net id="993"><net_src comp="122" pin="0"/><net_sink comp="978" pin=6"/></net>

<net id="998"><net_src comp="978" pin="7"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="942" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1006"><net_src comp="124" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="126" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="70" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1013"><net_src comp="1000" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="994" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1010" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="994" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1032"><net_src comp="128" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1014" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="70" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="28" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1041"><net_src comp="130" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1026" pin="4"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="132" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="134" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1036" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="136" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1066"><net_src comp="138" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1068"><net_src comp="18" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1069"><net_src comp="70" pin="0"/><net_sink comp="1060" pin=3"/></net>

<net id="1074"><net_src comp="1060" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="140" pin="0"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1014" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1048" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1088"><net_src comp="142" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1093"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="56" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="18" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1054" pin="2"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1094" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1014" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="28" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1129"><net_src comp="68" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="1054" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="70" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1136"><net_src comp="1124" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="132" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1143"><net_src comp="68" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1014" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="1054" pin="2"/><net_sink comp="1138" pin=2"/></net>

<net id="1150"><net_src comp="1054" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="28" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="1138" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1132" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="144" pin="0"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1048" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1172"><net_src comp="1076" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1164" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1179"><net_src comp="1070" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="1118" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="1138" pin="3"/><net_sink comp="1174" pin=2"/></net>

<net id="1186"><net_src comp="1048" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="146" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1191"><net_src comp="1182" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1076" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="1146" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="1174" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="1152" pin="2"/><net_sink comp="1198" pin=2"/></net>

<net id="1211"><net_src comp="1146" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1192" pin="2"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="1168" pin="2"/><net_sink comp="1206" pin=2"/></net>

<net id="1217"><net_src comp="1198" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1206" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1230"><net_src comp="148" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="18" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="150" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1237"><net_src comp="1224" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="152" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="1218" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="144" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1250"><net_src comp="154" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1044" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1246" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="156" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1263"><net_src comp="1238" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="1252" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="1246" pin="2"/><net_sink comp="1258" pin=2"/></net>

<net id="1271"><net_src comp="158" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="110" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1273"><net_src comp="1258" pin="3"/><net_sink comp="1266" pin=2"/></net>

<net id="1281"><net_src comp="160" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1282"><net_src comp="1234" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1283"><net_src comp="1266" pin="3"/><net_sink comp="1274" pin=2"/></net>

<net id="1284"><net_src comp="162" pin="0"/><net_sink comp="1274" pin=3"/></net>

<net id="1285"><net_src comp="150" pin="0"/><net_sink comp="1274" pin=4"/></net>

<net id="1289"><net_src comp="1274" pin="5"/><net_sink comp="1286" pin=0"/></net>

<net id="1295"><net_src comp="1020" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="164" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1286" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="1298"><net_src comp="1290" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="1303"><net_src comp="805" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1308"><net_src comp="735" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1313"><net_src comp="481" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="470" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1328"><net_src comp="178" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="1319" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1330"><net_src comp="162" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1331"><net_src comp="180" pin="0"/><net_sink comp="1322" pin=3"/></net>

<net id="1335"><net_src comp="1319" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="1322" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="182" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1346"><net_src comp="1332" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="184" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="1342" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1336" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1364"><net_src comp="1354" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="1373"><net_src comp="1366" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="196" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1378"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1384"><net_src comp="603" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1389"><net_src comp="1380" pin="2"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="608" pin="2"/><net_sink comp="1390" pin=1"/></net>

<net id="1401"><net_src comp="608" pin="2"/><net_sink comp="1396" pin=1"/></net>

<net id="1402"><net_src comp="546" pin="2"/><net_sink comp="1396" pin=2"/></net>

<net id="1408"><net_src comp="204" pin="0"/><net_sink comp="1403" pin=1"/></net>

<net id="1409"><net_src comp="206" pin="0"/><net_sink comp="1403" pin=2"/></net>

<net id="1410"><net_src comp="1403" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="1416"><net_src comp="208" pin="0"/><net_sink comp="1411" pin=1"/></net>

<net id="1417"><net_src comp="210" pin="0"/><net_sink comp="1411" pin=2"/></net>

<net id="1418"><net_src comp="1411" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="1424"><net_src comp="212" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1425"><net_src comp="214" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1426"><net_src comp="1419" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="1432"><net_src comp="218" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1433"><net_src comp="220" pin="0"/><net_sink comp="1427" pin=2"/></net>

<net id="1434"><net_src comp="1427" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="1440"><net_src comp="222" pin="0"/><net_sink comp="1435" pin=1"/></net>

<net id="1441"><net_src comp="224" pin="0"/><net_sink comp="1435" pin=2"/></net>

<net id="1442"><net_src comp="1435" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="1448"><net_src comp="226" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1449"><net_src comp="228" pin="0"/><net_sink comp="1443" pin=2"/></net>

<net id="1450"><net_src comp="1443" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="1456"><net_src comp="230" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1457"><net_src comp="232" pin="0"/><net_sink comp="1451" pin=2"/></net>

<net id="1458"><net_src comp="1451" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="1464"><net_src comp="234" pin="0"/><net_sink comp="1459" pin=1"/></net>

<net id="1465"><net_src comp="236" pin="0"/><net_sink comp="1459" pin=2"/></net>

<net id="1466"><net_src comp="1459" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="1472"><net_src comp="238" pin="0"/><net_sink comp="1467" pin=1"/></net>

<net id="1473"><net_src comp="240" pin="0"/><net_sink comp="1467" pin=2"/></net>

<net id="1474"><net_src comp="1467" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="1480"><net_src comp="527" pin="2"/><net_sink comp="1475" pin=2"/></net>

<net id="1486"><net_src comp="244" pin="0"/><net_sink comp="1481" pin=1"/></net>

<net id="1487"><net_src comp="246" pin="0"/><net_sink comp="1481" pin=2"/></net>

<net id="1488"><net_src comp="1481" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="1494"><net_src comp="590" pin="2"/><net_sink comp="1489" pin=2"/></net>

<net id="1498"><net_src comp="594" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1503"><net_src comp="1495" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1504"><net_src comp="196" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1508"><net_src comp="1499" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1514"><net_src comp="594" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1515"><net_src comp="1505" pin="1"/><net_sink comp="1509" pin=2"/></net>

<net id="1521"><net_src comp="1509" pin="3"/><net_sink comp="1516" pin=1"/></net>

<net id="1522"><net_src comp="594" pin="2"/><net_sink comp="1516" pin=2"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1535"><net_src comp="152" pin="0"/><net_sink comp="1530" pin=0"/></net>

<net id="1536"><net_src comp="1523" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1537"><net_src comp="150" pin="0"/><net_sink comp="1530" pin=2"/></net>

<net id="1544"><net_src comp="178" pin="0"/><net_sink comp="1538" pin=0"/></net>

<net id="1545"><net_src comp="1523" pin="1"/><net_sink comp="1538" pin=1"/></net>

<net id="1546"><net_src comp="162" pin="0"/><net_sink comp="1538" pin=2"/></net>

<net id="1547"><net_src comp="180" pin="0"/><net_sink comp="1538" pin=3"/></net>

<net id="1551"><net_src comp="1538" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="1523" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1561"><net_src comp="248" pin="0"/><net_sink comp="1556" pin=0"/></net>

<net id="1562"><net_src comp="132" pin="0"/><net_sink comp="1556" pin=1"/></net>

<net id="1563"><net_src comp="1552" pin="1"/><net_sink comp="1556" pin=2"/></net>

<net id="1567"><net_src comp="1556" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1572"><net_src comp="250" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1573"><net_src comp="1564" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1579"><net_src comp="1530" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1580"><net_src comp="1568" pin="2"/><net_sink comp="1574" pin=1"/></net>

<net id="1581"><net_src comp="1564" pin="1"/><net_sink comp="1574" pin=2"/></net>

<net id="1586"><net_src comp="1526" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1587"><net_src comp="252" pin="0"/><net_sink comp="1582" pin=1"/></net>

<net id="1592"><net_src comp="254" pin="0"/><net_sink comp="1588" pin=0"/></net>

<net id="1593"><net_src comp="1548" pin="1"/><net_sink comp="1588" pin=1"/></net>

<net id="1598"><net_src comp="1588" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1599"><net_src comp="256" pin="0"/><net_sink comp="1594" pin=1"/></net>

<net id="1604"><net_src comp="1588" pin="2"/><net_sink comp="1600" pin=0"/></net>

<net id="1605"><net_src comp="258" pin="0"/><net_sink comp="1600" pin=1"/></net>

<net id="1610"><net_src comp="256" pin="0"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="1588" pin="2"/><net_sink comp="1606" pin=1"/></net>

<net id="1617"><net_src comp="1594" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1618"><net_src comp="1600" pin="2"/><net_sink comp="1612" pin=1"/></net>

<net id="1619"><net_src comp="1606" pin="2"/><net_sink comp="1612" pin=2"/></net>

<net id="1623"><net_src comp="1612" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1628"><net_src comp="1588" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="256" pin="0"/><net_sink comp="1624" pin=1"/></net>

<net id="1633"><net_src comp="1574" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1638"><net_src comp="1612" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1639"><net_src comp="260" pin="0"/><net_sink comp="1634" pin=1"/></net>

<net id="1643"><net_src comp="1620" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1648"><net_src comp="1574" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1649"><net_src comp="1640" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1653"><net_src comp="1644" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1659"><net_src comp="152" pin="0"/><net_sink comp="1654" pin=0"/></net>

<net id="1660"><net_src comp="1523" pin="1"/><net_sink comp="1654" pin=1"/></net>

<net id="1661"><net_src comp="150" pin="0"/><net_sink comp="1654" pin=2"/></net>

<net id="1667"><net_src comp="1654" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1668"><net_src comp="262" pin="0"/><net_sink comp="1662" pin=1"/></net>

<net id="1669"><net_src comp="264" pin="0"/><net_sink comp="1662" pin=2"/></net>

<net id="1675"><net_src comp="1634" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1676"><net_src comp="1650" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1677"><net_src comp="1662" pin="3"/><net_sink comp="1670" pin=2"/></net>

<net id="1684"><net_src comp="266" pin="0"/><net_sink comp="1678" pin=0"/></net>

<net id="1685"><net_src comp="1612" pin="3"/><net_sink comp="1678" pin=1"/></net>

<net id="1686"><net_src comp="268" pin="0"/><net_sink comp="1678" pin=2"/></net>

<net id="1687"><net_src comp="82" pin="0"/><net_sink comp="1678" pin=3"/></net>

<net id="1692"><net_src comp="1678" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="32" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1697"><net_src comp="1620" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1702"><net_src comp="1630" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1703"><net_src comp="1694" pin="1"/><net_sink comp="1698" pin=1"/></net>

<net id="1709"><net_src comp="1688" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1710"><net_src comp="1698" pin="2"/><net_sink comp="1704" pin=1"/></net>

<net id="1711"><net_src comp="264" pin="0"/><net_sink comp="1704" pin=2"/></net>

<net id="1716"><net_src comp="1582" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="132" pin="0"/><net_sink comp="1712" pin=1"/></net>

<net id="1722"><net_src comp="1624" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="1712" pin="2"/><net_sink comp="1718" pin=1"/></net>

<net id="1729"><net_src comp="1718" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1730"><net_src comp="1630" pin="1"/><net_sink comp="1724" pin=1"/></net>

<net id="1731"><net_src comp="1704" pin="3"/><net_sink comp="1724" pin=2"/></net>

<net id="1736"><net_src comp="1582" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1737"><net_src comp="1624" pin="2"/><net_sink comp="1732" pin=1"/></net>

<net id="1742"><net_src comp="1732" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1743"><net_src comp="132" pin="0"/><net_sink comp="1738" pin=1"/></net>

<net id="1748"><net_src comp="1594" pin="2"/><net_sink comp="1744" pin=0"/></net>

<net id="1749"><net_src comp="1738" pin="2"/><net_sink comp="1744" pin=1"/></net>

<net id="1755"><net_src comp="1744" pin="2"/><net_sink comp="1750" pin=0"/></net>

<net id="1756"><net_src comp="1670" pin="3"/><net_sink comp="1750" pin=1"/></net>

<net id="1757"><net_src comp="1724" pin="3"/><net_sink comp="1750" pin=2"/></net>

<net id="1763"><net_src comp="1582" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1764"><net_src comp="264" pin="0"/><net_sink comp="1758" pin=1"/></net>

<net id="1765"><net_src comp="1750" pin="3"/><net_sink comp="1758" pin=2"/></net>

<net id="1769"><net_src comp="1758" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1775"><net_src comp="272" pin="0"/><net_sink comp="1770" pin=0"/></net>

<net id="1776"><net_src comp="388" pin="2"/><net_sink comp="1770" pin=1"/></net>

<net id="1777"><net_src comp="32" pin="0"/><net_sink comp="1770" pin=2"/></net>

<net id="1784"><net_src comp="330" pin="0"/><net_sink comp="1778" pin=0"/></net>

<net id="1785"><net_src comp="332" pin="0"/><net_sink comp="1778" pin=2"/></net>

<net id="1786"><net_src comp="334" pin="0"/><net_sink comp="1778" pin=3"/></net>

<net id="1787"><net_src comp="1778" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="1793"><net_src comp="1766" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1794"><net_src comp="1770" pin="3"/><net_sink comp="1788" pin=2"/></net>

<net id="1795"><net_src comp="1788" pin="3"/><net_sink comp="1778" pin=1"/></net>

<net id="1799"><net_src comp="338" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1801"><net_src comp="1796" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1802"><net_src comp="1796" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1806"><net_src comp="342" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1808"><net_src comp="1803" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1809"><net_src comp="1803" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1813"><net_src comp="346" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1815"><net_src comp="1810" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1816"><net_src comp="1810" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1820"><net_src comp="350" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1822"><net_src comp="1817" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1823"><net_src comp="1817" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1827"><net_src comp="354" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1829"><net_src comp="1824" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1830"><net_src comp="1824" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1834"><net_src comp="618" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1788" pin=1"/></net>

<net id="1839"><net_src comp="650" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1843"><net_src comp="666" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1847"><net_src comp="708" pin="4"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1852"><net_src comp="401" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1857"><net_src comp="418" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1862"><net_src comp="435" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1867"><net_src comp="443" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1872"><net_src comp="1290" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1874"><net_src comp="1869" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1875"><net_src comp="1869" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1876"><net_src comp="1869" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1877"><net_src comp="1869" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1878"><net_src comp="1869" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1882"><net_src comp="598" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1887"><net_src comp="489" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1359" pin=2"/></net>

<net id="1892"><net_src comp="1348" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1897"><net_src comp="1354" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1899"><net_src comp="1894" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1903"><net_src comp="1359" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1908"><net_src comp="613" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1913"><net_src comp="541" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1918"><net_src comp="1375" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1923"><net_src comp="1385" pin="2"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1925"><net_src comp="1920" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1926"><net_src comp="1920" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1927"><net_src comp="1920" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1928"><net_src comp="1920" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1929"><net_src comp="1920" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1930"><net_src comp="1920" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1931"><net_src comp="1920" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1932"><net_src comp="1920" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1933"><net_src comp="1920" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1934"><net_src comp="1920" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1935"><net_src comp="1920" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1936"><net_src comp="1920" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1937"><net_src comp="1920" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1938"><net_src comp="1920" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1942"><net_src comp="494" pin="2"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1944"><net_src comp="1939" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1945"><net_src comp="1939" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="1949"><net_src comp="1390" pin="3"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1954"><net_src comp="1396" pin="3"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1956"><net_src comp="1951" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1957"><net_src comp="1951" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1958"><net_src comp="1951" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1959"><net_src comp="1951" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1960"><net_src comp="1951" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1961"><net_src comp="1951" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1962"><net_src comp="1951" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1963"><net_src comp="1951" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1964"><net_src comp="1951" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1968"><net_src comp="1403" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1973"><net_src comp="550" pin="2"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1978"><net_src comp="1411" pin="3"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1983"><net_src comp="1419" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1988"><net_src comp="499" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1993"><net_src comp="554" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1998"><net_src comp="1427" pin="3"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="2003"><net_src comp="558" pin="2"/><net_sink comp="2000" pin=0"/></net>

<net id="2004"><net_src comp="2000" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2008"><net_src comp="503" pin="2"/><net_sink comp="2005" pin=0"/></net>

<net id="2009"><net_src comp="2005" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="2013"><net_src comp="1435" pin="3"/><net_sink comp="2010" pin=0"/></net>

<net id="2014"><net_src comp="2010" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="2018"><net_src comp="507" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="2023"><net_src comp="562" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2028"><net_src comp="1443" pin="3"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="2033"><net_src comp="566" pin="2"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="2038"><net_src comp="511" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="2043"><net_src comp="1451" pin="3"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="2048"><net_src comp="515" pin="2"/><net_sink comp="2045" pin=0"/></net>

<net id="2049"><net_src comp="2045" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="2053"><net_src comp="570" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2054"><net_src comp="2050" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="2058"><net_src comp="1459" pin="3"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="2063"><net_src comp="574" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2068"><net_src comp="519" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="2070"><net_src comp="2065" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="2074"><net_src comp="1467" pin="3"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="2079"><net_src comp="523" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="2084"><net_src comp="578" pin="2"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="2089"><net_src comp="582" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="2094"><net_src comp="1475" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="2099"><net_src comp="1481" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="2104"><net_src comp="532" pin="2"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="2106"><net_src comp="2101" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="2110"><net_src comp="586" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2111"><net_src comp="2107" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="2115"><net_src comp="1489" pin="3"/><net_sink comp="2112" pin=0"/></net>

<net id="2116"><net_src comp="2112" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="2120"><net_src comp="536" pin="2"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="2125"><net_src comp="1516" pin="3"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="2130"><net_src comp="1766" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2135"><net_src comp="1770" pin="3"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1788" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rngMT19937ICN_uniformRNG_mt_even_0_V | {2 }
	Port: rngMT19937ICN_uniformRNG_mt_odd_0_V | {2 }
	Port: channel_out | {}
	Port: noise_out | {50 }
 - Input state : 
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_x_k_p_0_V | {1 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_x_k_p_1_V | {1 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_x_k_p_m_V | {1 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_x_k_p_2_V | {1 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : sext_ln1245 | {1 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_mt_even_0_V | {1 2 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : rngMT19937ICN_uniformRNG_mt_odd_0_V | {1 2 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : channel_out | {49 }
	Port: AWGN.1_Pipeline_VITIS_LOOP_15_1 : noise_out | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_4 : 1
		icmp_ln15 : 2
		j_5 : 2
		br_ln15 : 3
		p_cast_i : 2
		trunc_ln229 : 2
		addr_head_p_3_V : 2
		addr_head_p_m_p_1_V : 3
		addr_head_p_n_V : 3
		r_s : 3
		r_11 : 4
		r_12 : 4
		zext_ln587 : 4
		zext_ln587_6 : 5
		br_ln736 : 3
		rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 : 5
		rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 : 6
		rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 : 6
		rngMT19937ICN_uniformRNG_mt_even_0_V_load_1 : 7
		rngMT19937ICN_uniformRNG_mt_even_0_V_addr : 5
		rngMT19937ICN_uniformRNG_mt_even_0_V_load : 6
		rngMT19937ICN_uniformRNG_mt_odd_0_V_addr : 6
		rngMT19937ICN_uniformRNG_mt_odd_0_V_load : 7
		store_ln15 : 3
	State 2
		tmp_439 : 1
		p_Result_283 : 1
		tmp_136 : 1
		tmp_V : 2
		zext_ln1043 : 3
		select_ln724 : 2
		xor_ln1544 : 3
		pre_result_V_10 : 4
		rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 : 1
		store_ln743 : 4
		rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 : 1
		store_ln739 : 4
		p_0_0_0976_i : 1
		p_0_0_0964_i : 1
		r : 4
		zext_ln1691 : 5
		pre_result_V_11 : 6
		tmp_440 : 6
		tmp_137 : 6
		tmp_441 : 6
		tmp_442 : 6
		tmp_138 : 6
		tmp_443 : 6
		tmp_444 : 6
		tmp_139 : 6
		trunc_ln1542 : 6
		ret : 7
		pre_result_V_12 : 8
		tmp_140 : 8
		tmp_141 : 8
		tmp_142 : 8
		ret_13 : 9
		pre_result_V_13 : 10
		r_13 : 10
		zext_ln1691_4 : 11
		pre_result_V : 12
		icmp_ln938 : 12
		p_Result_278 : 12
		l : 13
		trunc_ln946 : 14
		sub_ln947 : 14
		lsb_index : 15
		tmp_445 : 16
		icmp_ln949 : 17
		zext_ln960 : 12
		trunc_ln950 : 15
		sub_ln950 : 16
		zext_ln950 : 17
		lshr_ln950 : 18
		shl_ln952 : 16
		or_ln952_5 : 19
		and_ln952 : 19
		icmp_ln952 : 19
		tmp_446 : 16
		xor_ln952 : 17
		p_Result_279 : 16
		icmp_ln961 : 16
		and_ln952_8 : 17
		sub_ln962 : 15
		zext_ln962 : 16
		shl_ln962 : 17
		select_ln949 : 20
		add_ln961 : 15
		zext_ln961 : 16
		lshr_ln961 : 17
		select_ln961 : 21
		m_34 : 18
		zext_ln964 : 22
		m_35 : 23
		m : 24
		zext_ln965 : 25
		p_Result_s : 24
		sub_ln969 : 15
		add_ln968 : 16
		select_ln968 : 25
		tmp_i : 26
		p_Result_280 : 27
		bitcast_ln746 : 28
		tmp_uniform : 29
		tmp_6 : 30
		store_ln0 : 1
		store_ln414 : 1
		store_ln742 : 2
		store_ln741 : 2
	State 3
		specfucore_ln434 : 1
	State 4
		tmp : 1
		trunc_ln443 : 1
		icmp_ln443 : 2
		icmp_ln443_4 : 2
		or_ln443 : 3
		and_ln443 : 3
		tmp_448 : 3
		t1 : 4
	State 5
	State 6
	State 7
	State 8
		specfucore_ln440 : 1
	State 9
	State 10
		specfucore_ln440 : 1
	State 11
		xor_ln456 : 1
		t3 : 1
		z_10 : 2
	State 12
	State 13
	State 14
		and_ln443_4 : 1
		or_ln443_4 : 1
	State 15
		specfucore_ln434 : 1
	State 16
	State 17
		specfucore_ln434 : 1
		z_9 : 1
		r_16 : 1
	State 18
		t4 : 1
	State 19
		specfucore_ln440 : 1
	State 20
		t5 : 1
		t13 : 1
	State 21
		specfucore_ln440 : 1
		specfucore_ln441 : 1
	State 22
		t14 : 1
	State 23
		specfucore_ln440 : 1
		specfucore_ln441 : 1
	State 24
		t7 : 1
	State 25
		specfucore_ln440 : 1
		specfucore_ln441 : 1
	State 26
		t16 : 1
	State 27
		specfucore_ln440 : 1
		specfucore_ln441 : 1
	State 28
		t9 : 1
	State 29
		specfucore_ln440 : 1
		specfucore_ln441 : 1
	State 30
		f2 : 1
	State 31
		specfucore_ln440 : 1
		specfucore_ln434 : 1
	State 32
		t11 : 1
	State 33
		specfucore_ln441 : 1
		specfucore_ln441 : 1
	State 34
	State 35
		specfucore_ln441 : 1
		specfucore_ln434 : 1
		f2_9 : 1
	State 36
		f1_1 : 1
	State 37
		specfucore_ln434 : 1
		specfucore_ln441 : 1
	State 38
	State 39
		specfucore_ln434 : 1
		f1_4 : 1
		specfucore_ln434 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
		bitcast_ln541 : 1
		xor_ln541 : 2
		bitcast_ln541_4 : 2
		select_ln540 : 3
		result : 4
	State 47
		trunc_ln564 : 1
		p_Result_281 : 1
		exp_tmp : 1
		zext_ln501 : 2
		trunc_ln574 : 1
		p_Result_282 : 2
		zext_ln578 : 3
		man_V_496 : 4
		man_V_497 : 5
		icmp_ln580 : 2
		F2 : 3
		icmp_ln590 : 4
		add_ln590 : 4
		sub_ln590 : 4
		sh_amt : 5
		sext_ln590 : 6
		icmp_ln591 : 4
		trunc_ln592 : 6
		icmp_ln594 : 6
		zext_ln595 : 7
		ashr_ln595 : 8
		trunc_ln595 : 9
		tmp_450 : 1
		select_ln597 : 2
		select_ln594 : 10
		tmp_451 : 6
		icmp_ln612 : 7
		sext_ln590cast : 7
		shl_ln613 : 8
		select_ln612 : 9
		xor_ln580 : 3
		and_ln591 : 5
		select_ln591 : 10
		or_ln591 : 5
		xor_ln591 : 5
		and_ln590 : 5
		select_ln590 : 11
		TEMP_V : 12
		sext_ln1245_14 : 13
		mul_ln1245 : 14
	State 48
	State 49
		ret_V : 1
	State 50
		rend72_i : 1
		rend68_i : 1
		rend80_i : 1
		rend78_i : 1
		rend76_i : 1
		rend66_i : 1
		rend62_i : 1
		rend60_i : 1
		rend56_i : 1
		rend54_i : 1
		rend50_i : 1
		rend46_i : 1
		rend42_i : 1
		rend40_i : 1
		rend36_i : 1
		rend34_i : 1
		rend32_i : 1
		rend28_i : 1
		rend24_i : 1
		rend20_i : 1
		rend18_i : 1
		rend10_i : 1
		rend8_i : 1
		rend84_i : 1
		rend70_i : 1
		rend_i : 1
		p_0 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_489                     |    0    |   256   |   724   |
|          |                      grp_fu_494                     |    0    |   256   |   724   |
|          |                      grp_fu_499                     |    0    |   256   |   724   |
|          |                      grp_fu_503                     |    0    |   256   |   724   |
|          |                      grp_fu_507                     |    0    |   256   |   724   |
|   dadd   |                      grp_fu_511                     |    0    |   256   |   724   |
|          |                      grp_fu_515                     |    0    |   256   |   724   |
|          |                      grp_fu_519                     |    0    |   256   |   724   |
|          |                      grp_fu_523                     |    0    |   256   |   724   |
|          |                      grp_fu_527                     |    0    |   256   |   724   |
|          |                      grp_fu_532                     |    0    |   256   |   724   |
|          |                      grp_fu_536                     |    0    |   256   |   724   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      grp_fu_541                     |    9    |   256   |   230   |
|          |                      grp_fu_546                     |    9    |   256   |   230   |
|          |                      grp_fu_550                     |    9    |   256   |   230   |
|          |                      grp_fu_554                     |    9    |   256   |   230   |
|          |                      grp_fu_558                     |    9    |   256   |   230   |
|          |                      grp_fu_562                     |    9    |   256   |   230   |
|   dmul   |                      grp_fu_566                     |    9    |   256   |   230   |
|          |                      grp_fu_570                     |    9    |   256   |   230   |
|          |                      grp_fu_574                     |    9    |   256   |   230   |
|          |                      grp_fu_578                     |    9    |   256   |   230   |
|          |                      grp_fu_582                     |    9    |   256   |   230   |
|          |                      grp_fu_586                     |    9    |   256   |   230   |
|          |                      grp_fu_590                     |    9    |   256   |   230   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   dlog   |                      grp_fu_613                     |    23   |   941   |   2613  |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                 select_ln724_fu_778                 |    0    |    0    |    32   |
|          |                 select_ln949_fu_1174                |    0    |    0    |    2    |
|          |                 select_ln961_fu_1198                |    0    |    0    |    2    |
|          |                     m_34_fu_1206                    |    0    |    0    |    64   |
|          |                 select_ln968_fu_1258                |    0    |    0    |    10   |
|          |                 tmp_uniform_fu_1290                 |    0    |    0    |    64   |
|          |                   tmp_448_fu_1359                   |    0    |    0    |    64   |
|          |                     z_9_fu_1390                     |    0    |    0    |    64   |
|          |                     r_16_fu_1396                    |    0    |    0    |    64   |
|          |                      p1_fu_1403                     |    0    |    0    |    64   |
|          |                      p2_fu_1411                     |    0    |    0    |    64   |
|          |                      q1_fu_1419                     |    0    |    0    |    64   |
|          |                      q2_fu_1427                     |    0    |    0    |    64   |
|          |                      p3_fu_1435                     |    0    |    0    |    64   |
|          |                      q3_fu_1443                     |    0    |    0    |    64   |
|  select  |                      p4_fu_1451                     |    0    |    0    |    64   |
|          |                      q4_fu_1459                     |    0    |    0    |    64   |
|          |                      p5_fu_1467                     |    0    |    0    |    64   |
|          |                     f2_9_fu_1475                    |    0    |    0    |    64   |
|          |                      p6_fu_1481                     |    0    |    0    |    64   |
|          |                     f1_4_fu_1489                    |    0    |    0    |    64   |
|          |                 select_ln540_fu_1509                |    0    |    0    |    64   |
|          |                    result_fu_1516                   |    0    |    0    |    64   |
|          |                  man_V_497_fu_1574                  |    0    |    0    |    52   |
|          |                    sh_amt_fu_1612                   |    0    |    0    |    11   |
|          |                 select_ln597_fu_1662                |    0    |    0    |    16   |
|          |                 select_ln594_fu_1670                |    0    |    0    |    16   |
|          |                 select_ln612_fu_1704                |    0    |    0    |    16   |
|          |                 select_ln591_fu_1724                |    0    |    0    |    16   |
|          |                 select_ln590_fu_1750                |    0    |    0    |    16   |
|          |                    TEMP_V_fu_1758                   |    0    |    0    |    16   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  xor_ln1544_fu_786                  |    0    |    0    |    32   |
|          |                pre_result_V_10_fu_792               |    0    |    0    |    32   |
|          |                pre_result_V_11_fu_822               |    0    |    0    |    32   |
|          |                pre_result_V_12_fu_942               |    0    |    0    |    32   |
|          |                pre_result_V_13_fu_994               |    0    |    0    |    32   |
|    xor   |                 pre_result_V_fu_1014                |    0    |    0    |    32   |
|          |                  xor_ln952_fu_1132                  |    0    |    0    |    2    |
|          |                  xor_ln456_fu_1369                  |    0    |    0    |    64   |
|          |                  xor_ln541_fu_1499                  |    0    |    0    |    64   |
|          |                  xor_ln580_fu_1712                  |    0    |    0    |    2    |
|          |                  xor_ln591_fu_1738                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      j_5_fu_656                     |    0    |    0    |    15   |
|          |                addr_head_p_3_V_fu_670               |    0    |    0    |    15   |
|          |              addr_head_p_m_p_1_V_fu_676             |    0    |    0    |    17   |
|          |                addr_head_p_n_V_fu_682               |    0    |    0    |    17   |
|    add   |                  lsb_index_fu_1054                  |    0    |    0    |    39   |
|          |                  add_ln961_fu_1182                  |    0    |    0    |    39   |
|          |                     m_35_fu_1218                    |    0    |    0    |    71   |
|          |                  add_ln968_fu_1252                  |    0    |    0    |    18   |
|          |                  add_ln590_fu_1600                  |    0    |    0    |    19   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  shl_ln952_fu_1100                  |    0    |    0    |    96   |
|    shl   |                  shl_ln962_fu_1168                  |    0    |    0    |    96   |
|          |                  shl_ln613_fu_1698                  |    0    |    0    |    35   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  sub_ln947_fu_1048                  |    0    |    0    |    39   |
|          |                  sub_ln950_fu_1084                  |    0    |    0    |    13   |
|          |                  sub_ln962_fu_1158                  |    0    |    0    |    39   |
|    sub   |                  sub_ln969_fu_1246                  |    0    |    0    |    18   |
|          |                  man_V_496_fu_1568                  |    0    |    0    |    60   |
|          |                      F2_fu_1588                     |    0    |    0    |    19   |
|          |                  sub_ln590_fu_1606                  |    0    |    0    |    19   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln15_fu_650                  |    0    |    0    |    11   |
|          |                  icmp_ln938_fu_1020                 |    0    |    0    |    20   |
|          |                  icmp_ln949_fu_1070                 |    0    |    0    |    19   |
|          |                  icmp_ln952_fu_1118                 |    0    |    0    |    20   |
|          |                  icmp_ln961_fu_1146                 |    0    |    0    |    20   |
|   icmp   |                  icmp_ln443_fu_1336                 |    0    |    0    |    11   |
|          |                 icmp_ln443_4_fu_1342                |    0    |    0    |    24   |
|          |                  icmp_ln580_fu_1582                 |    0    |    0    |    28   |
|          |                  icmp_ln590_fu_1594                 |    0    |    0    |    12   |
|          |                  icmp_ln591_fu_1624                 |    0    |    0    |    12   |
|          |                  icmp_ln594_fu_1634                 |    0    |    0    |    12   |
|          |                  icmp_ln612_fu_1688                 |    0    |    0    |    11   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   ashr   |                  ashr_ln595_fu_1644                 |    0    |    0    |   159   |
|----------|-----------------------------------------------------|---------|---------|---------|
|   lshr   |                  lshr_ln950_fu_1094                 |    0    |    0    |    13   |
|          |                  lshr_ln961_fu_1192                 |    0    |    0    |    96   |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  and_ln952_fu_1112                  |    0    |    0    |    32   |
|          |                 and_ln952_8_fu_1152                 |    0    |    0    |    2    |
|    and   |                  and_ln443_fu_1354                  |    0    |    0    |    2    |
|          |                 and_ln443_4_fu_1380                 |    0    |    0    |    2    |
|          |                  and_ln591_fu_1718                  |    0    |    0    |    2    |
|          |                  and_ln590_fu_1744                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  or_ln952_5_fu_1106                 |    0    |    0    |    32   |
|    or    |                   or_ln443_fu_1348                  |    0    |    0    |    2    |
|          |                  or_ln443_4_fu_1385                 |    0    |    0    |    2    |
|          |                   or_ln591_fu_1732                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------|---------|---------|---------|
|  muladd  |                     grp_fu_1788                     |    1    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |             sext_ln1245_read_read_fu_358            |    0    |    0    |    0    |
|          | rngMT19937ICN_uniformRNG_x_k_p_2_V_read_read_fu_364 |    0    |    0    |    0    |
|   read   | rngMT19937ICN_uniformRNG_x_k_p_m_V_read_read_fu_370 |    0    |    0    |    0    |
|          | rngMT19937ICN_uniformRNG_x_k_p_1_V_read_read_fu_376 |    0    |    0    |    0    |
|          | rngMT19937ICN_uniformRNG_x_k_p_0_V_read_read_fu_382 |    0    |    0    |    0    |
|          |                 tmp_V_18_read_fu_388                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   write  |               write_ln173_write_fu_394              |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   ddiv   |                      grp_fu_594                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   dcmp   |                     tmp_s_fu_598                    |    0    |    0    |    0    |
|          |                     tmp_5_fu_603                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   dsqrt  |                      grp_fu_608                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |               sext_ln1245_cast_fu_618               |    0    |    0    |    0    |
|   sext   |                  sext_ln590_fu_1620                 |    0    |    0    |    0    |
|          |                sext_ln1245_14_fu_1766               |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                   p_cast_i_fu_662                   |    0    |    0    |    0    |
|          |                  zext_ln587_fu_718                  |    0    |    0    |    0    |
|          |                 zext_ln587_6_fu_724                 |    0    |    0    |    0    |
|          |                  zext_ln1043_fu_774                 |    0    |    0    |    0    |
|          |                 zext_ln587_7_fu_800                 |    0    |    0    |    0    |
|          |                  zext_ln1691_fu_818                 |    0    |    0    |    0    |
|          |                zext_ln1691_4_fu_1010                |    0    |    0    |    0    |
|   zext   |                  zext_ln960_fu_1076                 |    0    |    0    |    0    |
|          |                  zext_ln950_fu_1090                 |    0    |    0    |    0    |
|          |                  zext_ln962_fu_1164                 |    0    |    0    |    0    |
|          |                  zext_ln961_fu_1188                 |    0    |    0    |    0    |
|          |                  zext_ln964_fu_1214                 |    0    |    0    |    0    |
|          |                  zext_ln965_fu_1234                 |    0    |    0    |    0    |
|          |                  zext_ln501_fu_1548                 |    0    |    0    |    0    |
|          |                  zext_ln578_fu_1564                 |    0    |    0    |    0    |
|          |                  zext_ln595_fu_1640                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                  trunc_ln229_fu_666                 |    0    |    0    |    0    |
|          |                 p_Result_283_fu_752                 |    0    |    0    |    0    |
|          |                 trunc_ln1542_fu_898                 |    0    |    0    |    0    |
|          |                 trunc_ln946_fu_1044                 |    0    |    0    |    0    |
|          |                 trunc_ln950_fu_1080                 |    0    |    0    |    0    |
|   trunc  |                 trunc_ln443_fu_1332                 |    0    |    0    |    0    |
|          |                 trunc_ln564_fu_1526                 |    0    |    0    |    0    |
|          |                 trunc_ln574_fu_1552                 |    0    |    0    |    0    |
|          |                 trunc_ln592_fu_1630                 |    0    |    0    |    0    |
|          |                 trunc_ln595_fu_1650                 |    0    |    0    |    0    |
|          |                sext_ln590cast_fu_1694               |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                      r_s_fu_688                     |    0    |    0    |    0    |
|          |                     r_11_fu_698                     |    0    |    0    |    0    |
|          |                     r_12_fu_708                     |    0    |    0    |    0    |
|          |                    tmp_136_fu_756                   |    0    |    0    |    0    |
|          |                       r_fu_808                      |    0    |    0    |    0    |
|          |                    tmp_137_fu_836                   |    0    |    0    |    0    |
|          |                    tmp_138_fu_862                   |    0    |    0    |    0    |
|          |                    tmp_139_fu_888                   |    0    |    0    |    0    |
|          |                    tmp_140_fu_948                   |    0    |    0    |    0    |
|partselect|                    tmp_141_fu_958                   |    0    |    0    |    0    |
|          |                    tmp_142_fu_968                   |    0    |    0    |    0    |
|          |                     r_13_fu_1000                    |    0    |    0    |    0    |
|          |                 p_Result_278_fu_1026                |    0    |    0    |    0    |
|          |                   tmp_445_fu_1060                   |    0    |    0    |    0    |
|          |                      m_fu_1224                      |    0    |    0    |    0    |
|          |                     tmp_fu_1322                     |    0    |    0    |    0    |
|          |                   exp_tmp_fu_1538                   |    0    |    0    |    0    |
|          |                   tmp_451_fu_1678                   |    0    |    0    |    0    |
|          |                     p_0_fu_1778                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                    tmp_439_fu_744                   |    0    |    0    |    0    |
|          |                    tmp_440_fu_828                   |    0    |    0    |    0    |
|          |                    tmp_441_fu_846                   |    0    |    0    |    0    |
|          |                    tmp_442_fu_854                   |    0    |    0    |    0    |
|          |                    tmp_443_fu_872                   |    0    |    0    |    0    |
| bitselect|                    tmp_444_fu_880                   |    0    |    0    |    0    |
|          |                   tmp_446_fu_1124                   |    0    |    0    |    0    |
|          |                 p_Result_279_fu_1138                |    0    |    0    |    0    |
|          |                  p_Result_s_fu_1238                 |    0    |    0    |    0    |
|          |                 p_Result_281_fu_1530                |    0    |    0    |    0    |
|          |                   tmp_450_fu_1654                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|          |                     tmp_V_fu_766                    |    0    |    0    |    0    |
|          |                      ret_fu_902                     |    0    |    0    |    0    |
|bitconcatenate|                    ret_13_fu_978                    |    0    |    0    |    0    |
|          |                    tmp_i_fu_1266                    |    0    |    0    |    0    |
|          |                 p_Result_282_fu_1556                |    0    |    0    |    0    |
|          |                   lhs_V_54_fu_1770                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   cttz   |                      l_fu_1036                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|  partset |                 p_Result_280_fu_1274                |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|
|   Total  |                                                     |   141   |   7341  |  17270  |
|----------|-----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------+--------+
|                                                    |   FF   |
+----------------------------------------------------+--------+
|                 and_ln443_reg_1894                 |    1   |
|                    f1_1_reg_2101                   |   64   |
|                    f1_4_reg_2112                   |   64   |
|                   f2_10_reg_2117                   |   64   |
|                    f2_9_reg_2091                   |   64   |
|                     f2_reg_2065                    |   64   |
|                 icmp_ln15_reg_1836                 |    1   |
|                     j_reg_1817                     |    8   |
|                  lhs_V_54_reg_2132                 |   24   |
|                   lhs_V_reg_1803                   |   32   |
|                 or_ln443_4_reg_1920                |    1   |
|                  or_ln443_reg_1889                 |    1   |
|                     p1_reg_1965                    |   64   |
|                     p2_reg_1975                    |   64   |
|                     p3_reg_2010                    |   64   |
|                     p4_reg_2040                    |   64   |
|                     p5_reg_2071                    |   64   |
|                     p6_reg_2096                    |   64   |
|                p_0_0_0964_i_reg_478                |   32   |
|               p_0_0_09758_i_reg_1796               |   32   |
|                p_0_0_0976_i_reg_467                |   32   |
|                 p_Val2_150_reg_1824                |   32   |
|                  p_Val2_s_reg_1810                 |   32   |
|                     q1_reg_1980                    |   64   |
|                     q2_reg_1995                    |   64   |
|                     q3_reg_2025                    |   64   |
|                     q4_reg_2055                    |   64   |
|                    r_12_reg_1844                   |    9   |
|                    r_16_reg_1951                   |   64   |
|                   result_reg_2122                  |   64   |
|rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1_reg_1854|    9   |
| rngMT19937ICN_uniformRNG_mt_even_0_V_addr_reg_1859 |    9   |
| rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2_reg_1849|    9   |
|  rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_reg_1864 |    9   |
|               sext_ln1245_14_reg_2127              |   24   |
|              sext_ln1245_cast_reg_1831             |   24   |
|                    t10_reg_2060                    |   64   |
|                    t11_reg_2076                    |   64   |
|                    t12_reg_2086                    |   64   |
|                    t13_reg_1990                    |   64   |
|                    t14_reg_2005                    |   64   |
|                    t15_reg_2020                    |   64   |
|                    t16_reg_2035                    |   64   |
|                    t17_reg_2050                    |   64   |
|                    t18_reg_2081                    |   64   |
|                    t19_reg_2107                    |   64   |
|                     t1_reg_1905                    |   64   |
|                     t2_reg_1910                    |   64   |
|                     t3_reg_1915                    |   64   |
|                     t4_reg_1970                    |   64   |
|                     t5_reg_1985                    |   64   |
|                     t6_reg_2000                    |   64   |
|                     t7_reg_2015                    |   64   |
|                     t8_reg_2030                    |   64   |
|                     t9_reg_2045                    |   64   |
|                  tmp_448_reg_1900                  |   64   |
|                   tmp_6_reg_1884                   |   64   |
|                   tmp_s_reg_1879                   |    1   |
|                tmp_uniform_reg_1869                |   64   |
|                trunc_ln229_reg_1840                |    1   |
|                    z_9_reg_1946                    |   64   |
|                     z_reg_1939                     |   64   |
+----------------------------------------------------+--------+
|                        Total                       |  2947  |
+----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_408 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_425 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_489    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_499    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_503    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_507    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_511    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_515    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_519    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_523    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_532    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_550    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_554    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_608    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_613    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_1788    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1712  ||  7.077  ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   141  |    -   |  7341  |  17270 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   171  |
|  Register |    -   |    -   |  2947  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   141  |    7   |  10288 |  17441 |
+-----------+--------+--------+--------+--------+
