--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.720ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X32Y204.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y181.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    SLICE_X32Y204.BY     net (fanout=1)        2.368   u1_plasma_top/u2_ddr/u2_ddr/data_write2<30>
    SLICE_X32Y204.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.523ns logic, 2.368ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (SLICE_X34Y194.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_36 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_20 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y162.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_20
    SLICE_X34Y194.BY     net (fanout=1)        2.096   u1_plasma_top/u2_ddr/u2_ddr/data_write2<20>
    SLICE_X34Y194.CLK    Tdick                 0.279   u1_plasma_top/u2_ddr/u2_ddr/data_write2<37>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_36
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.523ns logic, 2.096ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (SLICE_X28Y206.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_27 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y179.XQ     Tcko                  0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_27
    SLICE_X28Y206.BX     net (fanout=1)        1.863   u1_plasma_top/u2_ddr/u2_ddr/data_write2<27>
    SLICE_X28Y206.CLK    Tdick                 0.278   u1_plasma_top/u2_ddr/u2_ddr/data_write2<43>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_43
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.540ns logic, 1.863ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (SLICE_X37Y211.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.820 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y212.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y213.F4     net (fanout=6)        0.316   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.438ns logic, 0.896ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.820 - 0.899)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y213.F1     net (fanout=5)        0.471   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.438ns logic, 1.051ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_11 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.820 - 0.891)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y213.F2     net (fanout=7)        0.614   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_11
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (0.453ns logic, 1.194ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (SLICE_X37Y211.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.820 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y212.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y213.F4     net (fanout=6)        0.316   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.438ns logic, 0.896ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.489ns (Levels of Logic = 1)
  Clock Path Skew:      -0.079ns (0.820 - 0.899)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y213.F1     net (fanout=5)        0.471   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.489ns (0.438ns logic, 1.051ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_10 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.820 - 0.891)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y213.F2     net (fanout=7)        0.614   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X37Y211.CE     net (fanout=8)        0.580   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X37Y211.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<11>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (0.453ns logic, 1.194ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (SLICE_X39Y209.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.803 - 0.887)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y212.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X33Y213.F4     net (fanout=6)        0.316   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X39Y209.CE     net (fanout=8)        0.611   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X39Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.438ns logic, 0.927ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (0.803 - 0.899)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y213.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y213.F1     net (fanout=5)        0.471   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X39Y209.CE     net (fanout=8)        0.611   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X39Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.438ns logic, 1.082ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.803 - 0.891)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y217.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X33Y213.F2     net (fanout=7)        0.614   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X33Y213.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X39Y209.CE     net (fanout=8)        0.611   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X39Y209.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<13>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_13
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.453ns logic, 1.225ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X59Y177.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<8>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_8/SR
  Location pin: SLICE_X59Y177.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<9>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_9/SR
  Location pin: SLICE_X57Y171.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62601984 paths analyzed, 4877 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.622ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y19.DIA5), 761002 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.622ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y167.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.G1     net (fanout=1)        0.732   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X55Y168.G3     net (fanout=1)        0.349   N679
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y130.G1     net (fanout=160)      2.555   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X44Y130.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X44Y128.F2     net (fanout=5)        0.464   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X44Y128.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y173.F2     net (fanout=50)       3.278   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1a.SLICEM_F
    SLICE_X36Y172.G2     net (fanout=1)        1.559   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
    SLICE_X36Y172.Y      Tilo                  0.166   N1021
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X37Y139.G4     net (fanout=4)        0.869   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X37Y139.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.G2     net (fanout=18)       3.231   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X34Y151.F3     net (fanout=7)        1.203   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X34Y151.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.F4     net (fanout=1)        1.474   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>32
    SLICE_X39Y207.G3     net (fanout=1)        0.371   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>
    SLICE_X39Y207.Y      Tilo                  0.165   N1387
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.F1     net (fanout=2)        0.672   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000154_SW1_SW0
    SLICE_X49Y180.G2     net (fanout=11)       1.633   N786
    SLICE_X49Y180.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X18Y166.G2     net (fanout=16)       1.556   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y166.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        1.556   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.622ns (3.120ns logic, 21.502ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.536ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.G4     net (fanout=1)        0.537   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X55Y168.G2     net (fanout=13)       0.458   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y130.G1     net (fanout=160)      2.555   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X44Y130.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X44Y128.F2     net (fanout=5)        0.464   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X44Y128.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y173.F2     net (fanout=50)       3.278   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1a.SLICEM_F
    SLICE_X36Y172.G2     net (fanout=1)        1.559   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
    SLICE_X36Y172.Y      Tilo                  0.166   N1021
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X37Y139.G4     net (fanout=4)        0.869   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X37Y139.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.G2     net (fanout=18)       3.231   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X34Y151.F3     net (fanout=7)        1.203   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X34Y151.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.F4     net (fanout=1)        1.474   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>32
    SLICE_X39Y207.G3     net (fanout=1)        0.371   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>
    SLICE_X39Y207.Y      Tilo                  0.165   N1387
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.F1     net (fanout=2)        0.672   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000154_SW1_SW0
    SLICE_X49Y180.G2     net (fanout=11)       1.633   N786
    SLICE_X49Y180.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X18Y166.G2     net (fanout=16)       1.556   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y166.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        1.556   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.536ns (3.120ns logic, 21.416ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.486ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y170.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X55Y169.G1     net (fanout=1)        0.487   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X55Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X55Y168.G2     net (fanout=13)       0.458   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y130.G1     net (fanout=160)      2.555   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X44Y130.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X44Y128.F2     net (fanout=5)        0.464   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X44Y128.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y173.F2     net (fanout=50)       3.278   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1a.SLICEM_F
    SLICE_X36Y172.G2     net (fanout=1)        1.559   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
    SLICE_X36Y172.Y      Tilo                  0.166   N1021
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X37Y139.G4     net (fanout=4)        0.869   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X37Y139.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.G2     net (fanout=18)       3.231   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X38Y189.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N20
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X34Y151.F3     net (fanout=7)        1.203   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X34Y151.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.F4     net (fanout=1)        1.474   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>21
    SLICE_X36Y206.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_reg<26>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>32
    SLICE_X39Y207.G3     net (fanout=1)        0.371   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<24>
    SLICE_X39Y207.Y      Tilo                  0.165   N1387
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.F1     net (fanout=2)        0.672   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000073
    SLICE_X37Y202.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000154_SW1_SW0
    SLICE_X49Y180.G2     net (fanout=11)       1.633   N786
    SLICE_X49Y180.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/cache_ram_data_w<20>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011
    SLICE_X18Y166.G2     net (fanout=16)       1.556   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y166.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w561
    RAMB16_X3Y19.DIA5    net (fanout=1)        1.556   u1_plasma_top/u1_plasma/cache_ram_data_w<5>
    RAMB16_X3Y19.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.486ns (3.120ns logic, 21.366ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (SLICE_X53Y182.G1), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.140ns (Levels of Logic = 7)
  Clock Path Skew:      -4.416ns (-0.123 - 4.293)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y167.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.G1     net (fanout=1)        0.732   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X55Y168.G3     net (fanout=1)        0.349   N679
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y175.G2     net (fanout=160)      0.674   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X57Y176.G1     net (fanout=10)       1.076   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X57Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>2
    SLICE_X56Y176.G1     net (fanout=22)       0.506   u1_plasma_top/u1_plasma/u1_cpu/mem_source<0>
    SLICE_X56Y176.Y      Tilo                  0.166   u1_plasma_top/data_write<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X53Y169.G3     net (fanout=24)       0.939   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X53Y169.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X53Y182.G1     net (fanout=4)        1.020   u1_plasma_top/data_write<28>
    SLICE_X53Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.140ns (1.844ns logic, 5.296ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.131ns (Levels of Logic = 7)
  Clock Path Skew:      -4.416ns (-0.123 - 4.293)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y167.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.G1     net (fanout=1)        0.732   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X55Y168.G3     net (fanout=1)        0.349   N679
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y175.G2     net (fanout=160)      0.674   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X57Y176.G1     net (fanout=10)       1.076   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X57Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>2
    SLICE_X56Y176.G1     net (fanout=22)       0.506   u1_plasma_top/u1_plasma/u1_cpu/mem_source<0>
    SLICE_X56Y176.Y      Tilo                  0.166   u1_plasma_top/data_write<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X53Y169.F3     net (fanout=24)       0.936   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X53Y169.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X53Y182.G1     net (fanout=4)        1.020   u1_plasma_top/data_write<28>
    SLICE_X53Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (1.838ns logic, 5.293ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_28 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.054ns (Levels of Logic = 7)
  Clock Path Skew:      -4.414ns (-0.123 - 4.291)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.G4     net (fanout=1)        0.537   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X55Y168.G2     net (fanout=13)       0.458   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y175.G2     net (fanout=160)      0.674   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y175.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/mem_source<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X57Y176.G1     net (fanout=10)       1.076   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X57Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>2
    SLICE_X56Y176.G1     net (fanout=22)       0.506   u1_plasma_top/u1_plasma/u1_cpu/mem_source<0>
    SLICE_X56Y176.Y      Tilo                  0.166   u1_plasma_top/data_write<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<16>11
    SLICE_X53Y169.G3     net (fanout=24)       0.939   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20
    SLICE_X53Y169.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<28>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<28>_f5
    SLICE_X53Y182.G1     net (fanout=4)        1.020   u1_plasma_top/data_write<28>
    SLICE_X53Y182.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_28
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.844ns logic, 5.210ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (SLICE_X53Y182.F2), 1282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.900ns (Levels of Logic = 8)
  Clock Path Skew:      -4.416ns (-0.123 - 4.293)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y167.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.G1     net (fanout=1)        0.732   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
    SLICE_X55Y164.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func<0>144
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X55Y168.G3     net (fanout=1)        0.349   N679
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y170.G3     net (fanout=160)      0.402   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X57Y168.F2     net (fanout=69)       0.568   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X57Y168.X      Tilo                  0.165   N268
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X57Y173.G3     net (fanout=1)        0.669   N268
    SLICE_X57Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X57Y172.G1     net (fanout=10)       0.363   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X57Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<29>1
    SLICE_X59Y179.F3     net (fanout=4)        0.977   u1_plasma_top/u1_plasma/u1_cpu/reg_target<29>
    SLICE_X59Y179.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X53Y182.F2     net (fanout=4)        0.835   u1_plasma_top/data_write<29>
    SLICE_X53Y182.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (2.005ns logic, 4.895ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.814ns (Levels of Logic = 8)
  Clock Path Skew:      -4.414ns (-0.123 - 4.291)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y168.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.G4     net (fanout=1)        0.537   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X55Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X55Y168.G2     net (fanout=13)       0.458   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y170.G3     net (fanout=160)      0.402   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X57Y168.F2     net (fanout=69)       0.568   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X57Y168.X      Tilo                  0.165   N268
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X57Y173.G3     net (fanout=1)        0.669   N268
    SLICE_X57Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X57Y172.G1     net (fanout=10)       0.363   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X57Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<29>1
    SLICE_X59Y179.F3     net (fanout=4)        0.977   u1_plasma_top/u1_plasma/u1_cpu/reg_target<29>
    SLICE_X59Y179.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X53Y182.F2     net (fanout=4)        0.835   u1_plasma_top/data_write<29>
    SLICE_X53Y182.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (2.005ns logic, 4.809ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.764ns (Levels of Logic = 8)
  Clock Path Skew:      -4.409ns (-0.123 - 4.286)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y170.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X55Y169.G1     net (fanout=1)        0.487   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
    SLICE_X55Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X55Y168.G2     net (fanout=13)       0.458   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X55Y168.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rs_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X57Y170.G3     net (fanout=160)      0.402   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X57Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or000052
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<1>1
    SLICE_X57Y168.F2     net (fanout=69)       0.568   u1_plasma_top/u1_plasma/u1_cpu/rt_index<1>
    SLICE_X57Y168.X      Tilo                  0.165   N268
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X57Y173.G3     net (fanout=1)        0.669   N268
    SLICE_X57Y173.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X57Y172.G1     net (fanout=10)       0.363   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X57Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_or0000114
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<29>1
    SLICE_X59Y179.F3     net (fanout=4)        0.977   u1_plasma_top/u1_plasma/u1_cpu/reg_target<29>
    SLICE_X59Y179.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_f5
    SLICE_X53Y182.F2     net (fanout=4)        0.835   u1_plasma_top/data_write<29>
    SLICE_X53Y182.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_29
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (2.005ns logic, 4.759ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_22 (SLICE_X59Y167.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_22 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.114 - 0.117)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_22 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y164.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<22>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_22
    SLICE_X59Y167.G4     net (fanout=1)        0.269   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<22>
    SLICE_X59Y167.CLK    Tckg        (-Th)     0.106   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000641
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.162ns logic, 0.269ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_2 (SLICE_X76Y222.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_1 to u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y223.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_1
    SLICE_X76Y222.F4     net (fanout=5)        0.286   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<1>
    SLICE_X76Y222.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<2>
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_mux0001<7>1
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.148ns logic, 0.286ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_8 (SLICE_X76Y226.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_7 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_7 to u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y226.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<7>
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_7
    SLICE_X76Y226.F4     net (fanout=4)        0.290   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<7>
    SLICE_X76Y226.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/delay_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_mux0001<1>1
                                                       u1_plasma_top/u1_plasma/u3_uart/delay_write_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.148ns logic, 0.290ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X4Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X3Y25.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X4Y20.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.746ns|            0|            0|            0|     62602101|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      6.720ns|     12.311ns|            0|            0|          117|     62601984|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.622ns|          N/A|            0|            0|     62601984|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.328|         |    5.791|    3.195|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 62602101 paths, 0 nets, and 15531 connections

Design statistics:
   Minimum period:  24.622ns{1}   (Maximum frequency:  40.614MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 12 09:02:16 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 625 MB



