Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s386
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:25 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.54
  Critical Path Slack:          -2.59
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -20.74
  No. of Violating Paths:       13.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:         18
  Leaf Cell Count:                121
  Buf/Inv Cell Count:              46
  Buf Cell Count:                  16
  Inv Cell Count:                  30
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       115
  Sequential Cell Count:            6
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      218.817986
  Noncombinational Area:    39.646465
  Buf/Inv Area:             70.652034
  Total Buffer Area:            32.53
  Total Inverter Area:          38.12
  Macro/Black Box Area:      0.000000
  Net Area:                 44.382441
  -----------------------------------
  Cell Area:               258.464451
  Design Area:             302.846892


  Design Rules
  -----------------------------------
  Total Number of Nets:           129
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  1.07
  Mapping Optimization:                1.15
  -----------------------------------------
  Overall Compile Time:                3.71
  Overall Compile Wall Clock Time:     3.76

  --------------------------------------------------------------------

  Design  WNS: 2.59  TNS: 20.74  Number of Violating Paths: 13


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
